// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "10/22/2015 11:55:26"

// 
// Device: Altera 5M1270ZT144I5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RISC15 (
	clk,
	StateID,
	proc_rst);
input 	clk;
output 	[5:0] StateID;
input 	proc_rst;

// Design Ports Information
// StateID[0]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// StateID[1]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// StateID[2]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// StateID[3]	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// StateID[4]	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// StateID[5]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// proc_rst	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("RISC15_v.sdo");
// synopsys translate_on

wire \__mem|mem[26][12]~regout ;
wire \__mem|mem[22][12]~regout ;
wire \__mem|mem[21][12]~regout ;
wire \__mem|mem[25][12]~regout ;
wire \__mem|mem[24][12]~regout ;
wire \__mem|mem[20][12]~regout ;
wire \__mem|mem[23][12]~regout ;
wire \__mem|mem[27][12]~regout ;
wire \__mem|mem[9][12]~regout ;
wire \__mem|mem[10][12]~regout ;
wire \__mem|mem[6][12]~regout ;
wire \__mem|mem[5][12]~regout ;
wire \__mem|mem[3][12]~regout ;
wire \__mem|mem[14][12]~regout ;
wire \__mem|mem[13][12]~regout ;
wire \__mem|mem[25][13]~regout ;
wire \__mem|mem[21][13]~regout ;
wire \__mem|mem[22][13]~regout ;
wire \__mem|mem[26][13]~regout ;
wire \__mem|mem[20][13]~regout ;
wire \__mem|mem[24][13]~regout ;
wire \__mem|mem[27][13]~regout ;
wire \__mem|mem[23][13]~regout ;
wire \__mem|mem[5][13]~regout ;
wire \__mem|mem[6][13]~regout ;
wire \__mem|mem[10][13]~regout ;
wire \__mem|mem[9][13]~regout ;
wire \__mem|mem[3][13]~regout ;
wire \__mem|mem[13][13]~regout ;
wire \__mem|mem[14][13]~regout ;
wire \__mem|mem[26][14]~regout ;
wire \__mem|mem[22][14]~regout ;
wire \__mem|mem[21][14]~regout ;
wire \__mem|mem[25][14]~regout ;
wire \__mem|mem[24][14]~regout ;
wire \__mem|mem[20][14]~regout ;
wire \__mem|mem[23][14]~regout ;
wire \__mem|mem[27][14]~regout ;
wire \__mem|mem[9][14]~regout ;
wire \__mem|mem[10][14]~regout ;
wire \__mem|mem[6][14]~regout ;
wire \__mem|mem[5][14]~regout ;
wire \__mem|mem[3][14]~regout ;
wire \__mem|mem[14][14]~regout ;
wire \__mem|mem[13][14]~regout ;
wire \__mem|mem[25][15]~regout ;
wire \__mem|mem[21][15]~regout ;
wire \__mem|mem[22][15]~regout ;
wire \__mem|mem[26][15]~regout ;
wire \__mem|mem[20][15]~regout ;
wire \__mem|mem[24][15]~regout ;
wire \__mem|mem[27][15]~regout ;
wire \__mem|mem[23][15]~regout ;
wire \__mem|mem[5][15]~regout ;
wire \__mem|mem[6][15]~regout ;
wire \__mem|mem[10][15]~regout ;
wire \__mem|mem[9][15]~regout ;
wire \__mem|mem[3][15]~regout ;
wire \__mem|mem[13][15]~regout ;
wire \__mem|mem[14][15]~regout ;
wire \__mem|mem[25][0]~regout ;
wire \__mem|mem[21][0]~regout ;
wire \__mem|mem[22][0]~regout ;
wire \__mem|mem[26][0]~regout ;
wire \__mem|mem[20][0]~regout ;
wire \__mem|mem[24][0]~regout ;
wire \__mem|mem[27][0]~regout ;
wire \__mem|mem[23][0]~regout ;
wire \__mem|mem[5][0]~regout ;
wire \__mem|mem[6][0]~regout ;
wire \__mem|mem[10][0]~regout ;
wire \__mem|mem[9][0]~regout ;
wire \__mem|mem[3][0]~regout ;
wire \__mem|mem[13][0]~regout ;
wire \__mem|mem[14][0]~regout ;
wire \__mem|mem[26][6]~regout ;
wire \__mem|mem[22][6]~regout ;
wire \__mem|mem[21][6]~regout ;
wire \__mem|mem[25][6]~regout ;
wire \__mem|mem[24][6]~regout ;
wire \__mem|mem[20][6]~regout ;
wire \__mem|mem[23][6]~regout ;
wire \__mem|mem[27][6]~regout ;
wire \__mem|mem[9][6]~regout ;
wire \__mem|mem[10][6]~regout ;
wire \__mem|mem[6][6]~regout ;
wire \__mem|mem[5][6]~regout ;
wire \__mem|mem[3][6]~regout ;
wire \__mem|mem[14][6]~regout ;
wire \__mem|mem[13][6]~regout ;
wire \__mem|mem[25][7]~regout ;
wire \__mem|mem[21][7]~regout ;
wire \__mem|mem[22][7]~regout ;
wire \__mem|mem[26][7]~regout ;
wire \__mem|mem[20][7]~regout ;
wire \__mem|mem[24][7]~regout ;
wire \__mem|mem[27][7]~regout ;
wire \__mem|mem[23][7]~regout ;
wire \__mem|mem[5][7]~regout ;
wire \__mem|mem[6][7]~regout ;
wire \__mem|mem[10][7]~regout ;
wire \__mem|mem[9][7]~regout ;
wire \__mem|mem[3][7]~regout ;
wire \__mem|mem[13][7]~regout ;
wire \__mem|mem[14][7]~regout ;
wire \__mem|mem[26][8]~regout ;
wire \__mem|mem[22][8]~regout ;
wire \__mem|mem[21][8]~regout ;
wire \__mem|mem[25][8]~regout ;
wire \__mem|mem[24][8]~regout ;
wire \__mem|mem[20][8]~regout ;
wire \__mem|mem[23][8]~regout ;
wire \__mem|mem[27][8]~regout ;
wire \__mem|mem[9][8]~regout ;
wire \__mem|mem[10][8]~regout ;
wire \__mem|mem[6][8]~regout ;
wire \__mem|mem[5][8]~regout ;
wire \__mem|mem[3][8]~regout ;
wire \__mem|mem[14][8]~regout ;
wire \__mem|mem[13][8]~regout ;
wire \__mem|mem[26][3]~regout ;
wire \__mem|mem[22][3]~regout ;
wire \__mem|mem[21][3]~regout ;
wire \__mem|mem[25][3]~regout ;
wire \__mem|mem[24][3]~regout ;
wire \__mem|mem[20][3]~regout ;
wire \__mem|mem[23][3]~regout ;
wire \__mem|mem[27][3]~regout ;
wire \__mem|mem[9][3]~regout ;
wire \__mem|mem[10][3]~regout ;
wire \__mem|mem[6][3]~regout ;
wire \__mem|mem[5][3]~regout ;
wire \__mem|mem[3][3]~regout ;
wire \__mem|mem[14][3]~regout ;
wire \__mem|mem[13][3]~regout ;
wire \__mem|mem[25][9]~regout ;
wire \__mem|mem[21][9]~regout ;
wire \__mem|mem[22][9]~regout ;
wire \__mem|mem[26][9]~regout ;
wire \__mem|mem[20][9]~regout ;
wire \__mem|mem[24][9]~regout ;
wire \__mem|mem[27][9]~regout ;
wire \__mem|mem[23][9]~regout ;
wire \__mem|mem[5][9]~regout ;
wire \__mem|mem[6][9]~regout ;
wire \__mem|mem[10][9]~regout ;
wire \__mem|mem[9][9]~regout ;
wire \__mem|mem[3][9]~regout ;
wire \__mem|mem[13][9]~regout ;
wire \__mem|mem[14][9]~regout ;
wire \__mem|mem[26][10]~regout ;
wire \__mem|mem[22][10]~regout ;
wire \__mem|mem[21][10]~regout ;
wire \__mem|mem[25][10]~regout ;
wire \__mem|mem[24][10]~regout ;
wire \__mem|mem[20][10]~regout ;
wire \__mem|mem[23][10]~regout ;
wire \__mem|mem[27][10]~regout ;
wire \__mem|mem[9][10]~regout ;
wire \__mem|mem[10][10]~regout ;
wire \__mem|mem[6][10]~regout ;
wire \__mem|mem[5][10]~regout ;
wire \__mem|mem[3][10]~regout ;
wire \__mem|mem[14][10]~regout ;
wire \__mem|mem[13][10]~regout ;
wire \__mem|mem[25][11]~regout ;
wire \__mem|mem[21][11]~regout ;
wire \__mem|mem[22][11]~regout ;
wire \__mem|mem[26][11]~regout ;
wire \__mem|mem[20][11]~regout ;
wire \__mem|mem[24][11]~regout ;
wire \__mem|mem[27][11]~regout ;
wire \__mem|mem[23][11]~regout ;
wire \__mem|mem[5][11]~regout ;
wire \__mem|mem[6][11]~regout ;
wire \__mem|mem[10][11]~regout ;
wire \__mem|mem[9][11]~regout ;
wire \__mem|mem[3][11]~regout ;
wire \__mem|mem[13][11]~regout ;
wire \__mem|mem[14][11]~regout ;
wire \__mem|mem[26][1]~regout ;
wire \__mem|mem[22][1]~regout ;
wire \__mem|mem[21][1]~regout ;
wire \__mem|mem[25][1]~regout ;
wire \__mem|mem[24][1]~regout ;
wire \__mem|mem[20][1]~regout ;
wire \__mem|mem[23][1]~regout ;
wire \__mem|mem[27][1]~regout ;
wire \__mem|mem[9][1]~regout ;
wire \__mem|mem[10][1]~regout ;
wire \__mem|mem[6][1]~regout ;
wire \__mem|mem[5][1]~regout ;
wire \__mem|mem[3][1]~regout ;
wire \__mem|mem[14][1]~regout ;
wire \__mem|mem[13][1]~regout ;
wire \__mem|mem[25][4]~regout ;
wire \__mem|mem[21][4]~regout ;
wire \__mem|mem[22][4]~regout ;
wire \__mem|mem[26][4]~regout ;
wire \__mem|mem[20][4]~regout ;
wire \__mem|mem[24][4]~regout ;
wire \__mem|mem[27][4]~regout ;
wire \__mem|mem[23][4]~regout ;
wire \__mem|mem[5][4]~regout ;
wire \__mem|mem[6][4]~regout ;
wire \__mem|mem[10][4]~regout ;
wire \__mem|mem[9][4]~regout ;
wire \__mem|mem[3][4]~regout ;
wire \__mem|mem[13][4]~regout ;
wire \__mem|mem[14][4]~regout ;
wire \__mem|mem[26][5]~regout ;
wire \__mem|mem[22][5]~regout ;
wire \__mem|mem[21][5]~regout ;
wire \__mem|mem[25][5]~regout ;
wire \__mem|mem[24][5]~regout ;
wire \__mem|mem[20][5]~regout ;
wire \__mem|mem[23][5]~regout ;
wire \__mem|mem[27][5]~regout ;
wire \__mem|mem[9][5]~regout ;
wire \__mem|mem[10][5]~regout ;
wire \__mem|mem[6][5]~regout ;
wire \__mem|mem[5][5]~regout ;
wire \__mem|mem[3][5]~regout ;
wire \__mem|mem[14][5]~regout ;
wire \__mem|mem[13][5]~regout ;
wire \__mem|mem[25][2]~regout ;
wire \__mem|mem[21][2]~regout ;
wire \__mem|mem[22][2]~regout ;
wire \__mem|mem[26][2]~regout ;
wire \__mem|mem[20][2]~regout ;
wire \__mem|mem[24][2]~regout ;
wire \__mem|mem[27][2]~regout ;
wire \__mem|mem[23][2]~regout ;
wire \__mem|mem[5][2]~regout ;
wire \__mem|mem[6][2]~regout ;
wire \__mem|mem[10][2]~regout ;
wire \__mem|mem[9][2]~regout ;
wire \__mem|mem[3][2]~regout ;
wire \__mem|mem[13][2]~regout ;
wire \__mem|mem[14][2]~regout ;
wire \__datapath|__alu|__carry_gen|Add0~6 ;
wire \__datapath|__alu|__carry_gen|Add0~11 ;
wire \__datapath|__alu|__carry_gen|Add0~16 ;
wire \__datapath|__alu|__carry_gen|Add0~21 ;
wire \__datapath|__alu|__carry_gen|Add0~26 ;
wire \__datapath|__alu|__carry_gen|Add0~31 ;
wire \__datapath|__alu|__carry_gen|Add0~36 ;
wire \__datapath|__alu|__carry_gen|Add0~41 ;
wire \__datapath|__alu|__carry_gen|Add0~46 ;
wire \__datapath|__alu|__carry_gen|Add0~51 ;
wire \__datapath|__alu|__carry_gen|Add0~56 ;
wire \__datapath|__alu|__carry_gen|Add0~61 ;
wire \__datapath|__alu|__carry_gen|Add0~66 ;
wire \__datapath|__alu|__carry_gen|Add0~71 ;
wire \__datapath|__alu|__carry_gen|Add0~76 ;
wire \clk~combout ;
wire \__controller|Mux7~0_combout ;
wire \__controller|StateID[2]~_wirecell_combout ;
wire \__controller|Selector5~0_combout ;
wire \__controller|Mux1_alu_B[0]~1_combout ;
wire \__controller|Mux1_alu_B[0]~3_combout ;
wire \__controller|Mux1_alu_B[0]~4_combout ;
wire \__controller|Mux3_RF_wen[0]~0_combout ;
wire \__controller|Mux1_alu_B[0]~2_combout ;
wire \proc_rst~combout ;
wire \__controller|Mux2_alu_A[2]~0_combout ;
wire \__controller|Mux1_alu_B[0]~0_combout ;
wire \__controller|Mux1_alu_B[0]~5_combout ;
wire \__controller|Selector16~2_combout ;
wire \__controller|Selector16~1_combout ;
wire \__controller|Mux7~1_combout ;
wire \__controller|Selector16~3_combout ;
wire \__controller|Mux9_memDataIn~regout ;
wire \~GND~combout ;
wire \__datapath|__Mux1_alu_B|Mux12~0_combout ;
wire \__controller|Selector9~0_combout ;
wire \__controller|Selector9~1_combout ;
wire \__controller|Selector20~7_combout ;
wire \__controller|Selector20~8_combout ;
wire \__controller|Selector20~4_combout ;
wire \__controller|Selector20~5_combout ;
wire \__controller|Mux6_RF_dataIn~regout ;
wire \__controller|Mux4_RF_wadd~0_combout ;
wire \__controller|Mux4_RF_wadd~1_combout ;
wire \__controller|Mux4_RF_wadd[0]~3_combout ;
wire \__controller|Mux4_RF_wadd[0]~2_combout ;
wire \__controller|Mux4_RF_wadd[0]~4_combout ;
wire \__controller|Mux4_RF_wadd[0]~5_combout ;
wire \__controller|Selector17~0_combout ;
wire \__controller|Selector17~1_combout ;
wire \__controller|Selector17~3_combout ;
wire \__controller|Selector17~4_combout ;
wire \__controller|Selector17~2_combout ;
wire \__datapath|__Mux4_RF_wadd|Mux1~0_combout ;
wire \__controller|Mux4_RF_wadd~6_combout ;
wire \__controller|Mux4_RF_wadd~7_combout ;
wire \__datapath|__Mux4_RF_wadd|Mux1~2_combout ;
wire \__controller|wAtmp~2_combout ;
wire \__controller|counter[0]~0_combout ;
wire \__datapath|__Mux4_RF_wadd|Mux1~3_combout ;
wire \__controller|Mux5_RF_read2[0]~6_combout ;
wire \__controller|Mux5_RF_read2[0]~7_combout ;
wire \__controller|Selector16~0_combout ;
wire \__controller|Selector8~0_combout ;
wire \__datapath|__Mux2_alu_A|Mux9~0_combout ;
wire \__datapath|__Mux2_alu_A|Mux14~0_combout ;
wire \__datapath|__Mux2_alu_A|Mux14~1_combout ;
wire \__controller|Selector23~0_combout ;
wire \__controller|Selector23~2_combout ;
wire \__controller|Selector23~1_combout ;
wire \__controller|wIR~regout ;
wire \__datapath|__Mux2_alu_A|Mux14~2 ;
wire \__datapath|__Mux2_alu_A|Mux14~3_combout ;
wire \__controller|wAtmp~3_combout ;
wire \__controller|wAtmp~4_combout ;
wire \__controller|wAtmp~6_combout ;
wire \__controller|wAtmp~regout ;
wire \__datapath|__Mux2_alu_A|Mux14~4 ;
wire \__datapath|__Mux1_alu_B|Mux14~1_combout ;
wire \__controller|counter[0]~2_combout ;
wire \__datapath|__Mux1_alu_B|Mux14~0_combout ;
wire \__controller|Mux5_RF_read2[0]~4_combout ;
wire \__datapath|__Mux5_RF_read2|Mux2~0 ;
wire \__datapath|__Mux6_RF_dataIn|out[1]~2_combout ;
wire \__datapath|__Mux6_RF_dataIn|out[4]~3_combout ;
wire \__controller|ALU_op~8_combout ;
wire \__controller|Selector8~1_combout ;
wire \__controller|Selector21~0_combout ;
wire \__controller|ALU_op~4_combout ;
wire \__controller|ALU_op~5_combout ;
wire \__controller|ALU_op~6_combout ;
wire \__controller|ALU_op~regout ;
wire \__datapath|__Mux5_RF_read2|Mux0~0 ;
wire \__datapath|__Mux4_RF_wadd|Mux1~1_combout ;
wire \__datapath|__Mux4_RF_wadd|Mux1~4_combout ;
wire \__datapath|__Mux4_RF_wadd|Mux1~combout ;
wire \__controller|Mux3_RF_wen~1_combout ;
wire \__controller|Mux3_RF_wen~2_combout ;
wire \__controller|Mux3_RF_wen[0]~4_combout ;
wire \__controller|Mux3_RF_wen[0]~3_combout ;
wire \__controller|Mux3_RF_wen[0]~5_combout ;
wire \__controller|Mux3_RF_wen~6_combout ;
wire \__datapath|__Mux7_RF_write|Mux0~0_combout ;
wire \__datapath|__Mux7_RF_write|Mux0~1_combout ;
wire \__datapath|__Mux2_alu_A|Mux10~0 ;
wire \__datapath|__Mux2_alu_A|Mux10~1_combout ;
wire \__datapath|__Mux2_alu_A|Mux10~2 ;
wire \__datapath|__RF|__mux2|Mux10~0 ;
wire \__datapath|__RF|a7~combout ;
wire \__datapath|__RF|__mux2|Mux10~1 ;
wire \__datapath|__RF|a0~combout ;
wire \__datapath|__RF|__mux2|Mux10~2 ;
wire \__datapath|__RF|a3~combout ;
wire \__datapath|__RF|__mux1|Mux10~2 ;
wire \__datapath|__RF|a2~combout ;
wire \__datapath|__RF|__mux2|Mux10~3 ;
wire \__datapath|__Mux1_alu_B|Mux10~0_combout ;
wire \__datapath|__Mux1_alu_B|Mux10~1_combout ;
wire \__datapath|__Mux2_alu_A|Mux13~0 ;
wire \__datapath|__Mux2_alu_A|Mux13~1_combout ;
wire \__datapath|__Mux2_alu_A|Mux13~2 ;
wire \__datapath|__Mux2_alu_A|Mux15~0 ;
wire \__datapath|__Mux6_RF_dataIn|out[0]~0_combout ;
wire \__datapath|__RF|__mux1|Mux15~2 ;
wire \__datapath|__RF|__mux2|Mux15~2 ;
wire \__datapath|__RF|__mux1|Mux15~3 ;
wire \__datapath|__RF|__mux1|Mux15~0 ;
wire \__datapath|__RF|__mux2|Mux15~0 ;
wire \__datapath|__RF|a5~combout ;
wire \__datapath|__RF|__mux1|Mux15~1 ;
wire \__datapath|__RF|__mux1|Mux15~4_combout ;
wire \__datapath|__Mux2_alu_A|Mux15~1 ;
wire \__datapath|__Mux2_alu_A|Mux15~2_combout ;
wire \__datapath|__Mux2_alu_A|Mux15~3_combout ;
wire \__datapath|__alu|__add|out[0]~2 ;
wire \__datapath|__alu|__add|out[0]~2COUT1_94 ;
wire \__datapath|__alu|__add|out[1]~7 ;
wire \__datapath|__alu|__add|out[1]~7COUT1_96 ;
wire \__datapath|__alu|__add|out[2]~12 ;
wire \__datapath|__Mux2_alu_A|Mux11~0 ;
wire \__datapath|__Mux2_alu_A|Mux11~1_combout ;
wire \__datapath|__Mux2_alu_A|Mux11~2 ;
wire \__datapath|__RF|__mux2|Mux11~0 ;
wire \__datapath|__RF|__mux1|Mux11~0 ;
wire \__datapath|__RF|__mux2|Mux11~1 ;
wire \__datapath|__RF|__mux2|Mux11~2 ;
wire \__datapath|__RF|__mux2|Mux11~3 ;
wire \__datapath|__Mux1_alu_B|Mux11~0_combout ;
wire \__datapath|__Mux1_alu_B|Mux11~1_combout ;
wire \__datapath|__Mux2_alu_A|Mux12~0 ;
wire \__datapath|__Mux2_alu_A|Mux12~1_combout ;
wire \__datapath|__Mux2_alu_A|Mux12~2 ;
wire \__datapath|__alu|__add|out[3]~27 ;
wire \__datapath|__alu|__add|out[3]~27COUT1_98 ;
wire \__datapath|__alu|__add|out[4]~37 ;
wire \__datapath|__alu|__add|out[4]~37COUT1_100 ;
wire \__datapath|__alu|__add|out[5]~45_combout ;
wire \__datapath|__alu|__add|Add0~9_combout ;
wire \__datapath|__T1|out[15]~1_combout ;
wire \__datapath|__Mux6_RF_dataIn|out[5]~4_combout ;
wire \__datapath|__RF|__mux1|Mux10~0 ;
wire \__datapath|__RF|__mux1|Mux10~1 ;
wire \__datapath|__RF|__mux1|Mux10~3 ;
wire \__datapath|__RF|__mux1|Mux10~4_combout ;
wire \__datapath|__Mux9_memDataIn|out[5]~28_combout ;
wire \__mem|Decoder0~4_combout ;
wire \__mem|Decoder0~5_combout ;
wire \__datapath|__Mux9_memDataIn|out[5]~29 ;
wire \__mem|Decoder0~30_combout ;
wire \__mem|Decoder0~31_combout ;
wire \__mem|mem[31][5]~regout ;
wire \__mem|Decoder0~28_combout ;
wire \__mem|Decoder0~29_combout ;
wire \__mem|mem[19][5]~regout ;
wire \__mem|Decoder0~26_combout ;
wire \__mem|Decoder0~27_combout ;
wire \__mem|Mux10~7 ;
wire \__mem|Decoder0~24_combout ;
wire \__mem|Decoder0~25_combout ;
wire \__mem|Mux10~8 ;
wire \__mem|mem[18][5]~regout ;
wire \__mem|Decoder0~2_combout ;
wire \__mem|Decoder0~3_combout ;
wire \__mem|Mux10~0 ;
wire \__mem|Decoder0~6_combout ;
wire \__mem|Decoder0~7_combout ;
wire \__mem|mem[30][5]~regout ;
wire \__mem|Decoder0~0_combout ;
wire \__mem|Decoder0~1_combout ;
wire \__mem|Mux10~1 ;
wire \__mem|Decoder0~20_combout ;
wire \__mem|Decoder0~21_combout ;
wire \__mem|mem[16][5]~regout ;
wire \__mem|Decoder0~18_combout ;
wire \__mem|Decoder0~19_combout ;
wire \__mem|Mux10~4 ;
wire \__mem|Decoder0~22_combout ;
wire \__mem|Decoder0~23_combout ;
wire \__mem|mem[28][5]~regout ;
wire \__mem|Decoder0~16_combout ;
wire \__mem|Decoder0~17_combout ;
wire \__mem|Mux10~5 ;
wire \__mem|Decoder0~14_combout ;
wire \__mem|Decoder0~15_combout ;
wire \__mem|mem[29][5]~regout ;
wire \__mem|Decoder0~12_combout ;
wire \__mem|Decoder0~13_combout ;
wire \__mem|mem[17][5]~regout ;
wire \__mem|Decoder0~10_combout ;
wire \__mem|Decoder0~11_combout ;
wire \__mem|Mux10~2 ;
wire \__mem|Decoder0~8_combout ;
wire \__mem|Decoder0~9_combout ;
wire \__mem|Mux10~3 ;
wire \__mem|Mux10~6_combout ;
wire \__mem|Mux10~9_combout ;
wire \__mem|Decoder0~35_combout ;
wire \__mem|mem[11][5]~regout ;
wire \__mem|Decoder0~34_combout ;
wire \__mem|mem[8][5]~regout ;
wire \__mem|Decoder0~33_combout ;
wire \__mem|Mux10~10 ;
wire \__mem|Decoder0~32_combout ;
wire \__mem|Mux10~11 ;
wire \__mem|Decoder0~44_combout ;
wire \__mem|mem[15][5]~regout ;
wire \__mem|Decoder0~43_combout ;
wire \__mem|mem[12][5]~regout ;
wire \__mem|Decoder0~42_combout ;
wire \__mem|Mux10~17 ;
wire \__mem|Decoder0~41_combout ;
wire \__mem|Mux10~18 ;
wire \__mem|Decoder0~39_combout ;
wire \__mem|mem[7][5]~regout ;
wire \__mem|Decoder0~38_combout ;
wire \__mem|mem[4][5]~regout ;
wire \__mem|Decoder0~37_combout ;
wire \__mem|Mux10~12 ;
wire \__mem|Decoder0~36_combout ;
wire \__mem|Mux10~13 ;
wire \__mem|mem[2][1]~1_combout ;
wire \__mem|mem[2][5]~regout ;
wire \__mem|mem[1][4]~3_combout ;
wire \__mem|mem[1][5]~regout ;
wire \__mem|mem[0][2]~5_combout ;
wire \__mem|mem[0][5]~regout ;
wire \__mem|Mux10~14_combout ;
wire \__mem|Decoder0~40_combout ;
wire \__mem|Mux10~15 ;
wire \__mem|Mux10~16_combout ;
wire \__mem|Mux10~19_combout ;
wire \__datapath|__Mux7_RF_write|Mux0~2_combout ;
wire \__datapath|__Mux7_RF_write|Mux0~3_combout ;
wire \__datapath|__Mux3_RF_wen|Mux0~0_combout ;
wire \__controller|Selector22~1_combout ;
wire \__controller|Selector22~0_combout ;
wire \__controller|CZ_en~0_combout ;
wire \__controller|CZ_en~regout ;
wire \__datapath|__Mux1_alu_B|Mux0~0_combout ;
wire \__datapath|__RF|__mux1|Mux0~0 ;
wire \__datapath|__RF|__mux1|Mux0~1 ;
wire \__datapath|__RF|__mux1|Mux0~2 ;
wire \__datapath|__RF|__mux2|Mux0~2 ;
wire \__datapath|__RF|__mux1|Mux0~3 ;
wire \__datapath|__RF|__mux1|Mux0~4_combout ;
wire \__datapath|__Mux2_alu_A|Mux0~0 ;
wire \__datapath|__Mux2_alu_A|Mux2~0_combout ;
wire \__datapath|__Mux2_alu_A|Mux6~1_combout ;
wire \__datapath|__Mux2_alu_A|Mux0~1_combout ;
wire \__datapath|__alu|__nand|out~0_combout ;
wire \__datapath|__RF|__mux2|Mux3~0 ;
wire \__datapath|__RF|__mux1|Mux3~0 ;
wire \__datapath|__RF|__mux2|Mux3~1 ;
wire \__datapath|__RF|__mux2|Mux3~2 ;
wire \__datapath|__RF|__mux2|Mux3~3 ;
wire \__datapath|__Mux9_memDataIn|out[12]~0_combout ;
wire \__datapath|__Mux9_memDataIn|out[12]~1 ;
wire \__mem|mem[30][12]~regout ;
wire \__mem|mem[18][12]~regout ;
wire \__mem|Mux3~0 ;
wire \__mem|Mux3~1 ;
wire \__mem|mem[31][12]~regout ;
wire \__mem|mem[19][12]~regout ;
wire \__mem|Mux3~7 ;
wire \__mem|Mux3~8 ;
wire \__mem|mem[29][12]~regout ;
wire \__mem|mem[17][12]~regout ;
wire \__mem|Mux3~2 ;
wire \__mem|Mux3~3 ;
wire \__mem|mem[28][12]~regout ;
wire \__mem|mem[16][12]~regout ;
wire \__mem|Mux3~4 ;
wire \__mem|Mux3~5 ;
wire \__mem|Mux3~6_combout ;
wire \__mem|Mux3~9_combout ;
wire \__mem|mem[8][12]~regout ;
wire \__mem|Mux3~10 ;
wire \__mem|mem[11][12]~regout ;
wire \__mem|Mux3~11 ;
wire \__mem|mem[12][12]~regout ;
wire \__mem|Mux3~17 ;
wire \__mem|mem[15][12]~regout ;
wire \__mem|Mux3~18 ;
wire \__mem|mem[7][12]~regout ;
wire \__mem|mem[4][12]~regout ;
wire \__mem|Mux3~12 ;
wire \__mem|Mux3~13 ;
wire \__mem|mem[2][12]~regout ;
wire \__mem|mem[0][12]~regout ;
wire \__mem|mem[1][12]~regout ;
wire \__mem|Mux3~14_combout ;
wire \__mem|Mux3~15 ;
wire \__mem|Mux3~16_combout ;
wire \__mem|Mux3~19_combout ;
wire \__datapath|__Mux1_alu_B|Mux3~0_combout ;
wire \__datapath|__Mux2_alu_A|Mux8~0_combout ;
wire \__datapath|__RF|__mux2|Mux8~2 ;
wire \__datapath|__RF|__mux2|Mux8~3 ;
wire \__datapath|__RF|__mux2|Mux8~0 ;
wire \__datapath|__RF|__mux1|Mux8~0 ;
wire \__datapath|__RF|__mux2|Mux8~1 ;
wire \__datapath|__Mux1_alu_B|Mux8~0_combout ;
wire \__datapath|__RF|__mux2|Mux9~2 ;
wire \__datapath|__RF|__mux1|Mux9~2 ;
wire \__datapath|__RF|__mux2|Mux9~3 ;
wire \__datapath|__RF|__mux2|Mux9~0 ;
wire \__datapath|__RF|__mux2|Mux9~1 ;
wire \__datapath|__Mux1_alu_B|Mux9~0_combout ;
wire \__datapath|__alu|__add|out[5]~47 ;
wire \__datapath|__alu|__add|out[5]~47COUT1_102 ;
wire \__datapath|__alu|__add|out[6]~20_combout ;
wire \__datapath|__alu|__add|Add0~4_combout ;
wire \__datapath|__Mux6_RF_dataIn|out[6]~5_combout ;
wire \__datapath|__RF|__mux1|Mux9~0 ;
wire \__datapath|__RF|__mux1|Mux9~1 ;
wire \__datapath|__RF|__mux1|Mux9~3 ;
wire \__datapath|__RF|__mux1|Mux9~4_combout ;
wire \__datapath|__Mux2_alu_A|Mux9~1 ;
wire \__datapath|__Mux2_alu_A|Mux9~2_combout ;
wire \__datapath|__alu|__add|out[6]~22 ;
wire \__datapath|__alu|__add|out[6]~22COUT1_104 ;
wire \__datapath|__alu|__add|out[7]~15_combout ;
wire \__datapath|__alu|__add|Add0~3_combout ;
wire \__datapath|__Mux6_RF_dataIn|out[7]~13_combout ;
wire \__datapath|__RF|__mux1|Mux8~2 ;
wire \__datapath|__RF|__mux1|Mux8~3 ;
wire \__datapath|__RF|__mux1|Mux8~1 ;
wire \__datapath|__RF|__mux1|Mux8~4_combout ;
wire \__datapath|__Mux2_alu_A|Mux8~1 ;
wire \__datapath|__Mux2_alu_A|Mux8~2_combout ;
wire \__datapath|__Mux2_alu_A|Mux8~3_combout ;
wire \__datapath|__alu|__add|out[7]~17 ;
wire \__datapath|__RF|__mux2|Mux4~2 ;
wire \__datapath|__RF|__mux2|Mux4~3 ;
wire \__datapath|__RF|__mux2|Mux4~0 ;
wire \__datapath|__RF|__mux1|Mux4~0 ;
wire \__datapath|__RF|__mux2|Mux4~1 ;
wire \__datapath|__Mux1_alu_B|Mux4~0_combout ;
wire \__datapath|__RF|__mux1|Mux5~2 ;
wire \__datapath|__RF|__mux2|Mux5~2 ;
wire \__datapath|__RF|__mux1|Mux5~3 ;
wire \__datapath|__RF|__mux1|Mux5~0 ;
wire \__datapath|__RF|__mux1|Mux5~1 ;
wire \__datapath|__RF|__mux1|Mux5~4_combout ;
wire \__datapath|__Mux2_alu_A|Mux5~0 ;
wire \__datapath|__Mux2_alu_A|Mux5~1_combout ;
wire \__datapath|__RF|__mux2|Mux6~0 ;
wire \__datapath|__RF|__mux1|Mux6~0 ;
wire \__datapath|__RF|__mux2|Mux6~1 ;
wire \__datapath|__RF|__mux2|Mux6~2 ;
wire \__datapath|__RF|__mux2|Mux6~3 ;
wire \__datapath|__Mux1_alu_B|Mux6~0_combout ;
wire \__datapath|__Mux2_alu_A|Mux7~0 ;
wire \__datapath|__Mux2_alu_A|Mux7~1_combout ;
wire \__datapath|__Mux2_alu_A|Mux7~2_combout ;
wire \__datapath|__alu|__add|out[8]~57 ;
wire \__datapath|__alu|__add|out[8]~57COUT1_106 ;
wire \__datapath|__alu|__add|out[9]~30_combout ;
wire \__datapath|__alu|__add|Add0~6_combout ;
wire \__datapath|__Mux9_memDataIn|out[9]~18_combout ;
wire \__datapath|__Mux9_memDataIn|out[9]~19 ;
wire \__mem|mem[17][9]~regout ;
wire \__mem|Mux6~0 ;
wire \__mem|mem[29][9]~regout ;
wire \__mem|Mux6~1 ;
wire \__mem|mem[19][9]~regout ;
wire \__mem|Mux6~7 ;
wire \__mem|mem[31][9]~regout ;
wire \__mem|Mux6~8 ;
wire \__mem|mem[28][9]~regout ;
wire \__mem|mem[16][9]~regout ;
wire \__mem|Mux6~4 ;
wire \__mem|Mux6~5 ;
wire \__mem|mem[30][9]~regout ;
wire \__mem|mem[18][9]~regout ;
wire \__mem|Mux6~2 ;
wire \__mem|Mux6~3 ;
wire \__mem|Mux6~6_combout ;
wire \__mem|Mux6~9_combout ;
wire \__mem|mem[12][9]~regout ;
wire \__mem|Mux6~17 ;
wire \__mem|mem[15][9]~regout ;
wire \__mem|Mux6~18 ;
wire \__mem|mem[7][9]~regout ;
wire \__mem|mem[4][9]~regout ;
wire \__mem|Mux6~10 ;
wire \__mem|Mux6~11 ;
wire \__mem|mem[1][9]~regout ;
wire \__mem|mem[0][9]~regout ;
wire \__mem|mem[2][9]~regout ;
wire \__mem|Mux6~14_combout ;
wire \__mem|Mux6~15 ;
wire \__mem|mem[11][9]~regout ;
wire \__mem|mem[8][9]~regout ;
wire \__mem|Mux6~12 ;
wire \__mem|Mux6~13 ;
wire \__mem|Mux6~16_combout ;
wire \__mem|Mux6~19_combout ;
wire \__datapath|__Mux6_RF_dataIn|out[9]~6_combout ;
wire \__datapath|__RF|__mux1|Mux6~2 ;
wire \__datapath|__RF|__mux1|Mux6~3 ;
wire \__datapath|__RF|__mux1|Mux6~1 ;
wire \__datapath|__RF|__mux1|Mux6~4_combout ;
wire \__datapath|__Mux2_alu_A|Mux6~0 ;
wire \__datapath|__Mux2_alu_A|Mux6~2_combout ;
wire \__datapath|__alu|__add|out[9]~32 ;
wire \__datapath|__alu|__add|out[9]~32COUT1_108 ;
wire \__datapath|__alu|__add|out[10]~40_combout ;
wire \__datapath|__alu|__add|Add0~8_combout ;
wire \__datapath|__RF|__mux2|Mux5~3 ;
wire \__datapath|__Mux9_memDataIn|out[10]~20_combout ;
wire \__datapath|__Mux9_memDataIn|out[10]~21 ;
wire \__mem|mem[19][10]~regout ;
wire \__mem|Mux5~7 ;
wire \__mem|mem[31][10]~regout ;
wire \__mem|Mux5~8 ;
wire \__mem|mem[30][10]~regout ;
wire \__mem|mem[18][10]~regout ;
wire \__mem|Mux5~0 ;
wire \__mem|Mux5~1 ;
wire \__mem|mem[28][10]~regout ;
wire \__mem|mem[16][10]~regout ;
wire \__mem|Mux5~4 ;
wire \__mem|Mux5~5 ;
wire \__mem|mem[17][10]~regout ;
wire \__mem|Mux5~2 ;
wire \__mem|mem[29][10]~regout ;
wire \__mem|Mux5~3 ;
wire \__mem|Mux5~6_combout ;
wire \__mem|Mux5~9_combout ;
wire \__mem|mem[11][10]~regout ;
wire \__mem|mem[8][10]~regout ;
wire \__mem|Mux5~10 ;
wire \__mem|Mux5~11 ;
wire \__mem|mem[15][10]~regout ;
wire \__mem|mem[12][10]~regout ;
wire \__mem|Mux5~17 ;
wire \__mem|Mux5~18 ;
wire \__mem|mem[7][10]~regout ;
wire \__mem|mem[4][10]~regout ;
wire \__mem|Mux5~12 ;
wire \__mem|Mux5~13 ;
wire \__mem|mem[2][10]~regout ;
wire \__mem|mem[0][10]~regout ;
wire \__mem|mem[1][10]~regout ;
wire \__mem|Mux5~14_combout ;
wire \__mem|Mux5~15 ;
wire \__mem|Mux5~16_combout ;
wire \__mem|Mux5~19_combout ;
wire \__datapath|__Mux6_RF_dataIn|out[10]~7_combout ;
wire \__datapath|__RF|__mux2|Mux5~0 ;
wire \__datapath|__RF|__mux2|Mux5~1 ;
wire \__datapath|__Mux1_alu_B|Mux5~0_combout ;
wire \__datapath|__alu|__add|out[10]~42 ;
wire \__datapath|__alu|__add|out[10]~42COUT1_110 ;
wire \__datapath|__alu|__add|out[11]~52 ;
wire \__datapath|__alu|__add|out[11]~52COUT1_112 ;
wire \__datapath|__alu|__add|out[12]~60_combout ;
wire \__datapath|__alu|__add|Add0~12_combout ;
wire \__datapath|__Mux6_RF_dataIn|out[12]~11_combout ;
wire \__datapath|__RF|__mux1|Mux3~2 ;
wire \__datapath|__RF|__mux1|Mux3~3 ;
wire \__datapath|__RF|__mux1|Mux3~1 ;
wire \__datapath|__RF|__mux1|Mux3~4_combout ;
wire \__datapath|__Mux2_alu_A|Mux3~0 ;
wire \__datapath|__Mux2_alu_A|Mux3~1_combout ;
wire \__datapath|__alu|__add|out[12]~62 ;
wire \__datapath|__RF|__mux1|Mux1~0 ;
wire \__datapath|__RF|__mux1|Mux1~1 ;
wire \__datapath|__RF|__mux1|Mux1~2 ;
wire \__datapath|__RF|__mux2|Mux1~2 ;
wire \__datapath|__RF|__mux1|Mux1~3 ;
wire \__datapath|__RF|__mux1|Mux1~4_combout ;
wire \__datapath|__Mux2_alu_A|Mux1~0 ;
wire \__datapath|__Mux2_alu_A|Mux1~1_combout ;
wire \__datapath|__RF|__mux1|Mux2~0 ;
wire \__datapath|__RF|__mux1|Mux2~1 ;
wire \__datapath|__RF|__mux1|Mux2~2 ;
wire \__datapath|__RF|__mux2|Mux2~2 ;
wire \__datapath|__RF|__mux1|Mux2~3 ;
wire \__datapath|__RF|__mux1|Mux2~4_combout ;
wire \__datapath|__Mux2_alu_A|Mux2~1 ;
wire \__datapath|__Mux2_alu_A|Mux2~2_combout ;
wire \__datapath|__alu|__add|out[13]~65_combout ;
wire \__datapath|__alu|__add|Add0~13_combout ;
wire \__datapath|__Mux6_RF_dataIn|out[13]~12_combout ;
wire \__datapath|__RF|__mux2|Mux2~0 ;
wire \__datapath|__RF|__mux2|Mux2~1 ;
wire \__datapath|__RF|__mux2|Mux2~3 ;
wire \__datapath|__Mux1_alu_B|Mux2~0_combout ;
wire \__datapath|__alu|__add|out[13]~67 ;
wire \__datapath|__alu|__add|out[13]~67COUT1_114 ;
wire \__datapath|__alu|__add|out[14]~70_combout ;
wire \__datapath|__alu|__add|Add0~14_combout ;
wire \__datapath|__RF|__mux2|Mux1~3 ;
wire \__datapath|__Mux9_memDataIn|out[14]~4_combout ;
wire \__datapath|__Mux9_memDataIn|out[14]~5 ;
wire \__mem|mem[31][14]~regout ;
wire \__mem|mem[19][14]~regout ;
wire \__mem|Mux1~7 ;
wire \__mem|Mux1~8 ;
wire \__mem|mem[30][14]~regout ;
wire \__mem|mem[18][14]~regout ;
wire \__mem|Mux1~0 ;
wire \__mem|Mux1~1 ;
wire \__mem|mem[28][14]~regout ;
wire \__mem|mem[16][14]~regout ;
wire \__mem|Mux1~4 ;
wire \__mem|Mux1~5 ;
wire \__mem|mem[29][14]~regout ;
wire \__mem|mem[17][14]~regout ;
wire \__mem|Mux1~2 ;
wire \__mem|Mux1~3 ;
wire \__mem|Mux1~6_combout ;
wire \__mem|Mux1~9_combout ;
wire \__mem|mem[7][14]~regout ;
wire \__mem|mem[4][14]~regout ;
wire \__mem|Mux1~12 ;
wire \__mem|Mux1~13 ;
wire \__mem|mem[2][14]~regout ;
wire \__mem|mem[0][14]~regout ;
wire \__mem|mem[1][14]~regout ;
wire \__mem|Mux1~14_combout ;
wire \__mem|Mux1~15 ;
wire \__mem|Mux1~16_combout ;
wire \__mem|mem[15][14]~regout ;
wire \__mem|mem[12][14]~regout ;
wire \__mem|Mux1~17 ;
wire \__mem|Mux1~18 ;
wire \__mem|mem[8][14]~regout ;
wire \__mem|Mux1~10 ;
wire \__mem|mem[11][14]~regout ;
wire \__mem|Mux1~11 ;
wire \__mem|Mux1~19_combout ;
wire \__datapath|__Mux6_RF_dataIn|out[14]~9_combout ;
wire \__datapath|__RF|__mux2|Mux1~0 ;
wire \__datapath|__RF|__mux2|Mux1~1 ;
wire \__datapath|__Mux1_alu_B|Mux1~0_combout ;
wire \__datapath|__alu|__add|out[14]~72 ;
wire \__datapath|__alu|__add|out[14]~72COUT1_116 ;
wire \__datapath|__alu|__add|out[15]~75_combout ;
wire \__datapath|__RF|__mux2|Mux0~3 ;
wire \__datapath|__Mux9_memDataIn|out[15]~6_combout ;
wire \__datapath|__Mux9_memDataIn|out[15]~7 ;
wire \__mem|mem[31][15]~regout ;
wire \__mem|mem[19][15]~regout ;
wire \__mem|Mux0~7 ;
wire \__mem|Mux0~8 ;
wire \__mem|mem[17][15]~regout ;
wire \__mem|Mux0~0 ;
wire \__mem|mem[29][15]~regout ;
wire \__mem|Mux0~1 ;
wire \__mem|mem[28][15]~regout ;
wire \__mem|mem[16][15]~regout ;
wire \__mem|Mux0~4 ;
wire \__mem|Mux0~5 ;
wire \__mem|mem[30][15]~regout ;
wire \__mem|mem[18][15]~regout ;
wire \__mem|Mux0~2 ;
wire \__mem|Mux0~3 ;
wire \__mem|Mux0~6_combout ;
wire \__mem|Mux0~9_combout ;
wire \__mem|mem[7][15]~regout ;
wire \__mem|mem[4][15]~regout ;
wire \__mem|Mux0~10 ;
wire \__mem|Mux0~11 ;
wire \__mem|mem[12][15]~regout ;
wire \__mem|Mux0~17 ;
wire \__mem|mem[15][15]~regout ;
wire \__mem|Mux0~18 ;
wire \__mem|mem[8][15]~regout ;
wire \__mem|Mux0~12 ;
wire \__mem|mem[11][15]~regout ;
wire \__mem|Mux0~13 ;
wire \__mem|mem[1][15]~regout ;
wire \__mem|mem[2][15]~regout ;
wire \__mem|mem[0][15]~regout ;
wire \__mem|Mux0~14_combout ;
wire \__mem|Mux0~15 ;
wire \__mem|Mux0~16_combout ;
wire \__mem|Mux0~19_combout ;
wire \__datapath|__Mux6_RF_dataIn|out[15]~10_combout ;
wire \__datapath|__RF|__mux2|Mux0~0 ;
wire \__datapath|__RF|__mux2|Mux0~1 ;
wire \__datapath|__Mux1_alu_B|Mux0~1_combout ;
wire \__datapath|__alu|__carry_gen|Add0~78_cout0 ;
wire \__datapath|__alu|__carry_gen|Add0~78COUT1_95 ;
wire \__datapath|__alu|__carry_gen|Add0~73_cout0 ;
wire \__datapath|__alu|__carry_gen|Add0~73COUT1_97 ;
wire \__datapath|__alu|__carry_gen|Add0~68_cout ;
wire \__datapath|__alu|__carry_gen|Add0~63_cout0 ;
wire \__datapath|__alu|__carry_gen|Add0~63COUT1_99 ;
wire \__datapath|__alu|__carry_gen|Add0~58_cout0 ;
wire \__datapath|__alu|__carry_gen|Add0~58COUT1_101 ;
wire \__datapath|__alu|__carry_gen|Add0~53_cout0 ;
wire \__datapath|__alu|__carry_gen|Add0~53COUT1_103 ;
wire \__datapath|__alu|__carry_gen|Add0~48_cout0 ;
wire \__datapath|__alu|__carry_gen|Add0~48COUT1_105 ;
wire \__datapath|__alu|__carry_gen|Add0~43_cout ;
wire \__datapath|__alu|__carry_gen|Add0~38_cout0 ;
wire \__datapath|__alu|__carry_gen|Add0~38COUT1_107 ;
wire \__datapath|__alu|__carry_gen|Add0~33_cout0 ;
wire \__datapath|__alu|__carry_gen|Add0~33COUT1_109 ;
wire \__datapath|__alu|__carry_gen|Add0~28_cout0 ;
wire \__datapath|__alu|__carry_gen|Add0~28COUT1_111 ;
wire \__datapath|__alu|__carry_gen|Add0~23_cout0 ;
wire \__datapath|__alu|__carry_gen|Add0~23COUT1_113 ;
wire \__datapath|__alu|__carry_gen|Add0~18_cout ;
wire \__datapath|__alu|__carry_gen|Add0~13_cout0 ;
wire \__datapath|__alu|__carry_gen|Add0~13COUT1_115 ;
wire \__datapath|__alu|__carry_gen|Add0~8_cout0 ;
wire \__datapath|__alu|__carry_gen|Add0~8COUT1_117 ;
wire \__datapath|__alu|__carry_gen|Add0~0_combout ;
wire \__datapath|__alu|__carry_gen|Add0~5_combout ;
wire \__datapath|__alu|__carry_gen|tmp_carry~combout ;
wire \__datapath|__CZ|C~combout ;
wire \__datapath|__alu|zero~3_combout ;
wire \__datapath|__alu|zero~4_combout ;
wire \__datapath|__alu|__add|out[4]~35_combout ;
wire \__datapath|__alu|__add|Add0~7_combout ;
wire \__datapath|__alu|zero~2_combout ;
wire \__datapath|__alu|zero~0_combout ;
wire \__datapath|__alu|zero~1_combout ;
wire \__datapath|__alu|zero~5_combout ;
wire \__datapath|__CZ|Z~combout ;
wire \__datapath|__Mux3_RF_wen|Mux0~1_combout ;
wire \__datapath|__Mux3_RF_wen|Mux0~2_combout ;
wire \__datapath|__RF|a6~combout ;
wire \__datapath|__RF|__mux2|Mux7~0 ;
wire \__datapath|__RF|__mux1|Mux7~0 ;
wire \__datapath|__RF|__mux2|Mux7~1 ;
wire \__datapath|__RF|__mux2|Mux7~2 ;
wire \__datapath|__RF|__mux2|Mux7~3 ;
wire \__datapath|__Mux1_alu_B|Mux7~0_combout ;
wire \__datapath|__alu|__add|out[8]~55_combout ;
wire \__datapath|__alu|__add|Add0~11_combout ;
wire \__datapath|__Mux6_RF_dataIn|out[8]~14_combout ;
wire \__datapath|__RF|__mux1|Mux7~2 ;
wire \__datapath|__RF|__mux1|Mux7~3 ;
wire \__datapath|__RF|__mux1|Mux7~1 ;
wire \__datapath|__RF|__mux1|Mux7~4_combout ;
wire \__datapath|__Mux9_memDataIn|out[8]~14_combout ;
wire \__datapath|__Mux9_memDataIn|out[8]~15 ;
wire \__mem|mem[31][8]~regout ;
wire \__mem|mem[19][8]~regout ;
wire \__mem|Mux7~7 ;
wire \__mem|Mux7~8 ;
wire \__mem|mem[30][8]~regout ;
wire \__mem|mem[18][8]~regout ;
wire \__mem|Mux7~0 ;
wire \__mem|Mux7~1 ;
wire \__mem|mem[29][8]~regout ;
wire \__mem|mem[17][8]~regout ;
wire \__mem|Mux7~2 ;
wire \__mem|Mux7~3 ;
wire \__mem|mem[28][8]~regout ;
wire \__mem|mem[16][8]~regout ;
wire \__mem|Mux7~4 ;
wire \__mem|Mux7~5 ;
wire \__mem|Mux7~6_combout ;
wire \__mem|Mux7~9_combout ;
wire \__mem|mem[2][8]~regout ;
wire \__mem|mem[0][8]~regout ;
wire \__mem|mem[1][8]~regout ;
wire \__mem|Mux7~14_combout ;
wire \__mem|Mux7~15 ;
wire \__mem|mem[7][8]~regout ;
wire \__mem|mem[4][8]~regout ;
wire \__mem|Mux7~12 ;
wire \__mem|Mux7~13 ;
wire \__mem|Mux7~16_combout ;
wire \__mem|mem[15][8]~regout ;
wire \__mem|mem[12][8]~regout ;
wire \__mem|Mux7~17 ;
wire \__mem|Mux7~18 ;
wire \__mem|mem[11][8]~regout ;
wire \__mem|mem[8][8]~regout ;
wire \__mem|Mux7~10 ;
wire \__mem|Mux7~11 ;
wire \__mem|Mux7~19_combout ;
wire \__datapath|__Mux4_RF_wadd|Mux0~0_combout ;
wire \__datapath|__Mux4_RF_wadd|Mux0~1_combout ;
wire \__datapath|__Mux4_RF_wadd|Mux0~combout ;
wire \__datapath|__RF|a1~combout ;
wire \__datapath|__RF|__mux1|Mux11~2 ;
wire \__datapath|__RF|__mux1|Mux11~3 ;
wire \__datapath|__RF|__mux1|Mux11~1 ;
wire \__datapath|__RF|__mux1|Mux11~4_combout ;
wire \__datapath|__Mux9_memDataIn|out[4]~26_combout ;
wire \__datapath|__Mux9_memDataIn|out[4]~27 ;
wire \__mem|mem[31][4]~regout ;
wire \__mem|mem[19][4]~regout ;
wire \__mem|Mux11~7 ;
wire \__mem|Mux11~8 ;
wire \__mem|mem[17][4]~regout ;
wire \__mem|Mux11~0 ;
wire \__mem|mem[29][4]~regout ;
wire \__mem|Mux11~1 ;
wire \__mem|mem[30][4]~regout ;
wire \__mem|mem[18][4]~regout ;
wire \__mem|Mux11~2 ;
wire \__mem|Mux11~3 ;
wire \__mem|mem[28][4]~regout ;
wire \__mem|mem[16][4]~regout ;
wire \__mem|Mux11~4 ;
wire \__mem|Mux11~5 ;
wire \__mem|Mux11~6_combout ;
wire \__mem|Mux11~9_combout ;
wire \__mem|mem[7][4]~regout ;
wire \__mem|mem[4][4]~regout ;
wire \__mem|Mux11~10 ;
wire \__mem|Mux11~11 ;
wire \__mem|mem[11][4]~regout ;
wire \__mem|mem[8][4]~regout ;
wire \__mem|Mux11~12 ;
wire \__mem|Mux11~13 ;
wire \__mem|mem[1][4]~regout ;
wire \__mem|mem[2][4]~regout ;
wire \__mem|mem[0][4]~regout ;
wire \__mem|Mux11~14_combout ;
wire \__mem|Mux11~15 ;
wire \__mem|Mux11~16_combout ;
wire \__mem|mem[15][4]~regout ;
wire \__mem|mem[12][4]~regout ;
wire \__mem|Mux11~17 ;
wire \__mem|Mux11~18 ;
wire \__mem|Mux11~19_combout ;
wire \__datapath|__Mux2_alu_A|Mux4~0 ;
wire \__datapath|__Mux2_alu_A|Mux4~1_combout ;
wire \__datapath|__alu|__add|out[11]~50_combout ;
wire \__datapath|__alu|__add|Add0~10_combout ;
wire \__datapath|__Mux6_RF_dataIn|out[11]~8_combout ;
wire \__datapath|__RF|__mux1|Mux4~2 ;
wire \__datapath|__RF|__mux1|Mux4~3 ;
wire \__datapath|__RF|__mux1|Mux4~1 ;
wire \__datapath|__RF|__mux1|Mux4~4_combout ;
wire \__datapath|__Mux9_memDataIn|out[11]~22_combout ;
wire \__datapath|__Mux9_memDataIn|out[11]~23 ;
wire \__mem|mem[31][11]~regout ;
wire \__mem|mem[19][11]~regout ;
wire \__mem|Mux4~7 ;
wire \__mem|Mux4~8 ;
wire \__mem|mem[17][11]~regout ;
wire \__mem|Mux4~0 ;
wire \__mem|mem[29][11]~regout ;
wire \__mem|Mux4~1 ;
wire \__mem|mem[30][11]~regout ;
wire \__mem|mem[18][11]~regout ;
wire \__mem|Mux4~2 ;
wire \__mem|Mux4~3 ;
wire \__mem|mem[28][11]~regout ;
wire \__mem|mem[16][11]~regout ;
wire \__mem|Mux4~4 ;
wire \__mem|Mux4~5 ;
wire \__mem|Mux4~6_combout ;
wire \__mem|Mux4~9_combout ;
wire \__mem|mem[15][11]~regout ;
wire \__mem|mem[12][11]~regout ;
wire \__mem|Mux4~17 ;
wire \__mem|Mux4~18 ;
wire \__mem|mem[7][11]~regout ;
wire \__mem|mem[4][11]~regout ;
wire \__mem|Mux4~10 ;
wire \__mem|Mux4~11 ;
wire \__mem|mem[11][11]~regout ;
wire \__mem|mem[8][11]~regout ;
wire \__mem|Mux4~12 ;
wire \__mem|Mux4~13 ;
wire \__mem|mem[1][11]~regout ;
wire \__mem|mem[2][11]~regout ;
wire \__mem|mem[0][11]~regout ;
wire \__mem|Mux4~14_combout ;
wire \__mem|Mux4~15 ;
wire \__mem|Mux4~16_combout ;
wire \__mem|Mux4~19_combout ;
wire \__datapath|__RF|__mux1|Mux14~2 ;
wire \__datapath|__RF|__mux2|Mux14~2 ;
wire \__datapath|__RF|__mux1|Mux14~3 ;
wire \__datapath|__Mux6_RF_dataIn|out[2]~15_combout ;
wire \__datapath|__RF|__mux1|Mux13~2 ;
wire \__datapath|__RF|__mux2|Mux13~2 ;
wire \__datapath|__RF|__mux1|Mux13~3 ;
wire \__datapath|__RF|__mux2|Mux13~0 ;
wire \__datapath|__RF|__mux1|Mux13~0 ;
wire \__datapath|__RF|__mux1|Mux13~1 ;
wire \__datapath|__RF|__mux1|Mux13~4_combout ;
wire \__datapath|__RF|__mux2|Mux13~3 ;
wire \__datapath|__RF|__mux2|Mux13~1 ;
wire \__datapath|__Mux1_alu_B|Mux13~2_combout ;
wire \__datapath|__Mux9_memDataIn|out[2]~30 ;
wire \__mem|mem[17][2]~regout ;
wire \__mem|Mux13~0 ;
wire \__mem|mem[29][2]~regout ;
wire \__mem|Mux13~1 ;
wire \__mem|mem[31][2]~regout ;
wire \__mem|mem[19][2]~regout ;
wire \__mem|Mux13~7 ;
wire \__mem|Mux13~8 ;
wire \__mem|mem[30][2]~regout ;
wire \__mem|mem[18][2]~regout ;
wire \__mem|Mux13~2 ;
wire \__mem|Mux13~3 ;
wire \__mem|mem[28][2]~regout ;
wire \__mem|mem[16][2]~regout ;
wire \__mem|Mux13~4 ;
wire \__mem|Mux13~5 ;
wire \__mem|Mux13~6_combout ;
wire \__mem|Mux13~9_combout ;
wire \__mem|mem[7][2]~regout ;
wire \__mem|mem[4][2]~regout ;
wire \__mem|Mux13~10 ;
wire \__mem|Mux13~11 ;
wire \__mem|mem[15][2]~regout ;
wire \__mem|mem[12][2]~regout ;
wire \__mem|Mux13~17 ;
wire \__mem|Mux13~18 ;
wire \__mem|mem[1][2]~regout ;
wire \__mem|mem[0][2]~regout ;
wire \__mem|mem[2][2]~regout ;
wire \__mem|Mux13~14_combout ;
wire \__mem|Mux13~15 ;
wire \__mem|mem[11][2]~regout ;
wire \__mem|mem[8][2]~regout ;
wire \__mem|Mux13~12 ;
wire \__mem|Mux13~13 ;
wire \__mem|Mux13~16_combout ;
wire \__mem|Mux13~19_combout ;
wire \__datapath|__Mux1_alu_B|Mux13~0_combout ;
wire \__datapath|__Mux1_alu_B|Mux13~1_combout ;
wire \__datapath|__Mux1_alu_B|Mux13~3_combout ;
wire \__datapath|__alu|__add|out[2]~10_combout ;
wire \__datapath|__alu|__add|Add0~2_combout ;
wire \__datapath|__RF|__mux2|Mux15~1 ;
wire \__datapath|__RF|__mux2|Mux15~3 ;
wire \__datapath|__Mux9_memDataIn|out[0]~8_combout ;
wire \__datapath|__Mux9_memDataIn|out[0]~9 ;
wire \__mem|mem[31][0]~regout ;
wire \__mem|mem[19][0]~regout ;
wire \__mem|Mux15~7 ;
wire \__mem|Mux15~8 ;
wire \__mem|mem[29][0]~regout ;
wire \__mem|mem[17][0]~regout ;
wire \__mem|Mux15~0 ;
wire \__mem|Mux15~1 ;
wire \__mem|mem[30][0]~regout ;
wire \__mem|mem[18][0]~regout ;
wire \__mem|Mux15~2 ;
wire \__mem|Mux15~3 ;
wire \__mem|mem[28][0]~regout ;
wire \__mem|mem[16][0]~regout ;
wire \__mem|Mux15~4 ;
wire \__mem|Mux15~5 ;
wire \__mem|Mux15~6_combout ;
wire \__mem|Mux15~9_combout ;
wire \__mem|mem[1][0]~regout ;
wire \__mem|mem[0][0]~regout ;
wire \__mem|mem[2][0]~regout ;
wire \__mem|Mux15~14_combout ;
wire \__mem|Mux15~15 ;
wire \__mem|mem[11][0]~regout ;
wire \__mem|mem[8][0]~regout ;
wire \__mem|Mux15~12 ;
wire \__mem|Mux15~13 ;
wire \__mem|Mux15~16_combout ;
wire \__mem|mem[15][0]~regout ;
wire \__mem|mem[12][0]~regout ;
wire \__mem|Mux15~17 ;
wire \__mem|Mux15~18 ;
wire \__mem|mem[7][0]~regout ;
wire \__mem|mem[4][0]~regout ;
wire \__mem|Mux15~10 ;
wire \__mem|Mux15~11 ;
wire \__mem|Mux15~19_combout ;
wire \__datapath|__Mux1_alu_B|Mux15~1_combout ;
wire \__datapath|__Mux1_alu_B|Mux15~0_combout ;
wire \__datapath|__Mux1_alu_B|Mux15~2_combout ;
wire \__datapath|__alu|__add|out[0]~0_combout ;
wire \__datapath|__alu|__add|Add0~0_combout ;
wire \__datapath|__Mux9_memDataIn|out[7]~12_combout ;
wire \__datapath|__Mux9_memDataIn|out[7]~13 ;
wire \__mem|mem[17][7]~regout ;
wire \__mem|Mux8~0 ;
wire \__mem|mem[29][7]~regout ;
wire \__mem|Mux8~1 ;
wire \__mem|mem[31][7]~regout ;
wire \__mem|mem[19][7]~regout ;
wire \__mem|Mux8~7 ;
wire \__mem|Mux8~8 ;
wire \__mem|mem[30][7]~regout ;
wire \__mem|mem[18][7]~regout ;
wire \__mem|Mux8~2 ;
wire \__mem|Mux8~3 ;
wire \__mem|mem[16][7]~regout ;
wire \__mem|Mux8~4 ;
wire \__mem|mem[28][7]~regout ;
wire \__mem|Mux8~5 ;
wire \__mem|Mux8~6_combout ;
wire \__mem|Mux8~9_combout ;
wire \__mem|mem[15][7]~regout ;
wire \__mem|mem[12][7]~regout ;
wire \__mem|Mux8~17 ;
wire \__mem|Mux8~18 ;
wire \__mem|mem[8][7]~regout ;
wire \__mem|Mux8~12 ;
wire \__mem|mem[11][7]~regout ;
wire \__mem|Mux8~13 ;
wire \__mem|mem[1][7]~regout ;
wire \__mem|mem[2][7]~regout ;
wire \__mem|mem[0][7]~regout ;
wire \__mem|Mux8~14_combout ;
wire \__mem|Mux8~15 ;
wire \__mem|Mux8~16_combout ;
wire \__mem|mem[4][7]~regout ;
wire \__mem|Mux8~10 ;
wire \__mem|mem[7][7]~regout ;
wire \__mem|Mux8~11 ;
wire \__mem|Mux8~19_combout ;
wire \__datapath|__Mux5_RF_read2|Mux1~0 ;
wire \__datapath|__RF|__mux2|Mux14~0 ;
wire \__datapath|__RF|__mux1|Mux14~0 ;
wire \__datapath|__RF|__mux2|Mux14~1 ;
wire \__datapath|__RF|__mux2|Mux14~3 ;
wire \__datapath|__Mux1_alu_B|Mux14~2_combout ;
wire \__datapath|__Mux1_alu_B|Mux14~3_combout ;
wire \__datapath|__alu|__add|out[1]~5_combout ;
wire \__datapath|__alu|__add|Add0~1_combout ;
wire \__datapath|__Mux9_memDataIn|out[6]~10_combout ;
wire \__datapath|__Mux9_memDataIn|out[6]~11 ;
wire \__mem|mem[28][6]~regout ;
wire \__mem|mem[16][6]~regout ;
wire \__mem|Mux9~4 ;
wire \__mem|Mux9~5 ;
wire \__mem|mem[29][6]~regout ;
wire \__mem|mem[17][6]~regout ;
wire \__mem|Mux9~2 ;
wire \__mem|Mux9~3 ;
wire \__mem|Mux9~6_combout ;
wire \__mem|mem[31][6]~regout ;
wire \__mem|mem[19][6]~regout ;
wire \__mem|Mux9~7 ;
wire \__mem|Mux9~8 ;
wire \__mem|mem[30][6]~regout ;
wire \__mem|mem[18][6]~regout ;
wire \__mem|Mux9~0 ;
wire \__mem|Mux9~1 ;
wire \__mem|Mux9~9_combout ;
wire \__mem|mem[15][6]~regout ;
wire \__mem|mem[12][6]~regout ;
wire \__mem|Mux9~17 ;
wire \__mem|Mux9~18 ;
wire \__mem|mem[8][6]~regout ;
wire \__mem|Mux9~10 ;
wire \__mem|mem[11][6]~regout ;
wire \__mem|Mux9~11 ;
wire \__mem|mem[2][6]~regout ;
wire \__mem|mem[1][6]~regout ;
wire \__mem|mem[0][6]~regout ;
wire \__mem|Mux9~14_combout ;
wire \__mem|Mux9~15 ;
wire \__mem|mem[7][6]~regout ;
wire \__mem|mem[4][6]~regout ;
wire \__mem|Mux9~12 ;
wire \__mem|Mux9~13 ;
wire \__mem|Mux9~16_combout ;
wire \__mem|Mux9~19_combout ;
wire \__datapath|__Mux4_RF_wadd|Mux2~0_combout ;
wire \__datapath|__Mux4_RF_wadd|Mux2~1_combout ;
wire \__datapath|__Mux4_RF_wadd|Mux2~combout ;
wire \__datapath|__RF|a4~combout ;
wire \__datapath|__Mux6_RF_dataIn|out[3]~1 ;
wire \__datapath|__RF|__mux1|Mux12~2 ;
wire \__datapath|__RF|__mux2|Mux12~2 ;
wire \__datapath|__RF|__mux1|Mux12~3 ;
wire \__datapath|__RF|__mux1|Mux12~0 ;
wire \__datapath|__RF|__mux2|Mux12~0 ;
wire \__datapath|__RF|__mux1|Mux12~1 ;
wire \__datapath|__RF|__mux1|Mux12~4_combout ;
wire \__datapath|__RF|__mux2|Mux12~1 ;
wire \__datapath|__RF|__mux2|Mux12~3 ;
wire \__datapath|__Mux9_memDataIn|out[3]~16_combout ;
wire \__mem|mem[18][3]~regout ;
wire \__datapath|__Mux9_memDataIn|out[3]~17 ;
wire \__mem|Mux12~0 ;
wire \__mem|mem[30][3]~regout ;
wire \__mem|Mux12~1 ;
wire \__mem|mem[31][3]~regout ;
wire \__mem|mem[19][3]~regout ;
wire \__mem|Mux12~7 ;
wire \__mem|Mux12~8 ;
wire \__mem|mem[29][3]~regout ;
wire \__mem|mem[17][3]~regout ;
wire \__mem|Mux12~2 ;
wire \__mem|Mux12~3 ;
wire \__mem|mem[28][3]~regout ;
wire \__mem|mem[16][3]~regout ;
wire \__mem|Mux12~4 ;
wire \__mem|Mux12~5 ;
wire \__mem|Mux12~6_combout ;
wire \__mem|Mux12~9_combout ;
wire \__mem|mem[15][3]~regout ;
wire \__mem|mem[12][3]~regout ;
wire \__mem|Mux12~17 ;
wire \__mem|Mux12~18 ;
wire \__mem|mem[11][3]~regout ;
wire \__mem|mem[8][3]~regout ;
wire \__mem|Mux12~10 ;
wire \__mem|Mux12~11 ;
wire \__mem|mem[7][3]~regout ;
wire \__mem|mem[4][3]~regout ;
wire \__mem|Mux12~12 ;
wire \__mem|Mux12~13 ;
wire \__mem|mem[1][3]~regout ;
wire \__mem|mem[0][3]~regout ;
wire \__mem|Mux12~14_combout ;
wire \__mem|mem[2][3]~regout ;
wire \__mem|Mux12~15 ;
wire \__mem|Mux12~16_combout ;
wire \__mem|Mux12~19_combout ;
wire \__datapath|__Mux1_alu_B|Mux12~1_combout ;
wire \__datapath|__Mux1_alu_B|Mux12~2_combout ;
wire \__datapath|__alu|__add|out[3]~25_combout ;
wire \__datapath|__alu|__add|Add0~5_combout ;
wire \__datapath|__RF|__mux1|Mux14~1 ;
wire \__datapath|__RF|__mux1|Mux14~4 ;
wire \__datapath|__Mux9_memDataIn|out[1]~24_combout ;
wire \__datapath|__Mux9_memDataIn|out[1]~25 ;
wire \__mem|mem[31][1]~regout ;
wire \__mem|mem[19][1]~regout ;
wire \__mem|Mux14~7 ;
wire \__mem|Mux14~8 ;
wire \__mem|mem[18][1]~regout ;
wire \__mem|Mux14~0 ;
wire \__mem|mem[30][1]~regout ;
wire \__mem|Mux14~1 ;
wire \__mem|mem[28][1]~regout ;
wire \__mem|mem[16][1]~regout ;
wire \__mem|Mux14~4 ;
wire \__mem|Mux14~5 ;
wire \__mem|mem[29][1]~regout ;
wire \__mem|mem[17][1]~regout ;
wire \__mem|Mux14~2 ;
wire \__mem|Mux14~3 ;
wire \__mem|Mux14~6_combout ;
wire \__mem|Mux14~9_combout ;
wire \__mem|mem[8][1]~regout ;
wire \__mem|Mux14~10 ;
wire \__mem|mem[11][1]~regout ;
wire \__mem|Mux14~11 ;
wire \__mem|mem[15][1]~regout ;
wire \__mem|mem[12][1]~regout ;
wire \__mem|Mux14~17 ;
wire \__mem|Mux14~18 ;
wire \__mem|mem[7][1]~regout ;
wire \__mem|mem[4][1]~regout ;
wire \__mem|Mux14~12 ;
wire \__mem|Mux14~13 ;
wire \__mem|mem[2][1]~regout ;
wire \__mem|mem[1][1]~regout ;
wire \__mem|mem[0][1]~regout ;
wire \__mem|Mux14~14_combout ;
wire \__mem|Mux14~15 ;
wire \__mem|Mux14~16_combout ;
wire \__mem|Mux14~19_combout ;
wire \__controller|Mux8~2_combout ;
wire \__controller|Mux8~3_combout ;
wire \__controller|Mux11~30_combout ;
wire \__controller|Mux11~33_combout ;
wire \__controller|Mux11~31 ;
wire \__controller|Mux11~38_combout ;
wire \__controller|Equal2~0_combout ;
wire \__controller|Mux11~42_combout ;
wire \__controller|Mux8~0_combout ;
wire \__controller|Mux2~0_combout ;
wire \__controller|Mux11~39_combout ;
wire \__datapath|__alu|Equal0~6_combout ;
wire \__datapath|__alu|Equal0~8_combout ;
wire \__datapath|__alu|Equal0~7_combout ;
wire \__datapath|__alu|Equal0~9_combout ;
wire \__datapath|__alu|Equal0~0_combout ;
wire \__datapath|__alu|Equal0~1_combout ;
wire \__datapath|__alu|Equal0~3_combout ;
wire \__datapath|__alu|Equal0~2_combout ;
wire \__datapath|__alu|Equal0~4_combout ;
wire \__datapath|__alu|Equal0~5_combout ;
wire \__datapath|__alu|Equal0~10_combout ;
wire \__controller|Mux11~40_combout ;
wire \__controller|Mux8~1_combout ;
wire \__controller|Mux8~5_combout ;
wire \__controller|Mux7~6_combout ;
wire \__controller|Mux7~7_combout ;
wire \__controller|Mux11~9_combout ;
wire \__controller|Mux7~2_combout ;
wire \__controller|Mux11~22 ;
wire \__controller|Mux1~0_combout ;
wire \__controller|Mux7~3_combout ;
wire \__controller|Mux7~4_combout ;
wire \__controller|Mux7~5_combout ;
wire \__controller|Mux9~0_combout ;
wire \__controller|Mux9~1_combout ;
wire \__controller|Mux9~2_combout ;
wire \__controller|Mux9~3_combout ;
wire \__controller|Mux9~4_combout ;
wire \__controller|Mux11~37_combout ;
wire \__controller|Mux11~36_combout ;
wire \__controller|Mux11~32_combout ;
wire \__controller|Mux11~34_combout ;
wire \__controller|Mux11~35_combout ;
wire \__controller|Mux9~5_combout ;
wire \__controller|Mux9~6_combout ;
wire \__controller|Mux11~15_combout ;
wire \__controller|Mux11~26 ;
wire \__controller|Mux11~27_combout ;
wire \__controller|Mux11~28_combout ;
wire \__controller|Mux11~29_combout ;
wire \__controller|Mux10~2_combout ;
wire \__controller|Mux10~4_combout ;
wire \__controller|Mux10~5_combout ;
wire \__controller|Mux11~21_combout ;
wire \__controller|Mux10~0_combout ;
wire \__controller|Mux11~20_combout ;
wire \__controller|Mux4~0 ;
wire \__controller|Mux11~23_combout ;
wire \__controller|Mux11~24_combout ;
wire \__controller|Mux11~8_combout ;
wire \__controller|Mux11~25_combout ;
wire \__controller|Mux10~1_combout ;
wire \__controller|Selector24~0_combout ;
wire \__controller|T1write~regout ;
wire \__datapath|__Mux9_memDataIn|out[13]~2_combout ;
wire \__datapath|__Mux9_memDataIn|out[13]~3 ;
wire \__mem|mem[19][13]~regout ;
wire \__mem|Mux2~7 ;
wire \__mem|mem[31][13]~regout ;
wire \__mem|Mux2~8 ;
wire \__mem|mem[28][13]~regout ;
wire \__mem|mem[16][13]~regout ;
wire \__mem|Mux2~4 ;
wire \__mem|Mux2~5 ;
wire \__mem|mem[30][13]~regout ;
wire \__mem|mem[18][13]~regout ;
wire \__mem|Mux2~2 ;
wire \__mem|Mux2~3 ;
wire \__mem|Mux2~6_combout ;
wire \__mem|mem[17][13]~regout ;
wire \__mem|Mux2~0 ;
wire \__mem|mem[29][13]~regout ;
wire \__mem|Mux2~1 ;
wire \__mem|Mux2~9_combout ;
wire \__mem|mem[7][13]~regout ;
wire \__mem|mem[4][13]~regout ;
wire \__mem|Mux2~10 ;
wire \__mem|Mux2~11 ;
wire \__mem|mem[15][13]~regout ;
wire \__mem|mem[12][13]~regout ;
wire \__mem|Mux2~17 ;
wire \__mem|Mux2~18 ;
wire \__mem|mem[1][13]~regout ;
wire \__mem|mem[2][13]~regout ;
wire \__mem|mem[0][13]~regout ;
wire \__mem|Mux2~14_combout ;
wire \__mem|Mux2~15 ;
wire \__mem|mem[11][13]~regout ;
wire \__mem|mem[8][13]~regout ;
wire \__mem|Mux2~12 ;
wire \__mem|Mux2~13 ;
wire \__mem|Mux2~16_combout ;
wire \__mem|Mux2~19_combout ;
wire \__controller|Mux0~0_combout ;
wire \__controller|Mux6~0_combout ;
wire \__controller|Mux6~1_combout ;
wire \__controller|Equal4~0_combout ;
wire \__controller|Mux6~2_combout ;
wire \__controller|Mux6~3_combout ;
wire \__controller|Mux11~14_combout ;
wire \__controller|Mux11~16_combout ;
wire \__controller|Mux11~17_combout ;
wire \__controller|Mux11~41_combout ;
wire \__controller|Mux11~12_combout ;
wire \__controller|Mux11~13_combout ;
wire \__controller|Mux11~18_combout ;
wire \__controller|Mux11~4_combout ;
wire \__controller|Mux11~5_combout ;
wire \__controller|Mux11~6_combout ;
wire \__controller|Mux5~0_combout ;
wire \__controller|Mux11~7_combout ;
wire \__controller|Mux11~10_combout ;
wire \__controller|Mux11~11_combout ;
wire [15:0] \__mem|out ;
wire [15:0] \__datapath|__RF|r1|out ;
wire [15:0] \__datapath|__RF|r2|out ;
wire [15:0] \__datapath|__RF|r3|out ;
wire [15:0] \__datapath|__RF|r4|out ;
wire [15:0] \__datapath|__RF|r5|out ;
wire [15:0] \__datapath|__RF|r6|out ;
wire [15:0] \__datapath|__RF|r7|out ;
wire [15:0] \__datapath|__IR|out ;
wire [15:0] \__datapath|__tmpA|out ;
wire [2:0] \__controller|counter ;
wire [5:0] \__controller|StateID ;
wire [1:0] \__controller|Mux5_RF_read2 ;
wire [2:0] \__controller|Mux4_RF_wadd ;
wire [1:0] \__controller|Mux3_RF_wen ;
wire [2:0] \__controller|Mux2_alu_A ;
wire [2:0] \__controller|Mux1_alu_B ;
wire [15:0] \__datapath|__RF|r0|out ;
wire [15:0] \__datapath|__T1|out ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxv_lcell \__controller|Mux7~0 (
// Equation(s):
// \__controller|Mux7~0_combout  = (((!\__controller|StateID [2] & !\__controller|StateID [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|StateID [2]),
	.datad(\__controller|StateID [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux7~0 .lut_mask = "000f";
defparam \__controller|Mux7~0 .operation_mode = "normal";
defparam \__controller|Mux7~0 .output_mode = "comb_only";
defparam \__controller|Mux7~0 .register_cascade_mode = "off";
defparam \__controller|Mux7~0 .sum_lutc_input = "datac";
defparam \__controller|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N4
maxv_lcell \__controller|StateID[2]~_wirecell (
// Equation(s):
// \__controller|StateID[2]~_wirecell_combout  = (((!\__controller|StateID [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|StateID [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|StateID[2]~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|StateID[2]~_wirecell .lut_mask = "0f0f";
defparam \__controller|StateID[2]~_wirecell .operation_mode = "normal";
defparam \__controller|StateID[2]~_wirecell .output_mode = "comb_only";
defparam \__controller|StateID[2]~_wirecell .register_cascade_mode = "off";
defparam \__controller|StateID[2]~_wirecell .sum_lutc_input = "datac";
defparam \__controller|StateID[2]~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N2
maxv_lcell \__controller|Selector5~0 (
// Equation(s):
// \__controller|Selector5~0_combout  = (((\__controller|StateID [2] & \__controller|StateID [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|StateID [2]),
	.datad(\__controller|StateID [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector5~0 .lut_mask = "f000";
defparam \__controller|Selector5~0 .operation_mode = "normal";
defparam \__controller|Selector5~0 .output_mode = "comb_only";
defparam \__controller|Selector5~0 .register_cascade_mode = "off";
defparam \__controller|Selector5~0 .sum_lutc_input = "datac";
defparam \__controller|Selector5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N3
maxv_lcell \__controller|Mux1_alu_B[0]~1 (
// Equation(s):
// \__controller|Mux1_alu_B[0]~1_combout  = (\__controller|Selector5~0_combout  & ((\__controller|StateID [1] $ (\__controller|StateID [3])) # (!\__controller|StateID [0])))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|StateID [1]),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|Selector5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux1_alu_B[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux1_alu_B[0]~1 .lut_mask = "7d00";
defparam \__controller|Mux1_alu_B[0]~1 .operation_mode = "normal";
defparam \__controller|Mux1_alu_B[0]~1 .output_mode = "comb_only";
defparam \__controller|Mux1_alu_B[0]~1 .register_cascade_mode = "off";
defparam \__controller|Mux1_alu_B[0]~1 .sum_lutc_input = "datac";
defparam \__controller|Mux1_alu_B[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxv_lcell \__controller|Mux1_alu_B[0]~3 (
// Equation(s):
// \__controller|Mux1_alu_B[0]~3_combout  = (((\__controller|StateID [3] & !\__controller|StateID [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|StateID [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux1_alu_B[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux1_alu_B[0]~3 .lut_mask = "00f0";
defparam \__controller|Mux1_alu_B[0]~3 .operation_mode = "normal";
defparam \__controller|Mux1_alu_B[0]~3 .output_mode = "comb_only";
defparam \__controller|Mux1_alu_B[0]~3 .register_cascade_mode = "off";
defparam \__controller|Mux1_alu_B[0]~3 .sum_lutc_input = "datac";
defparam \__controller|Mux1_alu_B[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxv_lcell \__controller|Mux1_alu_B[0]~4 (
// Equation(s):
// \__controller|Mux1_alu_B[0]~4_combout  = (\__controller|StateID [5]) # ((\__controller|Mux1_alu_B[0]~3_combout  & ((\__controller|StateID [4]) # (\__controller|Mux7~0_combout ))))

	.clk(gnd),
	.dataa(\__controller|Mux1_alu_B[0]~3_combout ),
	.datab(\__controller|StateID [5]),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux1_alu_B[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux1_alu_B[0]~4 .lut_mask = "eeec";
defparam \__controller|Mux1_alu_B[0]~4 .operation_mode = "normal";
defparam \__controller|Mux1_alu_B[0]~4 .output_mode = "comb_only";
defparam \__controller|Mux1_alu_B[0]~4 .register_cascade_mode = "off";
defparam \__controller|Mux1_alu_B[0]~4 .sum_lutc_input = "datac";
defparam \__controller|Mux1_alu_B[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N4
maxv_lcell \__controller|Mux3_RF_wen[0]~0 (
// Equation(s):
// \__controller|Mux3_RF_wen[0]~0_combout  = (((\__controller|StateID [0] & !\__controller|StateID [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|StateID [0]),
	.datad(\__controller|StateID [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux3_RF_wen[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux3_RF_wen[0]~0 .lut_mask = "00f0";
defparam \__controller|Mux3_RF_wen[0]~0 .operation_mode = "normal";
defparam \__controller|Mux3_RF_wen[0]~0 .output_mode = "comb_only";
defparam \__controller|Mux3_RF_wen[0]~0 .register_cascade_mode = "off";
defparam \__controller|Mux3_RF_wen[0]~0 .sum_lutc_input = "datac";
defparam \__controller|Mux3_RF_wen[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N6
maxv_lcell \__controller|Mux1_alu_B[0]~2 (
// Equation(s):
// \__controller|Mux1_alu_B[0]~2_combout  = (\__controller|Mux3_RF_wen[0]~0_combout  & ((\__controller|StateID [3] & ((\__controller|StateID [1]) # (\__controller|StateID [2]))) # (!\__controller|StateID [3] & ((!\__controller|StateID [2])))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|StateID [1]),
	.datac(\__controller|StateID [2]),
	.datad(\__controller|Mux3_RF_wen[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux1_alu_B[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux1_alu_B[0]~2 .lut_mask = "ad00";
defparam \__controller|Mux1_alu_B[0]~2 .operation_mode = "normal";
defparam \__controller|Mux1_alu_B[0]~2 .output_mode = "comb_only";
defparam \__controller|Mux1_alu_B[0]~2 .register_cascade_mode = "off";
defparam \__controller|Mux1_alu_B[0]~2 .sum_lutc_input = "datac";
defparam \__controller|Mux1_alu_B[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \proc_rst~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\proc_rst~combout ),
	.padio(proc_rst));
// synopsys translate_off
defparam \proc_rst~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y10_N7
maxv_lcell \__controller|Mux2_alu_A[2]~0 (
// Equation(s):
// \__controller|Mux2_alu_A[2]~0_combout  = (!\__controller|StateID [3] & (!\__controller|StateID [4] & (\__controller|StateID [1] & !\__controller|StateID [2])))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux2_alu_A[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux2_alu_A[2]~0 .lut_mask = "0010";
defparam \__controller|Mux2_alu_A[2]~0 .operation_mode = "normal";
defparam \__controller|Mux2_alu_A[2]~0 .output_mode = "comb_only";
defparam \__controller|Mux2_alu_A[2]~0 .register_cascade_mode = "off";
defparam \__controller|Mux2_alu_A[2]~0 .sum_lutc_input = "datac";
defparam \__controller|Mux2_alu_A[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N9
maxv_lcell \__controller|Mux1_alu_B[0]~0 (
// Equation(s):
// \__controller|Mux1_alu_B[0]~0_combout  = (\proc_rst~combout  & (((!\__controller|StateID [0] & \__controller|Mux2_alu_A[2]~0_combout )) # (!\__controller|StateID [5])))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|StateID [5]),
	.datac(\proc_rst~combout ),
	.datad(\__controller|Mux2_alu_A[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux1_alu_B[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux1_alu_B[0]~0 .lut_mask = "7030";
defparam \__controller|Mux1_alu_B[0]~0 .operation_mode = "normal";
defparam \__controller|Mux1_alu_B[0]~0 .output_mode = "comb_only";
defparam \__controller|Mux1_alu_B[0]~0 .register_cascade_mode = "off";
defparam \__controller|Mux1_alu_B[0]~0 .sum_lutc_input = "datac";
defparam \__controller|Mux1_alu_B[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N7
maxv_lcell \__controller|Mux1_alu_B[0]~5 (
// Equation(s):
// \__controller|Mux1_alu_B[0]~5_combout  = (\__controller|Mux1_alu_B[0]~0_combout  & ((\__controller|Mux1_alu_B[0]~1_combout ) # ((\__controller|Mux1_alu_B[0]~4_combout ) # (\__controller|Mux1_alu_B[0]~2_combout ))))

	.clk(gnd),
	.dataa(\__controller|Mux1_alu_B[0]~1_combout ),
	.datab(\__controller|Mux1_alu_B[0]~4_combout ),
	.datac(\__controller|Mux1_alu_B[0]~2_combout ),
	.datad(\__controller|Mux1_alu_B[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux1_alu_B[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux1_alu_B[0]~5 .lut_mask = "fe00";
defparam \__controller|Mux1_alu_B[0]~5 .operation_mode = "normal";
defparam \__controller|Mux1_alu_B[0]~5 .output_mode = "comb_only";
defparam \__controller|Mux1_alu_B[0]~5 .register_cascade_mode = "off";
defparam \__controller|Mux1_alu_B[0]~5 .sum_lutc_input = "datac";
defparam \__controller|Mux1_alu_B[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N5
maxv_lcell \__controller|Mux2_alu_A[0] (
// Equation(s):
// \__controller|Mux2_alu_A [0] = DFFEAS((((\__controller|StateID[2]~_wirecell_combout ) # (!\__controller|StateID [4]))) # (!\__controller|StateID [3]), !GLOBAL(\clk~combout ), VCC, , \__controller|Mux1_alu_B[0]~5_combout , 
// \__controller|StateID[2]~_wirecell_combout , , \__controller|StateID [5], !\__controller|StateID [1])

	.clk(!\clk~combout ),
	.dataa(\__controller|StateID [3]),
	.datab(vcc),
	.datac(\__controller|StateID[2]~_wirecell_combout ),
	.datad(\__controller|StateID [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\__controller|StateID [5]),
	.sload(!\__controller|StateID [1]),
	.ena(\__controller|Mux1_alu_B[0]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|Mux2_alu_A [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux2_alu_A[0] .lut_mask = "f5ff";
defparam \__controller|Mux2_alu_A[0] .operation_mode = "normal";
defparam \__controller|Mux2_alu_A[0] .output_mode = "reg_only";
defparam \__controller|Mux2_alu_A[0] .register_cascade_mode = "off";
defparam \__controller|Mux2_alu_A[0] .sum_lutc_input = "datac";
defparam \__controller|Mux2_alu_A[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N9
maxv_lcell \__controller|Selector16~2 (
// Equation(s):
// \__controller|Selector16~2_combout  = (!\__controller|StateID [4] & ((\__controller|StateID [5] & (\__controller|StateID [1] & !\__controller|StateID [3])) # (!\__controller|StateID [5] & ((\__controller|StateID [3])))))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|StateID [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector16~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector16~2 .lut_mask = "1120";
defparam \__controller|Selector16~2 .operation_mode = "normal";
defparam \__controller|Selector16~2 .output_mode = "comb_only";
defparam \__controller|Selector16~2 .register_cascade_mode = "off";
defparam \__controller|Selector16~2 .sum_lutc_input = "datac";
defparam \__controller|Selector16~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N7
maxv_lcell \__controller|Selector16~1 (
// Equation(s):
// \__controller|Selector16~1_combout  = (!\__controller|StateID [5] & ((\__controller|StateID [4] & (!\__controller|StateID [1] & !\__controller|StateID [3])) # (!\__controller|StateID [4] & ((\__controller|StateID [3])))))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|StateID [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector16~1 .lut_mask = "1104";
defparam \__controller|Selector16~1 .operation_mode = "normal";
defparam \__controller|Selector16~1 .output_mode = "comb_only";
defparam \__controller|Selector16~1 .register_cascade_mode = "off";
defparam \__controller|Selector16~1 .sum_lutc_input = "datac";
defparam \__controller|Selector16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N0
maxv_lcell \__controller|Mux7~1 (
// Equation(s):
// \__controller|Mux7~1_combout  = (((\__controller|StateID [1] & \__controller|StateID [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|StateID [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux7~1 .lut_mask = "f000";
defparam \__controller|Mux7~1 .operation_mode = "normal";
defparam \__controller|Mux7~1 .output_mode = "comb_only";
defparam \__controller|Mux7~1 .register_cascade_mode = "off";
defparam \__controller|Mux7~1 .sum_lutc_input = "datac";
defparam \__controller|Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N4
maxv_lcell \__controller|Selector16~3 (
// Equation(s):
// \__controller|Selector16~3_combout  = (\__controller|StateID [2] & (\__controller|Selector16~1_combout  & ((!\__controller|Mux7~1_combout ) # (!\__controller|Selector16~2_combout )))) # (!\__controller|StateID [2] & (\__controller|Selector16~2_combout ))

	.clk(gnd),
	.dataa(\__controller|StateID [2]),
	.datab(\__controller|Selector16~2_combout ),
	.datac(\__controller|Selector16~1_combout ),
	.datad(\__controller|Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector16~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector16~3 .lut_mask = "64e4";
defparam \__controller|Selector16~3 .operation_mode = "normal";
defparam \__controller|Selector16~3 .output_mode = "comb_only";
defparam \__controller|Selector16~3 .register_cascade_mode = "off";
defparam \__controller|Selector16~3 .sum_lutc_input = "datac";
defparam \__controller|Selector16~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N8
maxv_lcell \__controller|Mux9_memDataIn (
// Equation(s):
// \__controller|Mux9_memDataIn~regout  = DFFEAS((\__controller|Selector16~3_combout  & ((\__controller|Mux9_memDataIn~regout ) # ((!\__controller|Selector16~1_combout  & !\__controller|StateID [0])))) # (!\__controller|Selector16~3_combout  & 
// (!\__controller|Selector16~1_combout  & ((\__controller|Mux9_memDataIn~regout )))), !GLOBAL(\clk~combout ), VCC, , \proc_rst~combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|Selector16~3_combout ),
	.datab(\__controller|Selector16~1_combout ),
	.datac(\__controller|StateID [0]),
	.datad(\__controller|Mux9_memDataIn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|Mux9_memDataIn~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux9_memDataIn .lut_mask = "bb02";
defparam \__controller|Mux9_memDataIn .operation_mode = "normal";
defparam \__controller|Mux9_memDataIn .output_mode = "reg_only";
defparam \__controller|Mux9_memDataIn .register_cascade_mode = "off";
defparam \__controller|Mux9_memDataIn .sum_lutc_input = "datac";
defparam \__controller|Mux9_memDataIn .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxv_lcell \~GND (
// Equation(s):
// \~GND~combout  = GND

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\~GND~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \~GND .lut_mask = "0000";
defparam \~GND .operation_mode = "normal";
defparam \~GND .output_mode = "comb_only";
defparam \~GND .register_cascade_mode = "off";
defparam \~GND .sum_lutc_input = "datac";
defparam \~GND .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxv_lcell \__controller|Mux1_alu_B[0] (
// Equation(s):
// \__controller|Mux1_alu_B [0] = DFFEAS((!\__controller|StateID [2] & (!\__controller|StateID [4] & ((\__controller|StateID [3])))), !GLOBAL(\clk~combout ), VCC, , \__controller|Mux1_alu_B[0]~5_combout , \~GND~combout , , \__controller|StateID [5], 
// !\__controller|StateID [1])

	.clk(!\clk~combout ),
	.dataa(\__controller|StateID [2]),
	.datab(\__controller|StateID [4]),
	.datac(\~GND~combout ),
	.datad(\__controller|StateID [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\__controller|StateID [5]),
	.sload(!\__controller|StateID [1]),
	.ena(\__controller|Mux1_alu_B[0]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|Mux1_alu_B [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux1_alu_B[0] .lut_mask = "1100";
defparam \__controller|Mux1_alu_B[0] .operation_mode = "normal";
defparam \__controller|Mux1_alu_B[0] .output_mode = "reg_only";
defparam \__controller|Mux1_alu_B[0] .register_cascade_mode = "off";
defparam \__controller|Mux1_alu_B[0] .sum_lutc_input = "datac";
defparam \__controller|Mux1_alu_B[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxv_lcell \__controller|Mux1_alu_B[2] (
// Equation(s):
// \__controller|Mux1_alu_B [2] = DFFEAS((\__controller|StateID [3] & (\__controller|StateID [1] & ((\__controller|Selector5~0_combout )))), !GLOBAL(\clk~combout ), VCC, , \__controller|Mux1_alu_B[0]~5_combout , VCC, , , \__controller|StateID [5])

	.clk(!\clk~combout ),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|StateID [1]),
	.datac(vcc),
	.datad(\__controller|Selector5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\__controller|StateID [5]),
	.ena(\__controller|Mux1_alu_B[0]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|Mux1_alu_B [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux1_alu_B[2] .lut_mask = "8800";
defparam \__controller|Mux1_alu_B[2] .operation_mode = "normal";
defparam \__controller|Mux1_alu_B[2] .output_mode = "reg_only";
defparam \__controller|Mux1_alu_B[2] .register_cascade_mode = "off";
defparam \__controller|Mux1_alu_B[2] .sum_lutc_input = "datac";
defparam \__controller|Mux1_alu_B[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxv_lcell \__controller|Mux1_alu_B[1] (
// Equation(s):
// \__controller|Mux1_alu_B [1] = DFFEAS((\__controller|StateID [1] $ (((\__controller|StateID [3] & \__controller|StateID [4])))) # (!\__controller|StateID [2]), !GLOBAL(\clk~combout ), VCC, , \__controller|Mux1_alu_B[0]~5_combout , , , 
// \__controller|StateID [5], )

	.clk(!\clk~combout ),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|StateID [2]),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|StateID [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\__controller|StateID [5]),
	.sload(gnd),
	.ena(\__controller|Mux1_alu_B[0]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|Mux1_alu_B [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux1_alu_B[1] .lut_mask = "7fb3";
defparam \__controller|Mux1_alu_B[1] .operation_mode = "normal";
defparam \__controller|Mux1_alu_B[1] .output_mode = "reg_only";
defparam \__controller|Mux1_alu_B[1] .register_cascade_mode = "off";
defparam \__controller|Mux1_alu_B[1] .sum_lutc_input = "datac";
defparam \__controller|Mux1_alu_B[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxv_lcell \__datapath|__Mux1_alu_B|Mux12~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux12~0_combout  = (((!\__controller|Mux1_alu_B [2] & \__controller|Mux1_alu_B [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|Mux1_alu_B [2]),
	.datad(\__controller|Mux1_alu_B [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux12~0 .lut_mask = "0f00";
defparam \__datapath|__Mux1_alu_B|Mux12~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux12~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux12~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux12~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N3
maxv_lcell \__controller|Selector9~0 (
// Equation(s):
// \__controller|Selector9~0_combout  = (\__controller|StateID [4] & (((!\__controller|StateID [2])) # (!\__controller|StateID [3]))) # (!\__controller|StateID [4] & (((\__controller|StateID [2]))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|StateID [4]),
	.datac(vcc),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector9~0 .lut_mask = "77cc";
defparam \__controller|Selector9~0 .operation_mode = "normal";
defparam \__controller|Selector9~0 .output_mode = "comb_only";
defparam \__controller|Selector9~0 .register_cascade_mode = "off";
defparam \__controller|Selector9~0 .sum_lutc_input = "datac";
defparam \__controller|Selector9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N5
maxv_lcell \__controller|Selector9~1 (
// Equation(s):
// \__controller|Selector9~1_combout  = (\__controller|StateID [3] & ((\__controller|StateID [4]) # ((\__controller|StateID [2]))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|StateID [4]),
	.datac(vcc),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector9~1 .lut_mask = "aa88";
defparam \__controller|Selector9~1 .operation_mode = "normal";
defparam \__controller|Selector9~1 .output_mode = "comb_only";
defparam \__controller|Selector9~1 .register_cascade_mode = "off";
defparam \__controller|Selector9~1 .sum_lutc_input = "datac";
defparam \__controller|Selector9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N6
maxv_lcell \__controller|Mux2_alu_A[1] (
// Equation(s):
// \__controller|Mux2_alu_A [1] = DFFEAS((\__controller|StateID [1] & (((\__controller|Selector9~1_combout )))) # (!\__controller|StateID [1] & (\__controller|Selector9~0_combout )), !GLOBAL(\clk~combout ), VCC, , \__controller|Mux1_alu_B[0]~5_combout , VCC, 
// , , \__controller|StateID [5])

	.clk(!\clk~combout ),
	.dataa(\__controller|Selector9~0_combout ),
	.datab(\__controller|StateID [1]),
	.datac(vcc),
	.datad(\__controller|Selector9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\__controller|StateID [5]),
	.ena(\__controller|Mux1_alu_B[0]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|Mux2_alu_A [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux2_alu_A[1] .lut_mask = "ee22";
defparam \__controller|Mux2_alu_A[1] .operation_mode = "normal";
defparam \__controller|Mux2_alu_A[1] .output_mode = "reg_only";
defparam \__controller|Mux2_alu_A[1] .register_cascade_mode = "off";
defparam \__controller|Mux2_alu_A[1] .sum_lutc_input = "datac";
defparam \__controller|Mux2_alu_A[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y10_N6
maxv_lcell \__controller|Selector20~7 (
// Equation(s):
// \__controller|Selector20~7_combout  = (\__controller|Mux6_RF_dataIn~regout  & ((\__controller|StateID [2] $ (\__controller|StateID [3])) # (!\__controller|StateID [1]))) # (!\__controller|Mux6_RF_dataIn~regout  & ((\__controller|StateID [2] & 
// (!\__controller|StateID [1])) # (!\__controller|StateID [2] & ((\__controller|StateID [3])))))

	.clk(gnd),
	.dataa(\__controller|Mux6_RF_dataIn~regout ),
	.datab(\__controller|StateID [1]),
	.datac(\__controller|StateID [2]),
	.datad(\__controller|StateID [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector20~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector20~7 .lut_mask = "3fb2";
defparam \__controller|Selector20~7 .operation_mode = "normal";
defparam \__controller|Selector20~7 .output_mode = "comb_only";
defparam \__controller|Selector20~7 .register_cascade_mode = "off";
defparam \__controller|Selector20~7 .sum_lutc_input = "datac";
defparam \__controller|Selector20~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N0
maxv_lcell \__controller|Selector20~8 (
// Equation(s):
// \__controller|Selector20~8_combout  = (\__controller|StateID [0] & (((\__controller|Selector20~7_combout )))) # (!\__controller|StateID [0] & (\__controller|Mux6_RF_dataIn~regout  & ((\__controller|Selector20~7_combout ) # (!\__controller|StateID [2]))))

	.clk(gnd),
	.dataa(\__controller|StateID [2]),
	.datab(\__controller|StateID [0]),
	.datac(\__controller|Mux6_RF_dataIn~regout ),
	.datad(\__controller|Selector20~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector20~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector20~8 .lut_mask = "fc10";
defparam \__controller|Selector20~8 .operation_mode = "normal";
defparam \__controller|Selector20~8 .output_mode = "comb_only";
defparam \__controller|Selector20~8 .register_cascade_mode = "off";
defparam \__controller|Selector20~8 .sum_lutc_input = "datac";
defparam \__controller|Selector20~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N2
maxv_lcell \__controller|Selector20~4 (
// Equation(s):
// \__controller|Selector20~4_combout  = (\__controller|StateID [0] & (!\__controller|StateID [1] & ((!\__controller|StateID [3]) # (!\__controller|StateID [2])))) # (!\__controller|StateID [0] & ((\__controller|StateID [3]) # (\__controller|StateID [2] $ 
// (\__controller|StateID [1]))))

	.clk(gnd),
	.dataa(\__controller|StateID [2]),
	.datab(\__controller|StateID [0]),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|StateID [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector20~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector20~4 .lut_mask = "371e";
defparam \__controller|Selector20~4 .operation_mode = "normal";
defparam \__controller|Selector20~4 .output_mode = "comb_only";
defparam \__controller|Selector20~4 .register_cascade_mode = "off";
defparam \__controller|Selector20~4 .sum_lutc_input = "datac";
defparam \__controller|Selector20~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N4
maxv_lcell \__controller|Selector20~5 (
// Equation(s):
// \__controller|Selector20~5_combout  = ((\__controller|StateID [4] & (\__controller|Selector20~8_combout )) # (!\__controller|StateID [4] & ((\__controller|Selector20~4_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|Selector20~8_combout ),
	.datac(\__controller|Selector20~4_combout ),
	.datad(\__controller|StateID [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector20~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector20~5 .lut_mask = "ccf0";
defparam \__controller|Selector20~5 .operation_mode = "normal";
defparam \__controller|Selector20~5 .output_mode = "comb_only";
defparam \__controller|Selector20~5 .register_cascade_mode = "off";
defparam \__controller|Selector20~5 .sum_lutc_input = "datac";
defparam \__controller|Selector20~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N5
maxv_lcell \__controller|Mux6_RF_dataIn (
// Equation(s):
// \__controller|Mux6_RF_dataIn~regout  = DFFEAS((\__controller|StateID [5] & (((B1_Mux6_RF_dataIn)))) # (!\__controller|StateID [5] & ((\__controller|Selector20~5_combout ) # ((!\__controller|StateID [4] & B1_Mux6_RF_dataIn)))), !GLOBAL(\clk~combout ), VCC, 
// , , VCC, , , !\proc_rst~combout )

	.clk(!\clk~combout ),
	.dataa(\__controller|StateID [4]),
	.datab(\__controller|StateID [5]),
	.datac(vcc),
	.datad(\__controller|Selector20~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\proc_rst~combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|Mux6_RF_dataIn~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux6_RF_dataIn .lut_mask = "f3d0";
defparam \__controller|Mux6_RF_dataIn .operation_mode = "normal";
defparam \__controller|Mux6_RF_dataIn .output_mode = "reg_only";
defparam \__controller|Mux6_RF_dataIn .register_cascade_mode = "off";
defparam \__controller|Mux6_RF_dataIn .sum_lutc_input = "qfbk";
defparam \__controller|Mux6_RF_dataIn .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N5
maxv_lcell \__controller|Mux4_RF_wadd~0 (
// Equation(s):
// \__controller|Mux4_RF_wadd~0_combout  = (\__controller|StateID [0]) # ((\__controller|StateID [1]) # ((\__controller|StateID [3])))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|StateID [1]),
	.datac(\__controller|StateID [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux4_RF_wadd~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux4_RF_wadd~0 .lut_mask = "fefe";
defparam \__controller|Mux4_RF_wadd~0 .operation_mode = "normal";
defparam \__controller|Mux4_RF_wadd~0 .output_mode = "comb_only";
defparam \__controller|Mux4_RF_wadd~0 .register_cascade_mode = "off";
defparam \__controller|Mux4_RF_wadd~0 .sum_lutc_input = "datac";
defparam \__controller|Mux4_RF_wadd~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N1
maxv_lcell \__controller|Mux4_RF_wadd~1 (
// Equation(s):
// \__controller|Mux4_RF_wadd~1_combout  = (\__controller|StateID [3] & (((\__controller|StateID [1]) # (\__controller|StateID [2])) # (!\__controller|StateID [0])))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|StateID [1]),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux4_RF_wadd~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux4_RF_wadd~1 .lut_mask = "f0d0";
defparam \__controller|Mux4_RF_wadd~1 .operation_mode = "normal";
defparam \__controller|Mux4_RF_wadd~1 .output_mode = "comb_only";
defparam \__controller|Mux4_RF_wadd~1 .register_cascade_mode = "off";
defparam \__controller|Mux4_RF_wadd~1 .sum_lutc_input = "datac";
defparam \__controller|Mux4_RF_wadd~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N4
maxv_lcell \__controller|Mux4_RF_wadd[0]~3 (
// Equation(s):
// \__controller|Mux4_RF_wadd[0]~3_combout  = (\__controller|StateID [0] & ((\__controller|StateID [1]) # ((\__controller|StateID [3] & \__controller|StateID [2])))) # (!\__controller|StateID [0] & (!\__controller|StateID [1] & (!\__controller|StateID [3] & 
// !\__controller|StateID [2])))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|StateID [1]),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux4_RF_wadd[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux4_RF_wadd[0]~3 .lut_mask = "a889";
defparam \__controller|Mux4_RF_wadd[0]~3 .operation_mode = "normal";
defparam \__controller|Mux4_RF_wadd[0]~3 .output_mode = "comb_only";
defparam \__controller|Mux4_RF_wadd[0]~3 .register_cascade_mode = "off";
defparam \__controller|Mux4_RF_wadd[0]~3 .sum_lutc_input = "datac";
defparam \__controller|Mux4_RF_wadd[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N9
maxv_lcell \__controller|Mux4_RF_wadd[0]~2 (
// Equation(s):
// \__controller|Mux4_RF_wadd[0]~2_combout  = (\__controller|StateID [0] & (!\__controller|StateID [3] & (\__controller|StateID [1] $ (!\__controller|StateID [2])))) # (!\__controller|StateID [0] & (((!\__controller|StateID [2]) # (!\__controller|StateID 
// [3])) # (!\__controller|StateID [1])))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|StateID [1]),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux4_RF_wadd[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux4_RF_wadd[0]~2 .lut_mask = "1d57";
defparam \__controller|Mux4_RF_wadd[0]~2 .operation_mode = "normal";
defparam \__controller|Mux4_RF_wadd[0]~2 .output_mode = "comb_only";
defparam \__controller|Mux4_RF_wadd[0]~2 .register_cascade_mode = "off";
defparam \__controller|Mux4_RF_wadd[0]~2 .sum_lutc_input = "datac";
defparam \__controller|Mux4_RF_wadd[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N2
maxv_lcell \__controller|Mux4_RF_wadd[0]~4 (
// Equation(s):
// \__controller|Mux4_RF_wadd[0]~4_combout  = (\__controller|StateID [5]) # ((\__controller|StateID [4] & ((\__controller|Mux4_RF_wadd[0]~2_combout ))) # (!\__controller|StateID [4] & (\__controller|Mux4_RF_wadd[0]~3_combout )))

	.clk(gnd),
	.dataa(\__controller|Mux4_RF_wadd[0]~3_combout ),
	.datab(\__controller|StateID [5]),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|Mux4_RF_wadd[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux4_RF_wadd[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux4_RF_wadd[0]~4 .lut_mask = "fece";
defparam \__controller|Mux4_RF_wadd[0]~4 .operation_mode = "normal";
defparam \__controller|Mux4_RF_wadd[0]~4 .output_mode = "comb_only";
defparam \__controller|Mux4_RF_wadd[0]~4 .register_cascade_mode = "off";
defparam \__controller|Mux4_RF_wadd[0]~4 .sum_lutc_input = "datac";
defparam \__controller|Mux4_RF_wadd[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N3
maxv_lcell \__controller|Mux4_RF_wadd[0]~5 (
// Equation(s):
// \__controller|Mux4_RF_wadd[0]~5_combout  = (((!\__controller|Mux4_RF_wadd[0]~4_combout )) # (!\proc_rst~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\proc_rst~combout ),
	.datac(vcc),
	.datad(\__controller|Mux4_RF_wadd[0]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux4_RF_wadd[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux4_RF_wadd[0]~5 .lut_mask = "33ff";
defparam \__controller|Mux4_RF_wadd[0]~5 .operation_mode = "normal";
defparam \__controller|Mux4_RF_wadd[0]~5 .output_mode = "comb_only";
defparam \__controller|Mux4_RF_wadd[0]~5 .register_cascade_mode = "off";
defparam \__controller|Mux4_RF_wadd[0]~5 .sum_lutc_input = "datac";
defparam \__controller|Mux4_RF_wadd[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N7
maxv_lcell \__controller|Mux4_RF_wadd[1] (
// Equation(s):
// \__controller|Mux4_RF_wadd [1] = DFFEAS((\__controller|StateID [4] & (((\__controller|Mux4_RF_wadd~1_combout )))) # (!\__controller|StateID [4] & (!\__controller|Mux4_RF_wadd~0_combout )), !GLOBAL(\clk~combout ), VCC, , 
// \__controller|Mux4_RF_wadd[0]~5_combout , VCC, , , !\proc_rst~combout )

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux4_RF_wadd~0_combout ),
	.datab(\__controller|StateID [4]),
	.datac(vcc),
	.datad(\__controller|Mux4_RF_wadd~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\proc_rst~combout ),
	.ena(\__controller|Mux4_RF_wadd[0]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|Mux4_RF_wadd [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux4_RF_wadd[1] .lut_mask = "dd11";
defparam \__controller|Mux4_RF_wadd[1] .operation_mode = "normal";
defparam \__controller|Mux4_RF_wadd[1] .output_mode = "reg_only";
defparam \__controller|Mux4_RF_wadd[1] .register_cascade_mode = "off";
defparam \__controller|Mux4_RF_wadd[1] .sum_lutc_input = "datac";
defparam \__controller|Mux4_RF_wadd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxv_lcell \__controller|Selector17~0 (
// Equation(s):
// \__controller|Selector17~0_combout  = (\__controller|Mux4_RF_wadd [2] & (\__controller|StateID [2] $ ((!\__controller|StateID [3])))) # (!\__controller|Mux4_RF_wadd [2] & (\__controller|StateID [2] & (\__controller|StateID [3] & !\__controller|StateID 
// [5])))

	.clk(gnd),
	.dataa(\__controller|Mux4_RF_wadd [2]),
	.datab(\__controller|StateID [2]),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|StateID [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector17~0 .lut_mask = "82c2";
defparam \__controller|Selector17~0 .operation_mode = "normal";
defparam \__controller|Selector17~0 .output_mode = "comb_only";
defparam \__controller|Selector17~0 .register_cascade_mode = "off";
defparam \__controller|Selector17~0 .sum_lutc_input = "datac";
defparam \__controller|Selector17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxv_lcell \__controller|Selector17~1 (
// Equation(s):
// \__controller|Selector17~1_combout  = (!\__controller|StateID [4] & (!\__controller|StateID [1] & (!\__controller|StateID [0] & \__controller|Selector17~0_combout )))

	.clk(gnd),
	.dataa(\__controller|StateID [4]),
	.datab(\__controller|StateID [1]),
	.datac(\__controller|StateID [0]),
	.datad(\__controller|Selector17~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector17~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector17~1 .lut_mask = "0100";
defparam \__controller|Selector17~1 .operation_mode = "normal";
defparam \__controller|Selector17~1 .output_mode = "comb_only";
defparam \__controller|Selector17~1 .register_cascade_mode = "off";
defparam \__controller|Selector17~1 .sum_lutc_input = "datac";
defparam \__controller|Selector17~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxv_lcell \__controller|Selector17~3 (
// Equation(s):
// \__controller|Selector17~3_combout  = (\__controller|StateID [0] & ((\__controller|StateID [3]) # (\__controller|StateID [1] $ (\__controller|StateID [2])))) # (!\__controller|StateID [0] & (\__controller|StateID [3] & (\__controller|StateID [1] & 
// \__controller|StateID [2])))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|StateID [3]),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector17~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector17~3 .lut_mask = "caa8";
defparam \__controller|Selector17~3 .operation_mode = "normal";
defparam \__controller|Selector17~3 .output_mode = "comb_only";
defparam \__controller|Selector17~3 .register_cascade_mode = "off";
defparam \__controller|Selector17~3 .sum_lutc_input = "datac";
defparam \__controller|Selector17~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxv_lcell \__controller|Selector17~4 (
// Equation(s):
// \__controller|Selector17~4_combout  = ((\__controller|StateID [5]) # ((\__controller|StateID [4] & !\__controller|Selector17~3_combout )))

	.clk(gnd),
	.dataa(\__controller|StateID [4]),
	.datab(vcc),
	.datac(\__controller|Selector17~3_combout ),
	.datad(\__controller|StateID [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector17~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector17~4 .lut_mask = "ff0a";
defparam \__controller|Selector17~4 .operation_mode = "normal";
defparam \__controller|Selector17~4 .output_mode = "comb_only";
defparam \__controller|Selector17~4 .register_cascade_mode = "off";
defparam \__controller|Selector17~4 .sum_lutc_input = "datac";
defparam \__controller|Selector17~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxv_lcell \__controller|Selector17~2 (
// Equation(s):
// \__controller|Selector17~2_combout  = (\__controller|Mux3_RF_wen[0]~0_combout  & ((\__controller|StateID [1]) # ((\__controller|StateID [2] & \__controller|StateID [3]))))

	.clk(gnd),
	.dataa(\__controller|Mux3_RF_wen[0]~0_combout ),
	.datab(\__controller|StateID [2]),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|StateID [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector17~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector17~2 .lut_mask = "aa80";
defparam \__controller|Selector17~2 .operation_mode = "normal";
defparam \__controller|Selector17~2 .output_mode = "comb_only";
defparam \__controller|Selector17~2 .register_cascade_mode = "off";
defparam \__controller|Selector17~2 .sum_lutc_input = "datac";
defparam \__controller|Selector17~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxv_lcell \__controller|Mux4_RF_wadd[2] (
// Equation(s):
// \__controller|Mux4_RF_wadd [2] = DFFEAS((\__controller|Selector17~1_combout ) # ((B1_Mux4_RF_wadd[2] & ((\__controller|Selector17~4_combout ) # (\__controller|Selector17~2_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , !\proc_rst~combout , )

	.clk(!\clk~combout ),
	.dataa(\__controller|Selector17~1_combout ),
	.datab(\__controller|Selector17~4_combout ),
	.datac(vcc),
	.datad(\__controller|Selector17~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\proc_rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|Mux4_RF_wadd [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux4_RF_wadd[2] .lut_mask = "faea";
defparam \__controller|Mux4_RF_wadd[2] .operation_mode = "normal";
defparam \__controller|Mux4_RF_wadd[2] .output_mode = "reg_only";
defparam \__controller|Mux4_RF_wadd[2] .register_cascade_mode = "off";
defparam \__controller|Mux4_RF_wadd[2] .sum_lutc_input = "qfbk";
defparam \__controller|Mux4_RF_wadd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N1
maxv_lcell \__datapath|__Mux4_RF_wadd|Mux1~0 (
// Equation(s):
// \__datapath|__Mux4_RF_wadd|Mux1~0_combout  = (((\__controller|Mux4_RF_wadd [1]) # (\__controller|Mux4_RF_wadd [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|Mux4_RF_wadd [1]),
	.datad(\__controller|Mux4_RF_wadd [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux4_RF_wadd|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux4_RF_wadd|Mux1~0 .lut_mask = "fff0";
defparam \__datapath|__Mux4_RF_wadd|Mux1~0 .operation_mode = "normal";
defparam \__datapath|__Mux4_RF_wadd|Mux1~0 .output_mode = "comb_only";
defparam \__datapath|__Mux4_RF_wadd|Mux1~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux4_RF_wadd|Mux1~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux4_RF_wadd|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N6
maxv_lcell \__controller|Mux4_RF_wadd~6 (
// Equation(s):
// \__controller|Mux4_RF_wadd~6_combout  = (\__controller|StateID [0]) # (((!\__controller|StateID [2]) # (!\__controller|StateID [3])))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(vcc),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux4_RF_wadd~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux4_RF_wadd~6 .lut_mask = "afff";
defparam \__controller|Mux4_RF_wadd~6 .operation_mode = "normal";
defparam \__controller|Mux4_RF_wadd~6 .output_mode = "comb_only";
defparam \__controller|Mux4_RF_wadd~6 .register_cascade_mode = "off";
defparam \__controller|Mux4_RF_wadd~6 .sum_lutc_input = "datac";
defparam \__controller|Mux4_RF_wadd~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N8
maxv_lcell \__controller|Mux4_RF_wadd~7 (
// Equation(s):
// \__controller|Mux4_RF_wadd~7_combout  = (\__controller|StateID [0] & (\__controller|StateID [3] & (\__controller|StateID [1] $ (\__controller|StateID [2]))))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|StateID [1]),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux4_RF_wadd~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux4_RF_wadd~7 .lut_mask = "2080";
defparam \__controller|Mux4_RF_wadd~7 .operation_mode = "normal";
defparam \__controller|Mux4_RF_wadd~7 .output_mode = "comb_only";
defparam \__controller|Mux4_RF_wadd~7 .register_cascade_mode = "off";
defparam \__controller|Mux4_RF_wadd~7 .sum_lutc_input = "datac";
defparam \__controller|Mux4_RF_wadd~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N0
maxv_lcell \__controller|Mux4_RF_wadd[0] (
// Equation(s):
// \__controller|Mux4_RF_wadd [0] = DFFEAS((\__controller|StateID [4] & (((\__controller|Mux4_RF_wadd~7_combout )))) # (!\__controller|StateID [4] & (\__controller|Mux4_RF_wadd~6_combout )), !GLOBAL(\clk~combout ), VCC, , 
// \__controller|Mux4_RF_wadd[0]~5_combout , VCC, , , !\proc_rst~combout )

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux4_RF_wadd~6_combout ),
	.datab(\__controller|StateID [4]),
	.datac(vcc),
	.datad(\__controller|Mux4_RF_wadd~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\proc_rst~combout ),
	.ena(\__controller|Mux4_RF_wadd[0]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|Mux4_RF_wadd [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux4_RF_wadd[0] .lut_mask = "ee22";
defparam \__controller|Mux4_RF_wadd[0] .operation_mode = "normal";
defparam \__controller|Mux4_RF_wadd[0] .output_mode = "reg_only";
defparam \__controller|Mux4_RF_wadd[0] .register_cascade_mode = "off";
defparam \__controller|Mux4_RF_wadd[0] .sum_lutc_input = "datac";
defparam \__controller|Mux4_RF_wadd[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxv_lcell \__datapath|__Mux4_RF_wadd|Mux1~2 (
// Equation(s):
// \__datapath|__Mux4_RF_wadd|Mux1~2_combout  = ((\__controller|Mux4_RF_wadd [2]) # ((\__controller|Mux4_RF_wadd [1] & !\__controller|Mux4_RF_wadd [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|Mux4_RF_wadd [1]),
	.datac(\__controller|Mux4_RF_wadd [2]),
	.datad(\__controller|Mux4_RF_wadd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux4_RF_wadd|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux4_RF_wadd|Mux1~2 .lut_mask = "f0fc";
defparam \__datapath|__Mux4_RF_wadd|Mux1~2 .operation_mode = "normal";
defparam \__datapath|__Mux4_RF_wadd|Mux1~2 .output_mode = "comb_only";
defparam \__datapath|__Mux4_RF_wadd|Mux1~2 .register_cascade_mode = "off";
defparam \__datapath|__Mux4_RF_wadd|Mux1~2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux4_RF_wadd|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxv_lcell \__controller|wAtmp~2 (
// Equation(s):
// \__controller|wAtmp~2_combout  = (\proc_rst~combout  & (!\__controller|StateID [3] & (!\__controller|StateID [4])))

	.clk(gnd),
	.dataa(\proc_rst~combout ),
	.datab(\__controller|StateID [3]),
	.datac(\__controller|StateID [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|wAtmp~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|wAtmp~2 .lut_mask = "0202";
defparam \__controller|wAtmp~2 .operation_mode = "normal";
defparam \__controller|wAtmp~2 .output_mode = "comb_only";
defparam \__controller|wAtmp~2 .register_cascade_mode = "off";
defparam \__controller|wAtmp~2 .sum_lutc_input = "datac";
defparam \__controller|wAtmp~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxv_lcell \__controller|counter[0]~0 (
// Equation(s):
// \__controller|counter[0]~0_combout  = (!\__controller|StateID [1] & ((\__controller|StateID [0] & ((\__controller|StateID [5]))) # (!\__controller|StateID [0] & (!\__controller|StateID [2] & !\__controller|StateID [5]))))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|StateID [2]),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|StateID [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|counter[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|counter[0]~0 .lut_mask = "0a01";
defparam \__controller|counter[0]~0 .operation_mode = "normal";
defparam \__controller|counter[0]~0 .output_mode = "comb_only";
defparam \__controller|counter[0]~0 .register_cascade_mode = "off";
defparam \__controller|counter[0]~0 .sum_lutc_input = "datac";
defparam \__controller|counter[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxv_lcell \__controller|counter[0] (
// Equation(s):
// \__controller|counter [0] = DFFEAS((\__controller|counter [0] & (((!\__controller|counter[0]~0_combout ) # (!\__controller|wAtmp~2_combout )))) # (!\__controller|counter [0] & (\__controller|StateID [5] & (\__controller|wAtmp~2_combout  & 
// \__controller|counter[0]~0_combout ))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|counter [0]),
	.datab(\__controller|StateID [5]),
	.datac(\__controller|wAtmp~2_combout ),
	.datad(\__controller|counter[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|counter[0] .lut_mask = "4aaa";
defparam \__controller|counter[0] .operation_mode = "normal";
defparam \__controller|counter[0] .output_mode = "reg_only";
defparam \__controller|counter[0] .register_cascade_mode = "off";
defparam \__controller|counter[0] .sum_lutc_input = "datac";
defparam \__controller|counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxv_lcell \__datapath|__Mux4_RF_wadd|Mux1~3 (
// Equation(s):
// \__datapath|__Mux4_RF_wadd|Mux1~3_combout  = ((\__controller|Mux4_RF_wadd [2]) # ((!\__controller|Mux4_RF_wadd [1] & \__controller|Mux4_RF_wadd [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|Mux4_RF_wadd [1]),
	.datac(\__controller|Mux4_RF_wadd [2]),
	.datad(\__controller|Mux4_RF_wadd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux4_RF_wadd|Mux1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux4_RF_wadd|Mux1~3 .lut_mask = "f3f0";
defparam \__datapath|__Mux4_RF_wadd|Mux1~3 .operation_mode = "normal";
defparam \__datapath|__Mux4_RF_wadd|Mux1~3 .output_mode = "comb_only";
defparam \__datapath|__Mux4_RF_wadd|Mux1~3 .register_cascade_mode = "off";
defparam \__datapath|__Mux4_RF_wadd|Mux1~3 .sum_lutc_input = "datac";
defparam \__datapath|__Mux4_RF_wadd|Mux1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxv_lcell \__controller|Mux5_RF_read2[0]~6 (
// Equation(s):
// \__controller|Mux5_RF_read2[0]~6_combout  = (\__controller|StateID [4] & ((\__controller|StateID [2] & (\__controller|StateID [1])) # (!\__controller|StateID [2] & ((\__controller|StateID [0]))))) # (!\__controller|StateID [4] & ((\__controller|StateID 
// [1] & ((!\__controller|StateID [0]))) # (!\__controller|StateID [1] & (\__controller|StateID [2]))))

	.clk(gnd),
	.dataa(\__controller|StateID [1]),
	.datab(\__controller|StateID [2]),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|StateID [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux5_RF_read2[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux5_RF_read2[0]~6 .lut_mask = "b48e";
defparam \__controller|Mux5_RF_read2[0]~6 .operation_mode = "normal";
defparam \__controller|Mux5_RF_read2[0]~6 .output_mode = "comb_only";
defparam \__controller|Mux5_RF_read2[0]~6 .register_cascade_mode = "off";
defparam \__controller|Mux5_RF_read2[0]~6 .sum_lutc_input = "datac";
defparam \__controller|Mux5_RF_read2[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxv_lcell \__controller|Mux5_RF_read2[0]~7 (
// Equation(s):
// \__controller|Mux5_RF_read2[0]~7_combout  = (\__controller|Mux5_RF_read2[0]~6_combout ) # (\__controller|StateID [3] $ (((\__controller|StateID [2]) # (!\__controller|StateID [0]))))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|StateID [3]),
	.datac(\__controller|StateID [2]),
	.datad(\__controller|Mux5_RF_read2[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux5_RF_read2[0]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux5_RF_read2[0]~7 .lut_mask = "ff39";
defparam \__controller|Mux5_RF_read2[0]~7 .operation_mode = "normal";
defparam \__controller|Mux5_RF_read2[0]~7 .output_mode = "comb_only";
defparam \__controller|Mux5_RF_read2[0]~7 .register_cascade_mode = "off";
defparam \__controller|Mux5_RF_read2[0]~7 .sum_lutc_input = "datac";
defparam \__controller|Mux5_RF_read2[0]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxv_lcell \__controller|Mux5_RF_read2[0] (
// Equation(s):
// \__controller|Mux5_RF_read2 [0] = DFFEAS((\__controller|Mux1_alu_B[0]~0_combout  & ((\__controller|StateID [5]) # ((\__controller|Mux5_RF_read2[0]~7_combout  & \__controller|Mux5_RF_read2 [0])))) # (!\__controller|Mux1_alu_B[0]~0_combout  & 
// (((\__controller|Mux5_RF_read2 [0])))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux1_alu_B[0]~0_combout ),
	.datab(\__controller|StateID [5]),
	.datac(\__controller|Mux5_RF_read2[0]~7_combout ),
	.datad(\__controller|Mux5_RF_read2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|Mux5_RF_read2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux5_RF_read2[0] .lut_mask = "fd88";
defparam \__controller|Mux5_RF_read2[0] .operation_mode = "normal";
defparam \__controller|Mux5_RF_read2[0] .output_mode = "reg_only";
defparam \__controller|Mux5_RF_read2[0] .register_cascade_mode = "off";
defparam \__controller|Mux5_RF_read2[0] .sum_lutc_input = "datac";
defparam \__controller|Mux5_RF_read2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N1
maxv_lcell \__controller|Selector16~0 (
// Equation(s):
// \__controller|Selector16~0_combout  = ((!\__controller|StateID [2] & ((!\__controller|StateID [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|StateID [2]),
	.datac(vcc),
	.datad(\__controller|StateID [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector16~0 .lut_mask = "0033";
defparam \__controller|Selector16~0 .operation_mode = "normal";
defparam \__controller|Selector16~0 .output_mode = "comb_only";
defparam \__controller|Selector16~0 .register_cascade_mode = "off";
defparam \__controller|Selector16~0 .sum_lutc_input = "datac";
defparam \__controller|Selector16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N8
maxv_lcell \__controller|Selector8~0 (
// Equation(s):
// \__controller|Selector8~0_combout  = \__controller|StateID [4] $ (((\__controller|StateID [3] & ((!\__controller|StateID [2])))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|StateID [4]),
	.datac(vcc),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector8~0 .lut_mask = "cc66";
defparam \__controller|Selector8~0 .operation_mode = "normal";
defparam \__controller|Selector8~0 .output_mode = "comb_only";
defparam \__controller|Selector8~0 .register_cascade_mode = "off";
defparam \__controller|Selector8~0 .sum_lutc_input = "datac";
defparam \__controller|Selector8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N9
maxv_lcell \__controller|Mux2_alu_A[2] (
// Equation(s):
// \__controller|Mux2_alu_A [2] = DFFEAS((\__controller|StateID [1] & (((\__controller|Selector8~0_combout )))) # (!\__controller|StateID [1] & (\__controller|Selector16~0_combout )), !GLOBAL(\clk~combout ), VCC, , \__controller|Mux1_alu_B[0]~5_combout , 
// VCC, , , \__controller|StateID [5])

	.clk(!\clk~combout ),
	.dataa(\__controller|StateID [1]),
	.datab(\__controller|Selector16~0_combout ),
	.datac(vcc),
	.datad(\__controller|Selector8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\__controller|StateID [5]),
	.ena(\__controller|Mux1_alu_B[0]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|Mux2_alu_A [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux2_alu_A[2] .lut_mask = "ee44";
defparam \__controller|Mux2_alu_A[2] .operation_mode = "normal";
defparam \__controller|Mux2_alu_A[2] .output_mode = "reg_only";
defparam \__controller|Mux2_alu_A[2] .register_cascade_mode = "off";
defparam \__controller|Mux2_alu_A[2] .sum_lutc_input = "datac";
defparam \__controller|Mux2_alu_A[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxv_lcell \__datapath|__Mux2_alu_A|Mux9~0 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux9~0_combout  = (((!\__controller|Mux2_alu_A [0] & \__controller|Mux2_alu_A [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|Mux2_alu_A [0]),
	.datad(\__controller|Mux2_alu_A [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux9~0 .lut_mask = "0f00";
defparam \__datapath|__Mux2_alu_A|Mux9~0 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux9~0 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux9~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux9~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N6
maxv_lcell \__datapath|__Mux2_alu_A|Mux14~0 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux14~0_combout  = (((\__controller|Mux2_alu_A [0] & !\__controller|Mux2_alu_A [1])) # (!\__controller|Mux2_alu_A [2]))

	.clk(gnd),
	.dataa(\__controller|Mux2_alu_A [0]),
	.datab(vcc),
	.datac(\__controller|Mux2_alu_A [2]),
	.datad(\__controller|Mux2_alu_A [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux14~0 .lut_mask = "0faf";
defparam \__datapath|__Mux2_alu_A|Mux14~0 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux14~0 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux14~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux14~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxv_lcell \__datapath|__Mux2_alu_A|Mux14~1 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux14~1_combout  = ((\__controller|Mux2_alu_A [2] & ((\__controller|Mux2_alu_A [1]) # (\__controller|Mux2_alu_A [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|Mux2_alu_A [1]),
	.datac(\__controller|Mux2_alu_A [0]),
	.datad(\__controller|Mux2_alu_A [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux14~1 .lut_mask = "fc00";
defparam \__datapath|__Mux2_alu_A|Mux14~1 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux14~1 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux14~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux14~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N6
maxv_lcell \__controller|Selector23~0 (
// Equation(s):
// \__controller|Selector23~0_combout  = (((!\__controller|StateID [5] & !\__controller|StateID [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|StateID [5]),
	.datad(\__controller|StateID [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector23~0 .lut_mask = "000f";
defparam \__controller|Selector23~0 .operation_mode = "normal";
defparam \__controller|Selector23~0 .output_mode = "comb_only";
defparam \__controller|Selector23~0 .register_cascade_mode = "off";
defparam \__controller|Selector23~0 .sum_lutc_input = "datac";
defparam \__controller|Selector23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N1
maxv_lcell \__controller|Selector23~2 (
// Equation(s):
// \__controller|Selector23~2_combout  = (\__controller|StateID [1] & ((\__controller|StateID [3]) # ((\__controller|StateID [0]) # (\__controller|StateID [2])))) # (!\__controller|StateID [1] & (\__controller|StateID [2] & ((\__controller|StateID [3]) # 
// (\__controller|StateID [0]))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|StateID [0]),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector23~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector23~2 .lut_mask = "fee0";
defparam \__controller|Selector23~2 .operation_mode = "normal";
defparam \__controller|Selector23~2 .output_mode = "comb_only";
defparam \__controller|Selector23~2 .register_cascade_mode = "off";
defparam \__controller|Selector23~2 .sum_lutc_input = "datac";
defparam \__controller|Selector23~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N3
maxv_lcell \__controller|Selector23~1 (
// Equation(s):
// \__controller|Selector23~1_combout  = (!\__controller|StateID [2] & ((\__controller|StateID [3] & (\__controller|StateID [0] & !\__controller|StateID [1])) # (!\__controller|StateID [3] & (!\__controller|StateID [0] & \__controller|StateID [1]))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|StateID [0]),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector23~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector23~1 .lut_mask = "0018";
defparam \__controller|Selector23~1 .operation_mode = "normal";
defparam \__controller|Selector23~1 .output_mode = "comb_only";
defparam \__controller|Selector23~1 .register_cascade_mode = "off";
defparam \__controller|Selector23~1 .sum_lutc_input = "datac";
defparam \__controller|Selector23~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N2
maxv_lcell \__controller|wIR (
// Equation(s):
// \__controller|wIR~regout  = DFFEAS((\__controller|Selector23~0_combout  & ((\__controller|Selector23~2_combout  & (B1_wIR & !\__controller|Selector23~1_combout )) # (!\__controller|Selector23~2_combout  & ((\__controller|Selector23~1_combout ))))) # 
// (!\__controller|Selector23~0_combout  & (((B1_wIR)))), !GLOBAL(\clk~combout ), VCC, , , , , !\proc_rst~combout , )

	.clk(!\clk~combout ),
	.dataa(\__controller|Selector23~0_combout ),
	.datab(\__controller|Selector23~2_combout ),
	.datac(vcc),
	.datad(\__controller|Selector23~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\proc_rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|wIR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|wIR .lut_mask = "72d0";
defparam \__controller|wIR .operation_mode = "normal";
defparam \__controller|wIR .output_mode = "reg_only";
defparam \__controller|wIR .register_cascade_mode = "off";
defparam \__controller|wIR .sum_lutc_input = "qfbk";
defparam \__controller|wIR .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N5
maxv_lcell \__datapath|__IR|out[1] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux14~2  = (\__controller|Mux2_alu_A [0] & (((F9_out[1] & \__controller|Mux2_alu_A [1]))))
// \__datapath|__IR|out [1] = DFFEAS(\__datapath|__Mux2_alu_A|Mux14~2 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [1], , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux2_alu_A [0]),
	.datab(vcc),
	.datac(\__mem|out [1]),
	.datad(\__controller|Mux2_alu_A [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux14~2 ),
	.regout(\__datapath|__IR|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[1] .lut_mask = "a000";
defparam \__datapath|__IR|out[1] .operation_mode = "normal";
defparam \__datapath|__IR|out[1] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[1] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[1] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N1
maxv_lcell \__datapath|__Mux2_alu_A|Mux14~3 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux14~3_combout  = (\__datapath|__Mux2_alu_A|Mux14~0_combout  & ((\__datapath|__Mux2_alu_A|Mux14~1_combout  & ((\__datapath|__RF|__mux1|Mux14~4 ))) # (!\__datapath|__Mux2_alu_A|Mux14~1_combout  & (\__datapath|__Mux2_alu_A|Mux14~2 
// )))) # (!\__datapath|__Mux2_alu_A|Mux14~0_combout  & (!\__datapath|__Mux2_alu_A|Mux14~1_combout ))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux14~0_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux14~1_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux14~2 ),
	.datad(\__datapath|__RF|__mux1|Mux14~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux14~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux14~3 .lut_mask = "b931";
defparam \__datapath|__Mux2_alu_A|Mux14~3 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux14~3 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux14~3 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux14~3 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux14~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxv_lcell \__controller|wAtmp~3 (
// Equation(s):
// \__controller|wAtmp~3_combout  = (\proc_rst~combout  & (\__controller|StateID [1] & (\__controller|StateID [4] $ (!\__controller|StateID [3]))))

	.clk(gnd),
	.dataa(\proc_rst~combout ),
	.datab(\__controller|StateID [1]),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|StateID [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|wAtmp~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|wAtmp~3 .lut_mask = "8008";
defparam \__controller|wAtmp~3 .operation_mode = "normal";
defparam \__controller|wAtmp~3 .output_mode = "comb_only";
defparam \__controller|wAtmp~3 .register_cascade_mode = "off";
defparam \__controller|wAtmp~3 .sum_lutc_input = "datac";
defparam \__controller|wAtmp~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxv_lcell \__controller|wAtmp~4 (
// Equation(s):
// \__controller|wAtmp~4_combout  = (\__controller|wAtmp~3_combout  & ((\__controller|StateID [2] & (\__controller|StateID [4] & !\__controller|StateID [5])) # (!\__controller|StateID [2] & (!\__controller|StateID [4] & \__controller|StateID [5]))))

	.clk(gnd),
	.dataa(\__controller|StateID [2]),
	.datab(\__controller|wAtmp~3_combout ),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|StateID [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|wAtmp~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|wAtmp~4 .lut_mask = "0480";
defparam \__controller|wAtmp~4 .operation_mode = "normal";
defparam \__controller|wAtmp~4 .output_mode = "comb_only";
defparam \__controller|wAtmp~4 .register_cascade_mode = "off";
defparam \__controller|wAtmp~4 .sum_lutc_input = "datac";
defparam \__controller|wAtmp~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxv_lcell \__controller|wAtmp~6 (
// Equation(s):
// \__controller|wAtmp~6_combout  = (\__controller|wAtmp~2_combout  & (\__controller|StateID [5] & (!\__controller|StateID [2] & !\__controller|StateID [1])))

	.clk(gnd),
	.dataa(\__controller|wAtmp~2_combout ),
	.datab(\__controller|StateID [5]),
	.datac(\__controller|StateID [2]),
	.datad(\__controller|StateID [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|wAtmp~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|wAtmp~6 .lut_mask = "0008";
defparam \__controller|wAtmp~6 .operation_mode = "normal";
defparam \__controller|wAtmp~6 .output_mode = "comb_only";
defparam \__controller|wAtmp~6 .register_cascade_mode = "off";
defparam \__controller|wAtmp~6 .sum_lutc_input = "datac";
defparam \__controller|wAtmp~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxv_lcell \__controller|wAtmp (
// Equation(s):
// \__controller|wAtmp~regout  = DFFEAS((\__controller|StateID [0] & (\__controller|wAtmp~regout )) # (!\__controller|StateID [0] & ((\__controller|wAtmp~6_combout ) # ((\__controller|wAtmp~regout  & !\__controller|wAtmp~4_combout )))), !GLOBAL(\clk~combout 
// ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|wAtmp~regout ),
	.datab(\__controller|wAtmp~4_combout ),
	.datac(\__controller|StateID [0]),
	.datad(\__controller|wAtmp~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|wAtmp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|wAtmp .lut_mask = "afa2";
defparam \__controller|wAtmp .operation_mode = "normal";
defparam \__controller|wAtmp .output_mode = "reg_only";
defparam \__controller|wAtmp .register_cascade_mode = "off";
defparam \__controller|wAtmp .sum_lutc_input = "datac";
defparam \__controller|wAtmp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N2
maxv_lcell \__datapath|__tmpA|out[1] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux14~4  = (\__datapath|__Mux2_alu_A|Mux9~0_combout  & ((\__datapath|__Mux2_alu_A|Mux14~3_combout  & (\__datapath|__IR|out [1])) # (!\__datapath|__Mux2_alu_A|Mux14~3_combout  & ((F10_out[1]))))) # 
// (!\__datapath|__Mux2_alu_A|Mux9~0_combout  & (((\__datapath|__Mux2_alu_A|Mux14~3_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [1]),
	.datab(\__datapath|__Mux2_alu_A|Mux9~0_combout ),
	.datac(\__datapath|__RF|__mux1|Mux14~4 ),
	.datad(\__datapath|__Mux2_alu_A|Mux14~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux14~4 ),
	.regout(\__datapath|__tmpA|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[1] .lut_mask = "bbc0";
defparam \__datapath|__tmpA|out[1] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[1] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[1] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[1] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxv_lcell \__datapath|__Mux1_alu_B|Mux14~1 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux14~1_combout  = (((\__controller|Mux1_alu_B [0] & \__datapath|__IR|out [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|Mux1_alu_B [0]),
	.datad(\__datapath|__IR|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux14~1 .lut_mask = "f000";
defparam \__datapath|__Mux1_alu_B|Mux14~1 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux14~1 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux14~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux14~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxv_lcell \__controller|counter[0]~2 (
// Equation(s):
// \__controller|counter[0]~2_combout  = (!\__controller|StateID [4] & (\__controller|counter[0]~0_combout  & (\proc_rst~combout  & !\__controller|StateID [3])))

	.clk(gnd),
	.dataa(\__controller|StateID [4]),
	.datab(\__controller|counter[0]~0_combout ),
	.datac(\proc_rst~combout ),
	.datad(\__controller|StateID [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|counter[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|counter[0]~2 .lut_mask = "0040";
defparam \__controller|counter[0]~2 .operation_mode = "normal";
defparam \__controller|counter[0]~2 .output_mode = "comb_only";
defparam \__controller|counter[0]~2 .register_cascade_mode = "off";
defparam \__controller|counter[0]~2 .sum_lutc_input = "datac";
defparam \__controller|counter[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxv_lcell \__controller|counter[1] (
// Equation(s):
// \__controller|counter [1] = DFFEAS(\__controller|counter [1] $ ((((\__controller|counter [0])))), !GLOBAL(\clk~combout ), VCC, , \__controller|counter[0]~2_combout , , , !\__controller|StateID [5], )

	.clk(!\clk~combout ),
	.dataa(\__controller|counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\__controller|counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\__controller|StateID [5]),
	.sload(gnd),
	.ena(\__controller|counter[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|counter[1] .lut_mask = "55aa";
defparam \__controller|counter[1] .operation_mode = "normal";
defparam \__controller|counter[1] .output_mode = "reg_only";
defparam \__controller|counter[1] .register_cascade_mode = "off";
defparam \__controller|counter[1] .sum_lutc_input = "datac";
defparam \__controller|counter[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxv_lcell \__datapath|__Mux1_alu_B|Mux14~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux14~0_combout  = (!\__controller|Mux1_alu_B [1] & (\__controller|Mux1_alu_B [2] & (!\__controller|Mux1_alu_B [0] & \__controller|counter [1])))

	.clk(gnd),
	.dataa(\__controller|Mux1_alu_B [1]),
	.datab(\__controller|Mux1_alu_B [2]),
	.datac(\__controller|Mux1_alu_B [0]),
	.datad(\__controller|counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux14~0 .lut_mask = "0400";
defparam \__datapath|__Mux1_alu_B|Mux14~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux14~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux14~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux14~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxv_lcell \__controller|Mux5_RF_read2[0]~4 (
// Equation(s):
// \__controller|Mux5_RF_read2[0]~4_combout  = ((\__controller|Mux1_alu_B[0]~0_combout  & ((\__controller|StateID [5]) # (!\__controller|Mux5_RF_read2[0]~7_combout ))))

	.clk(gnd),
	.dataa(\__controller|Mux5_RF_read2[0]~7_combout ),
	.datab(vcc),
	.datac(\__controller|StateID [5]),
	.datad(\__controller|Mux1_alu_B[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux5_RF_read2[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux5_RF_read2[0]~4 .lut_mask = "f500";
defparam \__controller|Mux5_RF_read2[0]~4 .operation_mode = "normal";
defparam \__controller|Mux5_RF_read2[0]~4 .output_mode = "comb_only";
defparam \__controller|Mux5_RF_read2[0]~4 .register_cascade_mode = "off";
defparam \__controller|Mux5_RF_read2[0]~4 .sum_lutc_input = "datac";
defparam \__controller|Mux5_RF_read2[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxv_lcell \__controller|Mux5_RF_read2[1] (
// Equation(s):
// \__controller|Mux5_RF_read2 [1] = DFFEAS((\__controller|StateID [4]) # (((\__controller|StateID [1]))), !GLOBAL(\clk~combout ), VCC, , \__controller|Mux5_RF_read2[0]~4_combout , \~GND~combout , , \__controller|StateID [5], \__controller|StateID [2])

	.clk(!\clk~combout ),
	.dataa(\__controller|StateID [4]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(\__controller|StateID [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\__controller|StateID [5]),
	.sload(\__controller|StateID [2]),
	.ena(\__controller|Mux5_RF_read2[0]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|Mux5_RF_read2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux5_RF_read2[1] .lut_mask = "ffaa";
defparam \__controller|Mux5_RF_read2[1] .operation_mode = "normal";
defparam \__controller|Mux5_RF_read2[1] .output_mode = "reg_only";
defparam \__controller|Mux5_RF_read2[1] .register_cascade_mode = "off";
defparam \__controller|Mux5_RF_read2[1] .sum_lutc_input = "datac";
defparam \__controller|Mux5_RF_read2[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxv_lcell \__datapath|__IR|out[6] (
// Equation(s):
// \__datapath|__Mux5_RF_read2|Mux2~0  = (\__controller|Mux5_RF_read2 [0] & (\__controller|counter [0] & ((!\__controller|Mux5_RF_read2 [1])))) # (!\__controller|Mux5_RF_read2 [0] & (((F9_out[6]) # (\__controller|Mux5_RF_read2 [1]))))
// \__datapath|__IR|out [6] = DFFEAS(\__datapath|__Mux5_RF_read2|Mux2~0 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [6], , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__controller|counter [0]),
	.datab(\__controller|Mux5_RF_read2 [0]),
	.datac(\__mem|out [6]),
	.datad(\__controller|Mux5_RF_read2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.regout(\__datapath|__IR|out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[6] .lut_mask = "33b8";
defparam \__datapath|__IR|out[6] .operation_mode = "normal";
defparam \__datapath|__IR|out[6] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[6] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[6] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N6
maxv_lcell \__datapath|__Mux6_RF_dataIn|out[1]~2 (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[1]~2_combout  = ((\__controller|Mux6_RF_dataIn~regout  & ((\__datapath|__T1|out [1]))) # (!\__controller|Mux6_RF_dataIn~regout  & (\__mem|out [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|Mux6_RF_dataIn~regout ),
	.datac(\__mem|out [1]),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux6_RF_dataIn|out[1]~2 .lut_mask = "fc30";
defparam \__datapath|__Mux6_RF_dataIn|out[1]~2 .operation_mode = "normal";
defparam \__datapath|__Mux6_RF_dataIn|out[1]~2 .output_mode = "comb_only";
defparam \__datapath|__Mux6_RF_dataIn|out[1]~2 .register_cascade_mode = "off";
defparam \__datapath|__Mux6_RF_dataIn|out[1]~2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux6_RF_dataIn|out[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N7
maxv_lcell \__datapath|__Mux6_RF_dataIn|out[4]~3 (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[4]~3_combout  = ((\__controller|Mux6_RF_dataIn~regout  & (\__datapath|__T1|out [4])) # (!\__controller|Mux6_RF_dataIn~regout  & ((\__mem|out [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|Mux6_RF_dataIn~regout ),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__mem|out [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[4]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux6_RF_dataIn|out[4]~3 .lut_mask = "f3c0";
defparam \__datapath|__Mux6_RF_dataIn|out[4]~3 .operation_mode = "normal";
defparam \__datapath|__Mux6_RF_dataIn|out[4]~3 .output_mode = "comb_only";
defparam \__datapath|__Mux6_RF_dataIn|out[4]~3 .register_cascade_mode = "off";
defparam \__datapath|__Mux6_RF_dataIn|out[4]~3 .sum_lutc_input = "datac";
defparam \__datapath|__Mux6_RF_dataIn|out[4]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N5
maxv_lcell \__controller|ALU_op~8 (
// Equation(s):
// \__controller|ALU_op~8_combout  = (!\__controller|StateID [5] & (!\__controller|StateID [4] & (\proc_rst~combout  & !\__controller|Mux7~1_combout )))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|StateID [4]),
	.datac(\proc_rst~combout ),
	.datad(\__controller|Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|ALU_op~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|ALU_op~8 .lut_mask = "0010";
defparam \__controller|ALU_op~8 .operation_mode = "normal";
defparam \__controller|ALU_op~8 .output_mode = "comb_only";
defparam \__controller|ALU_op~8 .register_cascade_mode = "off";
defparam \__controller|ALU_op~8 .sum_lutc_input = "datac";
defparam \__controller|ALU_op~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxv_lcell \__controller|Selector8~1 (
// Equation(s):
// \__controller|Selector8~1_combout  = (\__controller|StateID [3] & ((\__controller|StateID [4] $ (!\__controller|StateID [2]))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(vcc),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector8~1 .lut_mask = "a00a";
defparam \__controller|Selector8~1 .operation_mode = "normal";
defparam \__controller|Selector8~1 .output_mode = "comb_only";
defparam \__controller|Selector8~1 .register_cascade_mode = "off";
defparam \__controller|Selector8~1 .sum_lutc_input = "datac";
defparam \__controller|Selector8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxv_lcell \__controller|Selector21~0 (
// Equation(s):
// \__controller|Selector21~0_combout  = (\__controller|StateID [1] & (\__controller|StateID [2] $ (((!\__controller|StateID [4]))))) # (!\__controller|StateID [1] & ((\__controller|StateID [0] & ((!\__controller|StateID [4]))) # (!\__controller|StateID [0] 
// & (\__controller|StateID [2]))))

	.clk(gnd),
	.dataa(\__controller|StateID [2]),
	.datab(\__controller|StateID [0]),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|StateID [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector21~0 .lut_mask = "a52e";
defparam \__controller|Selector21~0 .operation_mode = "normal";
defparam \__controller|Selector21~0 .output_mode = "comb_only";
defparam \__controller|Selector21~0 .register_cascade_mode = "off";
defparam \__controller|Selector21~0 .sum_lutc_input = "datac";
defparam \__controller|Selector21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxv_lcell \__controller|ALU_op~4 (
// Equation(s):
// \__controller|ALU_op~4_combout  = (((\proc_rst~combout  & !\__controller|StateID [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\proc_rst~combout ),
	.datad(\__controller|StateID [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|ALU_op~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|ALU_op~4 .lut_mask = "00f0";
defparam \__controller|ALU_op~4 .operation_mode = "normal";
defparam \__controller|ALU_op~4 .output_mode = "comb_only";
defparam \__controller|ALU_op~4 .register_cascade_mode = "off";
defparam \__controller|ALU_op~4 .sum_lutc_input = "datac";
defparam \__controller|ALU_op~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxv_lcell \__controller|ALU_op~5 (
// Equation(s):
// \__controller|ALU_op~5_combout  = (\__controller|ALU_op~regout  & (((!\__controller|StateID [3] & !\__controller|Selector21~0_combout )) # (!\__controller|ALU_op~4_combout )))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|Selector21~0_combout ),
	.datac(\__controller|ALU_op~4_combout ),
	.datad(\__controller|ALU_op~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|ALU_op~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|ALU_op~5 .lut_mask = "1f00";
defparam \__controller|ALU_op~5 .operation_mode = "normal";
defparam \__controller|ALU_op~5 .output_mode = "comb_only";
defparam \__controller|ALU_op~5 .register_cascade_mode = "off";
defparam \__controller|ALU_op~5 .sum_lutc_input = "datac";
defparam \__controller|ALU_op~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxv_lcell \__controller|ALU_op~6 (
// Equation(s):
// \__controller|ALU_op~6_combout  = ((\__controller|StateID [4] & (\__controller|StateID [1] & \__controller|ALU_op~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|ALU_op~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|ALU_op~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|ALU_op~6 .lut_mask = "c000";
defparam \__controller|ALU_op~6 .operation_mode = "normal";
defparam \__controller|ALU_op~6 .output_mode = "comb_only";
defparam \__controller|ALU_op~6 .register_cascade_mode = "off";
defparam \__controller|ALU_op~6 .sum_lutc_input = "datac";
defparam \__controller|ALU_op~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxv_lcell \__controller|ALU_op (
// Equation(s):
// \__controller|ALU_op~regout  = DFFEAS((\__controller|ALU_op~5_combout ) # ((\__controller|Selector8~1_combout  & ((\__controller|ALU_op~8_combout ) # (\__controller|ALU_op~6_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|ALU_op~8_combout ),
	.datab(\__controller|Selector8~1_combout ),
	.datac(\__controller|ALU_op~5_combout ),
	.datad(\__controller|ALU_op~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|ALU_op~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|ALU_op .lut_mask = "fcf8";
defparam \__controller|ALU_op .operation_mode = "normal";
defparam \__controller|ALU_op .output_mode = "reg_only";
defparam \__controller|ALU_op .register_cascade_mode = "off";
defparam \__controller|ALU_op .sum_lutc_input = "datac";
defparam \__controller|ALU_op .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N1
maxv_lcell \__controller|counter[2] (
// Equation(s):
// \__controller|counter [2] = DFFEAS((\__controller|counter [2] $ (((\__controller|counter [1] & \__controller|counter [0])))), !GLOBAL(\clk~combout ), VCC, , \__controller|counter[0]~2_combout , , , !\__controller|StateID [5], )

	.clk(!\clk~combout ),
	.dataa(\__controller|counter [1]),
	.datab(vcc),
	.datac(\__controller|counter [0]),
	.datad(\__controller|counter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\__controller|StateID [5]),
	.sload(gnd),
	.ena(\__controller|counter[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|counter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|counter[2] .lut_mask = "5fa0";
defparam \__controller|counter[2] .operation_mode = "normal";
defparam \__controller|counter[2] .output_mode = "reg_only";
defparam \__controller|counter[2] .register_cascade_mode = "off";
defparam \__controller|counter[2] .sum_lutc_input = "datac";
defparam \__controller|counter[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxv_lcell \__datapath|__IR|out[8] (
// Equation(s):
// \__datapath|__Mux5_RF_read2|Mux0~0  = (\__controller|Mux5_RF_read2 [0] & (!\__controller|Mux5_RF_read2 [1] & ((\__controller|counter [2])))) # (!\__controller|Mux5_RF_read2 [0] & ((\__controller|Mux5_RF_read2 [1]) # ((F9_out[8]))))
// \__datapath|__IR|out [8] = DFFEAS(\__datapath|__Mux5_RF_read2|Mux0~0 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [8], , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux5_RF_read2 [0]),
	.datab(\__controller|Mux5_RF_read2 [1]),
	.datac(\__mem|out [8]),
	.datad(\__controller|counter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.regout(\__datapath|__IR|out [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[8] .lut_mask = "7654";
defparam \__datapath|__IR|out[8] .operation_mode = "normal";
defparam \__datapath|__IR|out[8] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[8] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[8] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxv_lcell \__datapath|__RF|r4|out[8] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux7~0  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__Mux5_RF_read2|Mux2~0 ) # ((\__datapath|__RF|r6|out [8])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & (!\__datapath|__Mux5_RF_read2|Mux2~0  & (F5_out[8])))
// \__datapath|__RF|r4|out [8] = DFFEAS(\__datapath|__RF|__mux2|Mux7~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , \__datapath|__Mux6_RF_dataIn|out[8]~14_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[8]~14_combout ),
	.datad(\__datapath|__RF|r6|out [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux7~0 ),
	.regout(\__datapath|__RF|r4|out [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[8] .lut_mask = "ba98";
defparam \__datapath|__RF|r4|out[8] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[8] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[8] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[8] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r4|out[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxv_lcell \__datapath|__IR|out[7] (
// Equation(s):
// \__datapath|__Mux5_RF_read2|Mux1~0  = (\__controller|Mux5_RF_read2 [0] & (!\__controller|Mux5_RF_read2 [1] & ((\__controller|counter [1])))) # (!\__controller|Mux5_RF_read2 [0] & ((\__controller|Mux5_RF_read2 [1]) # ((F9_out[7]))))
// \__datapath|__IR|out [7] = DFFEAS(\__datapath|__Mux5_RF_read2|Mux1~0 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [7], , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux5_RF_read2 [0]),
	.datab(\__controller|Mux5_RF_read2 [1]),
	.datac(\__mem|out [7]),
	.datad(\__controller|counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.regout(\__datapath|__IR|out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[7] .lut_mask = "7654";
defparam \__datapath|__IR|out[7] .operation_mode = "normal";
defparam \__datapath|__IR|out[7] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[7] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[7] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxv_lcell \__datapath|__Mux4_RF_wadd|Mux1~1 (
// Equation(s):
// \__datapath|__Mux4_RF_wadd|Mux1~1_combout  = (!\__controller|Mux4_RF_wadd [0] & (((\__datapath|__IR|out [7] & !\__controller|Mux4_RF_wadd [1]))))

	.clk(gnd),
	.dataa(\__controller|Mux4_RF_wadd [0]),
	.datab(vcc),
	.datac(\__datapath|__IR|out [7]),
	.datad(\__controller|Mux4_RF_wadd [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux4_RF_wadd|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux4_RF_wadd|Mux1~1 .lut_mask = "0050";
defparam \__datapath|__Mux4_RF_wadd|Mux1~1 .operation_mode = "normal";
defparam \__datapath|__Mux4_RF_wadd|Mux1~1 .output_mode = "comb_only";
defparam \__datapath|__Mux4_RF_wadd|Mux1~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux4_RF_wadd|Mux1~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux4_RF_wadd|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxv_lcell \__datapath|__Mux4_RF_wadd|Mux1~4 (
// Equation(s):
// \__datapath|__Mux4_RF_wadd|Mux1~4_combout  = (\__datapath|__Mux4_RF_wadd|Mux1~3_combout  & (\__datapath|__Mux4_RF_wadd|Mux1~1_combout  & ((\__datapath|__Mux4_RF_wadd|Mux1~2_combout )))) # (!\__datapath|__Mux4_RF_wadd|Mux1~3_combout  & 
// (((\__controller|counter [1]) # (!\__datapath|__Mux4_RF_wadd|Mux1~2_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux4_RF_wadd|Mux1~1_combout ),
	.datab(\__datapath|__Mux4_RF_wadd|Mux1~3_combout ),
	.datac(\__controller|counter [1]),
	.datad(\__datapath|__Mux4_RF_wadd|Mux1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux4_RF_wadd|Mux1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux4_RF_wadd|Mux1~4 .lut_mask = "b833";
defparam \__datapath|__Mux4_RF_wadd|Mux1~4 .operation_mode = "normal";
defparam \__datapath|__Mux4_RF_wadd|Mux1~4 .output_mode = "comb_only";
defparam \__datapath|__Mux4_RF_wadd|Mux1~4 .register_cascade_mode = "off";
defparam \__datapath|__Mux4_RF_wadd|Mux1~4 .sum_lutc_input = "datac";
defparam \__datapath|__Mux4_RF_wadd|Mux1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N3
maxv_lcell \__datapath|__Mux4_RF_wadd|Mux1 (
// Equation(s):
// \__datapath|__Mux4_RF_wadd|Mux1~combout  = (\__datapath|__Mux4_RF_wadd|Mux1~0_combout  & (((\__datapath|__Mux4_RF_wadd|Mux1~4_combout )))) # (!\__datapath|__Mux4_RF_wadd|Mux1~0_combout  & ((\__datapath|__Mux4_RF_wadd|Mux1~4_combout  & 
// (\__datapath|__IR|out [10])) # (!\__datapath|__Mux4_RF_wadd|Mux1~4_combout  & ((\__datapath|__IR|out [4])))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [10]),
	.datab(\__datapath|__Mux4_RF_wadd|Mux1~0_combout ),
	.datac(\__datapath|__IR|out [4]),
	.datad(\__datapath|__Mux4_RF_wadd|Mux1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux4_RF_wadd|Mux1~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux4_RF_wadd|Mux1 .lut_mask = "ee30";
defparam \__datapath|__Mux4_RF_wadd|Mux1 .operation_mode = "normal";
defparam \__datapath|__Mux4_RF_wadd|Mux1 .output_mode = "comb_only";
defparam \__datapath|__Mux4_RF_wadd|Mux1 .register_cascade_mode = "off";
defparam \__datapath|__Mux4_RF_wadd|Mux1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux4_RF_wadd|Mux1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N4
maxv_lcell \__controller|Mux3_RF_wen~1 (
// Equation(s):
// \__controller|Mux3_RF_wen~1_combout  = (\__controller|StateID [2] & (!\__controller|StateID [3] & (\__controller|StateID [0] $ (\__controller|StateID [1])))) # (!\__controller|StateID [2] & (((\__controller|StateID [3] & \__controller|StateID [1]))))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|StateID [2]),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|StateID [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux3_RF_wen~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux3_RF_wen~1 .lut_mask = "3408";
defparam \__controller|Mux3_RF_wen~1 .operation_mode = "normal";
defparam \__controller|Mux3_RF_wen~1 .output_mode = "comb_only";
defparam \__controller|Mux3_RF_wen~1 .register_cascade_mode = "off";
defparam \__controller|Mux3_RF_wen~1 .sum_lutc_input = "datac";
defparam \__controller|Mux3_RF_wen~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxv_lcell \__controller|Mux3_RF_wen~2 (
// Equation(s):
// \__controller|Mux3_RF_wen~2_combout  = (\__controller|StateID [3] & (((\__controller|StateID [1] & \__controller|StateID [2])) # (!\__controller|StateID [0])))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|StateID [3]),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux3_RF_wen~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux3_RF_wen~2 .lut_mask = "c444";
defparam \__controller|Mux3_RF_wen~2 .operation_mode = "normal";
defparam \__controller|Mux3_RF_wen~2 .output_mode = "comb_only";
defparam \__controller|Mux3_RF_wen~2 .register_cascade_mode = "off";
defparam \__controller|Mux3_RF_wen~2 .sum_lutc_input = "datac";
defparam \__controller|Mux3_RF_wen~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N8
maxv_lcell \__controller|Mux3_RF_wen[0]~4 (
// Equation(s):
// \__controller|Mux3_RF_wen[0]~4_combout  = ((\__controller|StateID [2] & (\__controller|StateID [3])) # (!\__controller|StateID [2] & ((\__controller|StateID [1]))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(vcc),
	.datac(\__controller|StateID [2]),
	.datad(\__controller|StateID [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux3_RF_wen[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux3_RF_wen[0]~4 .lut_mask = "afa0";
defparam \__controller|Mux3_RF_wen[0]~4 .operation_mode = "normal";
defparam \__controller|Mux3_RF_wen[0]~4 .output_mode = "comb_only";
defparam \__controller|Mux3_RF_wen[0]~4 .register_cascade_mode = "off";
defparam \__controller|Mux3_RF_wen[0]~4 .sum_lutc_input = "datac";
defparam \__controller|Mux3_RF_wen[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N0
maxv_lcell \__controller|Mux3_RF_wen[0]~3 (
// Equation(s):
// \__controller|Mux3_RF_wen[0]~3_combout  = (\__controller|Mux2_alu_A[2]~0_combout  & (((\__controller|Mux4_RF_wadd[0]~2_combout  & \__controller|StateID [4])))) # (!\__controller|Mux2_alu_A[2]~0_combout  & ((\__controller|StateID [5]) # 
// ((\__controller|Mux4_RF_wadd[0]~2_combout  & \__controller|StateID [4]))))

	.clk(gnd),
	.dataa(\__controller|Mux2_alu_A[2]~0_combout ),
	.datab(\__controller|StateID [5]),
	.datac(\__controller|Mux4_RF_wadd[0]~2_combout ),
	.datad(\__controller|StateID [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux3_RF_wen[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux3_RF_wen[0]~3 .lut_mask = "f444";
defparam \__controller|Mux3_RF_wen[0]~3 .operation_mode = "normal";
defparam \__controller|Mux3_RF_wen[0]~3 .output_mode = "comb_only";
defparam \__controller|Mux3_RF_wen[0]~3 .register_cascade_mode = "off";
defparam \__controller|Mux3_RF_wen[0]~3 .sum_lutc_input = "datac";
defparam \__controller|Mux3_RF_wen[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N1
maxv_lcell \__controller|Mux3_RF_wen[0]~5 (
// Equation(s):
// \__controller|Mux3_RF_wen[0]~5_combout  = ((!\__controller|Mux3_RF_wen[0]~3_combout  & ((!\__controller|Mux3_RF_wen[0]~4_combout ) # (!\__controller|Mux3_RF_wen[0]~0_combout )))) # (!\proc_rst~combout )

	.clk(gnd),
	.dataa(\__controller|Mux3_RF_wen[0]~0_combout ),
	.datab(\__controller|Mux3_RF_wen[0]~4_combout ),
	.datac(\proc_rst~combout ),
	.datad(\__controller|Mux3_RF_wen[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux3_RF_wen[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux3_RF_wen[0]~5 .lut_mask = "0f7f";
defparam \__controller|Mux3_RF_wen[0]~5 .operation_mode = "normal";
defparam \__controller|Mux3_RF_wen[0]~5 .output_mode = "comb_only";
defparam \__controller|Mux3_RF_wen[0]~5 .register_cascade_mode = "off";
defparam \__controller|Mux3_RF_wen[0]~5 .sum_lutc_input = "datac";
defparam \__controller|Mux3_RF_wen[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N1
maxv_lcell \__controller|Mux3_RF_wen[1] (
// Equation(s):
// \__controller|Mux3_RF_wen [1] = DFFEAS((\__controller|StateID [4] & (((\__controller|Mux3_RF_wen~2_combout )))) # (!\__controller|StateID [4] & (\__controller|Mux3_RF_wen~1_combout )), !GLOBAL(\clk~combout ), VCC, , \__controller|Mux3_RF_wen[0]~5_combout 
// , \~GND~combout , , !\proc_rst~combout , \__controller|StateID [5])

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux3_RF_wen~1_combout ),
	.datab(\__controller|StateID [4]),
	.datac(\~GND~combout ),
	.datad(\__controller|Mux3_RF_wen~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\proc_rst~combout ),
	.sload(\__controller|StateID [5]),
	.ena(\__controller|Mux3_RF_wen[0]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|Mux3_RF_wen [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux3_RF_wen[1] .lut_mask = "ee22";
defparam \__controller|Mux3_RF_wen[1] .operation_mode = "normal";
defparam \__controller|Mux3_RF_wen[1] .output_mode = "reg_only";
defparam \__controller|Mux3_RF_wen[1] .register_cascade_mode = "off";
defparam \__controller|Mux3_RF_wen[1] .sum_lutc_input = "datac";
defparam \__controller|Mux3_RF_wen[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N3
maxv_lcell \__controller|Mux3_RF_wen~6 (
// Equation(s):
// \__controller|Mux3_RF_wen~6_combout  = (\__controller|StateID [3]) # ((\__controller|StateID [0] & ((!\__controller|StateID [1]) # (!\__controller|StateID [2]))) # (!\__controller|StateID [0] & ((\__controller|StateID [2]) # (\__controller|StateID [1]))))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|StateID [2]),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|StateID [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux3_RF_wen~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux3_RF_wen~6 .lut_mask = "f7fe";
defparam \__controller|Mux3_RF_wen~6 .operation_mode = "normal";
defparam \__controller|Mux3_RF_wen~6 .output_mode = "comb_only";
defparam \__controller|Mux3_RF_wen~6 .register_cascade_mode = "off";
defparam \__controller|Mux3_RF_wen~6 .sum_lutc_input = "datac";
defparam \__controller|Mux3_RF_wen~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N8
maxv_lcell \__controller|Mux3_RF_wen[0] (
// Equation(s):
// \__controller|Mux3_RF_wen [0] = DFFEAS((\__controller|StateID [4] & (((\__controller|Mux3_RF_wen~2_combout )))) # (!\__controller|StateID [4] & (!\__controller|Mux3_RF_wen~6_combout )), !GLOBAL(\clk~combout ), VCC, , \__controller|Mux3_RF_wen[0]~5_combout 
// , VCC, , !\proc_rst~combout , \__controller|StateID [5])

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux3_RF_wen~6_combout ),
	.datab(\__controller|StateID [4]),
	.datac(vcc),
	.datad(\__controller|Mux3_RF_wen~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\proc_rst~combout ),
	.sload(\__controller|StateID [5]),
	.ena(\__controller|Mux3_RF_wen[0]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|Mux3_RF_wen [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux3_RF_wen[0] .lut_mask = "dd11";
defparam \__controller|Mux3_RF_wen[0] .operation_mode = "normal";
defparam \__controller|Mux3_RF_wen[0] .output_mode = "reg_only";
defparam \__controller|Mux3_RF_wen[0] .register_cascade_mode = "off";
defparam \__controller|Mux3_RF_wen[0] .sum_lutc_input = "datac";
defparam \__controller|Mux3_RF_wen[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxv_lcell \__datapath|__Mux7_RF_write|Mux0~0 (
// Equation(s):
// \__datapath|__Mux7_RF_write|Mux0~0_combout  = (\__controller|counter [1] & ((\__controller|counter [0]) # ((\__datapath|__IR|out [1])))) # (!\__controller|counter [1] & (!\__controller|counter [0] & ((\__datapath|__IR|out [3]))))

	.clk(gnd),
	.dataa(\__controller|counter [1]),
	.datab(\__controller|counter [0]),
	.datac(\__datapath|__IR|out [1]),
	.datad(\__datapath|__IR|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux7_RF_write|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux7_RF_write|Mux0~0 .lut_mask = "b9a8";
defparam \__datapath|__Mux7_RF_write|Mux0~0 .operation_mode = "normal";
defparam \__datapath|__Mux7_RF_write|Mux0~0 .output_mode = "comb_only";
defparam \__datapath|__Mux7_RF_write|Mux0~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux7_RF_write|Mux0~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux7_RF_write|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N3
maxv_lcell \__datapath|__Mux7_RF_write|Mux0~1 (
// Equation(s):
// \__datapath|__Mux7_RF_write|Mux0~1_combout  = (\__controller|counter [0] & ((\__datapath|__Mux7_RF_write|Mux0~0_combout  & ((\__datapath|__IR|out [0]))) # (!\__datapath|__Mux7_RF_write|Mux0~0_combout  & (\__datapath|__IR|out [2])))) # 
// (!\__controller|counter [0] & (((\__datapath|__Mux7_RF_write|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [2]),
	.datab(\__datapath|__IR|out [0]),
	.datac(\__controller|counter [0]),
	.datad(\__datapath|__Mux7_RF_write|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux7_RF_write|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux7_RF_write|Mux0~1 .lut_mask = "cfa0";
defparam \__datapath|__Mux7_RF_write|Mux0~1 .operation_mode = "normal";
defparam \__datapath|__Mux7_RF_write|Mux0~1 .output_mode = "comb_only";
defparam \__datapath|__Mux7_RF_write|Mux0~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux7_RF_write|Mux0~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux7_RF_write|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N0
maxv_lcell \__datapath|__IR|out[5] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux10~0  = (\__controller|Mux2_alu_A [0] & (((F9_out[5] & \__controller|Mux2_alu_A [1]))))
// \__datapath|__IR|out [5] = DFFEAS(\__datapath|__Mux2_alu_A|Mux10~0 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [5], , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux2_alu_A [0]),
	.datab(vcc),
	.datac(\__mem|out [5]),
	.datad(\__controller|Mux2_alu_A [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux10~0 ),
	.regout(\__datapath|__IR|out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[5] .lut_mask = "a000";
defparam \__datapath|__IR|out[5] .operation_mode = "normal";
defparam \__datapath|__IR|out[5] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[5] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[5] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxv_lcell \__datapath|__Mux2_alu_A|Mux10~1 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux10~1_combout  = (\__datapath|__Mux2_alu_A|Mux14~0_combout  & ((\__datapath|__Mux2_alu_A|Mux14~1_combout  & ((\__datapath|__RF|__mux1|Mux10~4_combout ))) # (!\__datapath|__Mux2_alu_A|Mux14~1_combout  & 
// (\__datapath|__Mux2_alu_A|Mux10~0 )))) # (!\__datapath|__Mux2_alu_A|Mux14~0_combout  & (((!\__datapath|__Mux2_alu_A|Mux14~1_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux10~0 ),
	.datab(\__datapath|__Mux2_alu_A|Mux14~0_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux14~1_combout ),
	.datad(\__datapath|__RF|__mux1|Mux10~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux10~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux10~1 .lut_mask = "cb0b";
defparam \__datapath|__Mux2_alu_A|Mux10~1 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux10~1 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux10~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux10~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux10~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxv_lcell \__datapath|__tmpA|out[5] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux10~2  = (\__datapath|__Mux2_alu_A|Mux9~0_combout  & ((\__datapath|__Mux2_alu_A|Mux10~1_combout  & (\__datapath|__IR|out [5])) # (!\__datapath|__Mux2_alu_A|Mux10~1_combout  & ((F10_out[5]))))) # 
// (!\__datapath|__Mux2_alu_A|Mux9~0_combout  & (((\__datapath|__Mux2_alu_A|Mux10~1_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux2_alu_A|Mux9~0_combout ),
	.datab(\__datapath|__IR|out [5]),
	.datac(\__datapath|__RF|__mux1|Mux10~4_combout ),
	.datad(\__datapath|__Mux2_alu_A|Mux10~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux10~2 ),
	.regout(\__datapath|__tmpA|out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[5] .lut_mask = "dda0";
defparam \__datapath|__tmpA|out[5] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[5] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[5] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[5] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxv_lcell \__datapath|__RF|r4|out[5] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux10~0  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__Mux5_RF_read2|Mux1~0  & (\__datapath|__RF|r6|out [5])) # 
// (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((F5_out[5])))))
// \__datapath|__RF|r4|out [5] = DFFEAS(\__datapath|__RF|__mux2|Mux10~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , \__datapath|__Mux6_RF_dataIn|out[5]~4_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r6|out [5]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[5]~4_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux10~0 ),
	.regout(\__datapath|__RF|r4|out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[5] .lut_mask = "ee50";
defparam \__datapath|__RF|r4|out[5] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[5] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[5] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[5] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r4|out[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N0
maxv_lcell \__datapath|__RF|r6|out[5] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux10~0  = (\__datapath|__IR|out [10] & (((F7_out[5]) # (\__datapath|__IR|out [9])))) # (!\__datapath|__IR|out [10] & (\__datapath|__RF|r4|out [5] & ((!\__datapath|__IR|out [9]))))
// \__datapath|__RF|r6|out [5] = DFFEAS(\__datapath|__RF|__mux1|Mux10~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[5]~4_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r4|out [5]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[5]~4_combout ),
	.datad(\__datapath|__IR|out [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux10~0 ),
	.regout(\__datapath|__RF|r6|out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[5] .lut_mask = "cce2";
defparam \__datapath|__RF|r6|out[5] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[5] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[5] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[5] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxv_lcell \__datapath|__RF|a7 (
// Equation(s):
// \__datapath|__RF|a7~combout  = (\__datapath|__Mux4_RF_wadd|Mux2~combout  & (\__datapath|__Mux4_RF_wadd|Mux0~combout  & (\__datapath|__Mux4_RF_wadd|Mux1~combout  & !\__datapath|__Mux3_RF_wen|Mux0~2_combout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux4_RF_wadd|Mux2~combout ),
	.datab(\__datapath|__Mux4_RF_wadd|Mux0~combout ),
	.datac(\__datapath|__Mux4_RF_wadd|Mux1~combout ),
	.datad(\__datapath|__Mux3_RF_wen|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|a7~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|a7 .lut_mask = "0080";
defparam \__datapath|__RF|a7 .operation_mode = "normal";
defparam \__datapath|__RF|a7 .output_mode = "comb_only";
defparam \__datapath|__RF|a7 .register_cascade_mode = "off";
defparam \__datapath|__RF|a7 .sum_lutc_input = "datac";
defparam \__datapath|__RF|a7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxv_lcell \__datapath|__RF|r7|out[5] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux10~1  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|__mux2|Mux10~0  & ((F8_out[5]))) # (!\__datapath|__RF|__mux2|Mux10~0  & (\__datapath|__RF|r5|out [5])))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & 
// (((\__datapath|__RF|__mux2|Mux10~0 ))))
// \__datapath|__RF|r7|out [5] = DFFEAS(\__datapath|__RF|__mux2|Mux10~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[5]~4_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r5|out [5]),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[5]~4_combout ),
	.datad(\__datapath|__RF|__mux2|Mux10~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux10~1 ),
	.regout(\__datapath|__RF|r7|out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[5] .lut_mask = "f388";
defparam \__datapath|__RF|r7|out[5] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[5] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[5] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[5] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxv_lcell \__datapath|__RF|a0 (
// Equation(s):
// \__datapath|__RF|a0~combout  = (!\__datapath|__Mux4_RF_wadd|Mux0~combout  & (!\__datapath|__Mux4_RF_wadd|Mux1~combout  & (!\__datapath|__Mux3_RF_wen|Mux0~2_combout  & !\__datapath|__Mux4_RF_wadd|Mux2~combout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux4_RF_wadd|Mux0~combout ),
	.datab(\__datapath|__Mux4_RF_wadd|Mux1~combout ),
	.datac(\__datapath|__Mux3_RF_wen|Mux0~2_combout ),
	.datad(\__datapath|__Mux4_RF_wadd|Mux2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|a0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|a0 .lut_mask = "0001";
defparam \__datapath|__RF|a0 .operation_mode = "normal";
defparam \__datapath|__RF|a0 .output_mode = "comb_only";
defparam \__datapath|__RF|a0 .register_cascade_mode = "off";
defparam \__datapath|__RF|a0 .sum_lutc_input = "datac";
defparam \__datapath|__RF|a0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N1
maxv_lcell \__datapath|__RF|r0|out[5] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux10~2  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|r1|out [5]) # ((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & (((F1_out[5] & !\__datapath|__Mux5_RF_read2|Mux1~0 ))))
// \__datapath|__RF|r0|out [5] = DFFEAS(\__datapath|__RF|__mux2|Mux10~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , \__datapath|__Mux6_RF_dataIn|out[5]~4_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r1|out [5]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[5]~4_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux10~2 ),
	.regout(\__datapath|__RF|r0|out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[5] .lut_mask = "aad8";
defparam \__datapath|__RF|r0|out[5] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[5] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r0|out[5] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[5] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r0|out[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N0
maxv_lcell \__datapath|__RF|r1|out[5] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux10~2  = (\__datapath|__IR|out [9] & ((\__datapath|__IR|out [10]) # ((F2_out[5])))) # (!\__datapath|__IR|out [9] & (!\__datapath|__IR|out [10] & ((\__datapath|__RF|r0|out [5]))))
// \__datapath|__RF|r1|out [5] = DFFEAS(\__datapath|__RF|__mux1|Mux10~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[5]~4_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[5]~4_combout ),
	.datad(\__datapath|__RF|r0|out [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux10~2 ),
	.regout(\__datapath|__RF|r1|out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[5] .lut_mask = "b9a8";
defparam \__datapath|__RF|r1|out[5] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[5] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[5] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[5] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxv_lcell \__datapath|__RF|a3 (
// Equation(s):
// \__datapath|__RF|a3~combout  = (\__datapath|__Mux4_RF_wadd|Mux1~combout  & (!\__datapath|__Mux4_RF_wadd|Mux0~combout  & (\__datapath|__Mux4_RF_wadd|Mux2~combout  & !\__datapath|__Mux3_RF_wen|Mux0~2_combout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux4_RF_wadd|Mux1~combout ),
	.datab(\__datapath|__Mux4_RF_wadd|Mux0~combout ),
	.datac(\__datapath|__Mux4_RF_wadd|Mux2~combout ),
	.datad(\__datapath|__Mux3_RF_wen|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|a3~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|a3 .lut_mask = "0020";
defparam \__datapath|__RF|a3 .operation_mode = "normal";
defparam \__datapath|__RF|a3 .output_mode = "comb_only";
defparam \__datapath|__RF|a3 .register_cascade_mode = "off";
defparam \__datapath|__RF|a3 .sum_lutc_input = "datac";
defparam \__datapath|__RF|a3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxv_lcell \__datapath|__RF|r3|out[5] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux10~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux10~2  & ((F4_out[5]))) # (!\__datapath|__RF|__mux2|Mux10~2  & (\__datapath|__RF|r2|out [5])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux10~2 ))))
// \__datapath|__RF|r3|out [5] = DFFEAS(\__datapath|__RF|__mux2|Mux10~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[5]~4_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datab(\__datapath|__RF|r2|out [5]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[5]~4_combout ),
	.datad(\__datapath|__RF|__mux2|Mux10~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux10~3 ),
	.regout(\__datapath|__RF|r3|out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[5] .lut_mask = "f588";
defparam \__datapath|__RF|r3|out[5] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[5] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[5] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[5] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxv_lcell \__datapath|__RF|a2 (
// Equation(s):
// \__datapath|__RF|a2~combout  = (!\__datapath|__Mux4_RF_wadd|Mux2~combout  & (!\__datapath|__Mux4_RF_wadd|Mux0~combout  & (!\__datapath|__Mux3_RF_wen|Mux0~2_combout  & \__datapath|__Mux4_RF_wadd|Mux1~combout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux4_RF_wadd|Mux2~combout ),
	.datab(\__datapath|__Mux4_RF_wadd|Mux0~combout ),
	.datac(\__datapath|__Mux3_RF_wen|Mux0~2_combout ),
	.datad(\__datapath|__Mux4_RF_wadd|Mux1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|a2~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|a2 .lut_mask = "0100";
defparam \__datapath|__RF|a2 .operation_mode = "normal";
defparam \__datapath|__RF|a2 .output_mode = "comb_only";
defparam \__datapath|__RF|a2 .register_cascade_mode = "off";
defparam \__datapath|__RF|a2 .sum_lutc_input = "datac";
defparam \__datapath|__RF|a2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxv_lcell \__datapath|__RF|r2|out[5] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux10~3  = (\__datapath|__IR|out [10] & ((\__datapath|__RF|__mux1|Mux10~2  & (\__datapath|__RF|r3|out [5])) # (!\__datapath|__RF|__mux1|Mux10~2  & ((F3_out[5]))))) # (!\__datapath|__IR|out [10] & (((\__datapath|__RF|__mux1|Mux10~2 
// ))))
// \__datapath|__RF|r2|out [5] = DFFEAS(\__datapath|__RF|__mux1|Mux10~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[5]~4_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r3|out [5]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[5]~4_combout ),
	.datad(\__datapath|__RF|__mux1|Mux10~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux10~3 ),
	.regout(\__datapath|__RF|r2|out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[5] .lut_mask = "bbc0";
defparam \__datapath|__RF|r2|out[5] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[5] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[5] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[5] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxv_lcell \__datapath|__Mux1_alu_B|Mux10~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux10~0_combout  = (!\__controller|Mux1_alu_B [0] & ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux10~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux10~3 )))))

	.clk(gnd),
	.dataa(\__controller|Mux1_alu_B [0]),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux10~1 ),
	.datad(\__datapath|__RF|__mux2|Mux10~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux10~0 .lut_mask = "5140";
defparam \__datapath|__Mux1_alu_B|Mux10~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux10~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux10~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux10~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxv_lcell \__datapath|__Mux1_alu_B|Mux10~1 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux10~1_combout  = (\__datapath|__Mux1_alu_B|Mux12~0_combout  & ((\__datapath|__Mux1_alu_B|Mux10~0_combout ) # ((\__datapath|__IR|out [5] & \__controller|Mux1_alu_B [0]))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [5]),
	.datab(\__controller|Mux1_alu_B [0]),
	.datac(\__datapath|__Mux1_alu_B|Mux12~0_combout ),
	.datad(\__datapath|__Mux1_alu_B|Mux10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux10~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux10~1 .lut_mask = "f080";
defparam \__datapath|__Mux1_alu_B|Mux10~1 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux10~1 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux10~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux10~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux10~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N2
maxv_lcell \__datapath|__IR|out[2] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux13~0  = ((\__controller|Mux2_alu_A [1] & (F9_out[2] & \__controller|Mux2_alu_A [0])))
// \__datapath|__IR|out [2] = DFFEAS(\__datapath|__Mux2_alu_A|Mux13~0 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [2], , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__controller|Mux2_alu_A [1]),
	.datac(\__mem|out [2]),
	.datad(\__controller|Mux2_alu_A [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux13~0 ),
	.regout(\__datapath|__IR|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[2] .lut_mask = "c000";
defparam \__datapath|__IR|out[2] .operation_mode = "normal";
defparam \__datapath|__IR|out[2] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[2] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[2] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxv_lcell \__datapath|__Mux2_alu_A|Mux13~1 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux13~1_combout  = (\__datapath|__Mux2_alu_A|Mux14~1_combout  & (\__datapath|__Mux2_alu_A|Mux14~0_combout  & ((\__datapath|__RF|__mux1|Mux13~4_combout )))) # (!\__datapath|__Mux2_alu_A|Mux14~1_combout  & 
// (((\__datapath|__Mux2_alu_A|Mux13~0 )) # (!\__datapath|__Mux2_alu_A|Mux14~0_combout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux14~1_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux14~0_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux13~0 ),
	.datad(\__datapath|__RF|__mux1|Mux13~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux13~1 .lut_mask = "d951";
defparam \__datapath|__Mux2_alu_A|Mux13~1 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux13~1 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux13~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux13~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxv_lcell \__datapath|__tmpA|out[2] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux13~2  = (\__datapath|__Mux2_alu_A|Mux9~0_combout  & ((\__datapath|__Mux2_alu_A|Mux13~1_combout  & (\__datapath|__IR|out [2])) # (!\__datapath|__Mux2_alu_A|Mux13~1_combout  & ((F10_out[2]))))) # 
// (!\__datapath|__Mux2_alu_A|Mux9~0_combout  & (((\__datapath|__Mux2_alu_A|Mux13~1_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux2_alu_A|Mux9~0_combout ),
	.datab(\__datapath|__IR|out [2]),
	.datac(\__datapath|__RF|__mux1|Mux13~4_combout ),
	.datad(\__datapath|__Mux2_alu_A|Mux13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux13~2 ),
	.regout(\__datapath|__tmpA|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[2] .lut_mask = "dda0";
defparam \__datapath|__tmpA|out[2] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[2] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[2] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[2] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N5
maxv_lcell \__datapath|__IR|out[0] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux15~0  = (!\__controller|Mux2_alu_A [2] & (\__controller|Mux2_alu_A [0] & ((F9_out[0]) # (!\__controller|Mux2_alu_A [1]))))
// \__datapath|__IR|out [0] = DFFEAS(\__datapath|__Mux2_alu_A|Mux15~0 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [0], , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux2_alu_A [2]),
	.datab(\__controller|Mux2_alu_A [1]),
	.datac(\__mem|out [0]),
	.datad(\__controller|Mux2_alu_A [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux15~0 ),
	.regout(\__datapath|__IR|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[0] .lut_mask = "5100";
defparam \__datapath|__IR|out[0] .operation_mode = "normal";
defparam \__datapath|__IR|out[0] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[0] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[0] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxv_lcell \__datapath|__Mux6_RF_dataIn|out[0]~0 (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[0]~0_combout  = ((\__controller|Mux6_RF_dataIn~regout  & (\__datapath|__T1|out [0])) # (!\__controller|Mux6_RF_dataIn~regout  & ((\__mem|out [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|Mux6_RF_dataIn~regout ),
	.datac(\__datapath|__T1|out [0]),
	.datad(\__mem|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux6_RF_dataIn|out[0]~0 .lut_mask = "f3c0";
defparam \__datapath|__Mux6_RF_dataIn|out[0]~0 .operation_mode = "normal";
defparam \__datapath|__Mux6_RF_dataIn|out[0]~0 .output_mode = "comb_only";
defparam \__datapath|__Mux6_RF_dataIn|out[0]~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux6_RF_dataIn|out[0]~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux6_RF_dataIn|out[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxv_lcell \__datapath|__RF|r0|out[0] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux15~2  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|r1|out [0]) # ((\__datapath|__IR|out [10])))) # (!\__datapath|__IR|out [9] & (((F1_out[0] & !\__datapath|__IR|out [10]))))
// \__datapath|__RF|r0|out [0] = DFFEAS(\__datapath|__RF|__mux1|Mux15~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , \__datapath|__Mux6_RF_dataIn|out[0]~0_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__RF|r1|out [0]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[0]~0_combout ),
	.datad(\__datapath|__IR|out [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux15~2 ),
	.regout(\__datapath|__RF|r0|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[0] .lut_mask = "aad8";
defparam \__datapath|__RF|r0|out[0] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[0] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r0|out[0] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[0] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r0|out[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxv_lcell \__datapath|__RF|r1|out[0] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux15~2  = (\__datapath|__Mux5_RF_read2|Mux1~0  & (((\__datapath|__Mux5_RF_read2|Mux2~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__Mux5_RF_read2|Mux2~0  & ((F2_out[0]))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & 
// (\__datapath|__RF|r0|out [0]))))
// \__datapath|__RF|r1|out [0] = DFFEAS(\__datapath|__RF|__mux2|Mux15~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[0]~0_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r0|out [0]),
	.datab(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[0]~0_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux15~2 ),
	.regout(\__datapath|__RF|r1|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[0] .lut_mask = "fc22";
defparam \__datapath|__RF|r1|out[0] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[0] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[0] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[0] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N6
maxv_lcell \__datapath|__RF|r3|out[0] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux15~3  = (\__datapath|__IR|out [10] & ((\__datapath|__RF|__mux1|Mux15~2  & ((F4_out[0]))) # (!\__datapath|__RF|__mux1|Mux15~2  & (\__datapath|__RF|r2|out [0])))) # (!\__datapath|__IR|out [10] & (((\__datapath|__RF|__mux1|Mux15~2 
// ))))
// \__datapath|__RF|r3|out [0] = DFFEAS(\__datapath|__RF|__mux1|Mux15~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[0]~0_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r2|out [0]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[0]~0_combout ),
	.datad(\__datapath|__RF|__mux1|Mux15~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux15~3 ),
	.regout(\__datapath|__RF|r3|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[0] .lut_mask = "f388";
defparam \__datapath|__RF|r3|out[0] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[0] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[0] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[0] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxv_lcell \__datapath|__RF|r2|out[0] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux15~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux15~2  & (\__datapath|__RF|r3|out [0])) # (!\__datapath|__RF|__mux2|Mux15~2  & ((F3_out[0]))))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux15~2 ))))
// \__datapath|__RF|r2|out [0] = DFFEAS(\__datapath|__RF|__mux2|Mux15~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[0]~0_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datab(\__datapath|__RF|r3|out [0]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[0]~0_combout ),
	.datad(\__datapath|__RF|__mux2|Mux15~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux15~3 ),
	.regout(\__datapath|__RF|r2|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[0] .lut_mask = "dda0";
defparam \__datapath|__RF|r2|out[0] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[0] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[0] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[0] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxv_lcell \__datapath|__RF|r4|out[0] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux15~0  = (\__datapath|__IR|out [10] & ((\__datapath|__RF|r6|out [0]) # ((\__datapath|__IR|out [9])))) # (!\__datapath|__IR|out [10] & (((F5_out[0] & !\__datapath|__IR|out [9]))))
// \__datapath|__RF|r4|out [0] = DFFEAS(\__datapath|__RF|__mux1|Mux15~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , \__datapath|__Mux6_RF_dataIn|out[0]~0_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [10]),
	.datab(\__datapath|__RF|r6|out [0]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[0]~0_combout ),
	.datad(\__datapath|__IR|out [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux15~0 ),
	.regout(\__datapath|__RF|r4|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[0] .lut_mask = "aad8";
defparam \__datapath|__RF|r4|out[0] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[0] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[0] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[0] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r4|out[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxv_lcell \__datapath|__RF|r6|out[0] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux15~0  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__Mux5_RF_read2|Mux1~0  & ((F7_out[0]))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (\__datapath|__RF|r4|out [0]))))
// \__datapath|__RF|r6|out [0] = DFFEAS(\__datapath|__RF|__mux2|Mux15~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[0]~0_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r4|out [0]),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[0]~0_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux15~0 ),
	.regout(\__datapath|__RF|r6|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[0] .lut_mask = "fc22";
defparam \__datapath|__RF|r6|out[0] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[0] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[0] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[0] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxv_lcell \__datapath|__RF|r7|out[0] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux15~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux15~0  & ((F8_out[0]))) # (!\__datapath|__RF|__mux1|Mux15~0  & (\__datapath|__RF|r5|out [0])))) # (!\__datapath|__IR|out [9] & (((\__datapath|__RF|__mux1|Mux15~0 
// ))))
// \__datapath|__RF|r7|out [0] = DFFEAS(\__datapath|__RF|__mux1|Mux15~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[0]~0_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r5|out [0]),
	.datab(\__datapath|__IR|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[0]~0_combout ),
	.datad(\__datapath|__RF|__mux1|Mux15~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux15~1 ),
	.regout(\__datapath|__RF|r7|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[0] .lut_mask = "f388";
defparam \__datapath|__RF|r7|out[0] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[0] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[0] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[0] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxv_lcell \__datapath|__RF|a5 (
// Equation(s):
// \__datapath|__RF|a5~combout  = (\__datapath|__Mux4_RF_wadd|Mux2~combout  & (\__datapath|__Mux4_RF_wadd|Mux0~combout  & (!\__datapath|__Mux3_RF_wen|Mux0~2_combout  & !\__datapath|__Mux4_RF_wadd|Mux1~combout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux4_RF_wadd|Mux2~combout ),
	.datab(\__datapath|__Mux4_RF_wadd|Mux0~combout ),
	.datac(\__datapath|__Mux3_RF_wen|Mux0~2_combout ),
	.datad(\__datapath|__Mux4_RF_wadd|Mux1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|a5~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|a5 .lut_mask = "0008";
defparam \__datapath|__RF|a5 .operation_mode = "normal";
defparam \__datapath|__RF|a5 .output_mode = "comb_only";
defparam \__datapath|__RF|a5 .register_cascade_mode = "off";
defparam \__datapath|__RF|a5 .sum_lutc_input = "datac";
defparam \__datapath|__RF|a5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxv_lcell \__datapath|__RF|r5|out[0] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux15~1  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|__mux2|Mux15~0  & (\__datapath|__RF|r7|out [0])) # (!\__datapath|__RF|__mux2|Mux15~0  & ((F6_out[0]))))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & 
// (((\__datapath|__RF|__mux2|Mux15~0 ))))
// \__datapath|__RF|r5|out [0] = DFFEAS(\__datapath|__RF|__mux2|Mux15~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[0]~0_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r7|out [0]),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[0]~0_combout ),
	.datad(\__datapath|__RF|__mux2|Mux15~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux15~1 ),
	.regout(\__datapath|__RF|r5|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[0] .lut_mask = "bbc0";
defparam \__datapath|__RF|r5|out[0] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[0] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[0] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[0] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N3
maxv_lcell \__datapath|__RF|__mux1|Mux15~4 (
// Equation(s):
// \__datapath|__RF|__mux1|Mux15~4_combout  = (\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux15~1 )))) # (!\__datapath|__IR|out [11] & (\__datapath|__RF|__mux1|Mux15~3 ))

	.clk(gnd),
	.dataa(\__datapath|__RF|__mux1|Mux15~3 ),
	.datab(\__datapath|__RF|__mux1|Mux15~1 ),
	.datac(\__datapath|__IR|out [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux15~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|__mux1|Mux15~4 .lut_mask = "caca";
defparam \__datapath|__RF|__mux1|Mux15~4 .operation_mode = "normal";
defparam \__datapath|__RF|__mux1|Mux15~4 .output_mode = "comb_only";
defparam \__datapath|__RF|__mux1|Mux15~4 .register_cascade_mode = "off";
defparam \__datapath|__RF|__mux1|Mux15~4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|__mux1|Mux15~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N7
maxv_lcell \__datapath|__tmpA|out[0] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux15~1  = (\__datapath|__Mux2_alu_A|Mux9~0_combout  & ((\__controller|Mux2_alu_A [1] & ((F10_out[0]))) # (!\__controller|Mux2_alu_A [1] & (\__datapath|__IR|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [0]),
	.datab(\__controller|Mux2_alu_A [1]),
	.datac(\__datapath|__RF|__mux1|Mux15~4_combout ),
	.datad(\__datapath|__Mux2_alu_A|Mux9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux15~1 ),
	.regout(\__datapath|__tmpA|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[0] .lut_mask = "e200";
defparam \__datapath|__tmpA|out[0] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[0] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[0] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[0] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N7
maxv_lcell \__datapath|__Mux2_alu_A|Mux15~2 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux15~2_combout  = (!\__controller|Mux2_alu_A [1] & ((\__datapath|__IR|out [11] & (\__datapath|__RF|__mux1|Mux15~1 )) # (!\__datapath|__IR|out [11] & ((\__datapath|__RF|__mux1|Mux15~3 )))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [11]),
	.datab(\__controller|Mux2_alu_A [1]),
	.datac(\__datapath|__RF|__mux1|Mux15~1 ),
	.datad(\__datapath|__RF|__mux1|Mux15~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux15~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux15~2 .lut_mask = "3120";
defparam \__datapath|__Mux2_alu_A|Mux15~2 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux15~2 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux15~2 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux15~2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux15~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N8
maxv_lcell \__datapath|__Mux2_alu_A|Mux15~3 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux15~3_combout  = (\__datapath|__Mux2_alu_A|Mux15~0 ) # ((\__datapath|__Mux2_alu_A|Mux15~1 ) # ((\__controller|Mux2_alu_A [0] & \__datapath|__Mux2_alu_A|Mux15~2_combout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux15~0 ),
	.datab(\__controller|Mux2_alu_A [0]),
	.datac(\__datapath|__Mux2_alu_A|Mux15~1 ),
	.datad(\__datapath|__Mux2_alu_A|Mux15~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux15~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux15~3 .lut_mask = "fefa";
defparam \__datapath|__Mux2_alu_A|Mux15~3 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux15~3 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux15~3 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux15~3 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux15~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxv_lcell \__datapath|__alu|__add|out[0]~0 (
// Equation(s):
// \__datapath|__alu|__add|out[0]~0_combout  = \__datapath|__Mux2_alu_A|Mux15~3_combout  $ ((\__datapath|__Mux1_alu_B|Mux15~2_combout ))
// \__datapath|__alu|__add|out[0]~2  = CARRY((\__datapath|__Mux2_alu_A|Mux15~3_combout  & (\__datapath|__Mux1_alu_B|Mux15~2_combout )))
// \__datapath|__alu|__add|out[0]~2COUT1_94  = CARRY((\__datapath|__Mux2_alu_A|Mux15~3_combout  & (\__datapath|__Mux1_alu_B|Mux15~2_combout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux15~3_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux15~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__add|out[0]~2 ),
	.cout1(\__datapath|__alu|__add|out[0]~2COUT1_94 ));
// synopsys translate_off
defparam \__datapath|__alu|__add|out[0]~0 .lut_mask = "6688";
defparam \__datapath|__alu|__add|out[0]~0 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__add|out[0]~0 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[0]~0 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[0]~0 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|out[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxv_lcell \__datapath|__alu|__add|out[1]~5 (
// Equation(s):
// \__datapath|__alu|__add|out[1]~5_combout  = \__datapath|__Mux2_alu_A|Mux14~4  $ (\__datapath|__Mux1_alu_B|Mux14~3_combout  $ ((\__datapath|__alu|__add|out[0]~2 )))
// \__datapath|__alu|__add|out[1]~7  = CARRY((\__datapath|__Mux2_alu_A|Mux14~4  & (!\__datapath|__Mux1_alu_B|Mux14~3_combout  & !\__datapath|__alu|__add|out[0]~2 )) # (!\__datapath|__Mux2_alu_A|Mux14~4  & ((!\__datapath|__alu|__add|out[0]~2 ) # 
// (!\__datapath|__Mux1_alu_B|Mux14~3_combout ))))
// \__datapath|__alu|__add|out[1]~7COUT1_96  = CARRY((\__datapath|__Mux2_alu_A|Mux14~4  & (!\__datapath|__Mux1_alu_B|Mux14~3_combout  & !\__datapath|__alu|__add|out[0]~2COUT1_94 )) # (!\__datapath|__Mux2_alu_A|Mux14~4  & 
// ((!\__datapath|__alu|__add|out[0]~2COUT1_94 ) # (!\__datapath|__Mux1_alu_B|Mux14~3_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux14~4 ),
	.datab(\__datapath|__Mux1_alu_B|Mux14~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\__datapath|__alu|__add|out[0]~2 ),
	.cin1(\__datapath|__alu|__add|out[0]~2COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__add|out[1]~7 ),
	.cout1(\__datapath|__alu|__add|out[1]~7COUT1_96 ));
// synopsys translate_off
defparam \__datapath|__alu|__add|out[1]~5 .cin0_used = "true";
defparam \__datapath|__alu|__add|out[1]~5 .cin1_used = "true";
defparam \__datapath|__alu|__add|out[1]~5 .lut_mask = "9617";
defparam \__datapath|__alu|__add|out[1]~5 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__add|out[1]~5 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[1]~5 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[1]~5 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__add|out[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxv_lcell \__datapath|__alu|__add|out[2]~10 (
// Equation(s):
// \__datapath|__alu|__add|out[2]~10_combout  = \__datapath|__Mux1_alu_B|Mux13~3_combout  $ (\__datapath|__Mux2_alu_A|Mux13~2  $ ((!\__datapath|__alu|__add|out[1]~7 )))
// \__datapath|__alu|__add|out[2]~12  = CARRY((\__datapath|__Mux1_alu_B|Mux13~3_combout  & ((\__datapath|__Mux2_alu_A|Mux13~2 ) # (!\__datapath|__alu|__add|out[1]~7COUT1_96 ))) # (!\__datapath|__Mux1_alu_B|Mux13~3_combout  & (\__datapath|__Mux2_alu_A|Mux13~2 
//  & !\__datapath|__alu|__add|out[1]~7COUT1_96 )))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux13~3_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux13~2 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\__datapath|__alu|__add|out[1]~7 ),
	.cin1(\__datapath|__alu|__add|out[1]~7COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[2]~10_combout ),
	.regout(),
	.cout(\__datapath|__alu|__add|out[2]~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|out[2]~10 .cin0_used = "true";
defparam \__datapath|__alu|__add|out[2]~10 .cin1_used = "true";
defparam \__datapath|__alu|__add|out[2]~10 .lut_mask = "698e";
defparam \__datapath|__alu|__add|out[2]~10 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__add|out[2]~10 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[2]~10 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[2]~10 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__add|out[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N1
maxv_lcell \__datapath|__IR|out[4] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux11~0  = (\__controller|Mux2_alu_A [0] & (((F9_out[4] & \__controller|Mux2_alu_A [1]))))
// \__datapath|__IR|out [4] = DFFEAS(\__datapath|__Mux2_alu_A|Mux11~0 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [4], , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux2_alu_A [0]),
	.datab(vcc),
	.datac(\__mem|out [4]),
	.datad(\__controller|Mux2_alu_A [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux11~0 ),
	.regout(\__datapath|__IR|out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[4] .lut_mask = "a000";
defparam \__datapath|__IR|out[4] .operation_mode = "normal";
defparam \__datapath|__IR|out[4] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[4] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[4] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxv_lcell \__datapath|__Mux2_alu_A|Mux11~1 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux11~1_combout  = (\__datapath|__Mux2_alu_A|Mux14~0_combout  & ((\__datapath|__Mux2_alu_A|Mux14~1_combout  & ((\__datapath|__RF|__mux1|Mux11~4_combout ))) # (!\__datapath|__Mux2_alu_A|Mux14~1_combout  & 
// (\__datapath|__Mux2_alu_A|Mux11~0 )))) # (!\__datapath|__Mux2_alu_A|Mux14~0_combout  & (((!\__datapath|__Mux2_alu_A|Mux14~1_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux11~0 ),
	.datab(\__datapath|__Mux2_alu_A|Mux14~0_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux14~1_combout ),
	.datad(\__datapath|__RF|__mux1|Mux11~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux11~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux11~1 .lut_mask = "cb0b";
defparam \__datapath|__Mux2_alu_A|Mux11~1 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux11~1 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux11~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux11~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux11~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxv_lcell \__datapath|__tmpA|out[4] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux11~2  = (\__datapath|__Mux2_alu_A|Mux9~0_combout  & ((\__datapath|__Mux2_alu_A|Mux11~1_combout  & (\__datapath|__IR|out [4])) # (!\__datapath|__Mux2_alu_A|Mux11~1_combout  & ((F10_out[4]))))) # 
// (!\__datapath|__Mux2_alu_A|Mux9~0_combout  & (((\__datapath|__Mux2_alu_A|Mux11~1_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux2_alu_A|Mux9~0_combout ),
	.datab(\__datapath|__IR|out [4]),
	.datac(\__datapath|__RF|__mux1|Mux11~4_combout ),
	.datad(\__datapath|__Mux2_alu_A|Mux11~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux11~2 ),
	.regout(\__datapath|__tmpA|out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[4] .lut_mask = "dda0";
defparam \__datapath|__tmpA|out[4] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[4] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[4] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[4] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxv_lcell \__datapath|__RF|r4|out[4] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux11~0  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__Mux5_RF_read2|Mux1~0  & (\__datapath|__RF|r6|out [4])) # 
// (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((F5_out[4])))))
// \__datapath|__RF|r4|out [4] = DFFEAS(\__datapath|__RF|__mux2|Mux11~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , \__datapath|__Mux6_RF_dataIn|out[4]~3_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r6|out [4]),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[4]~3_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux11~0 ),
	.regout(\__datapath|__RF|r4|out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[4] .lut_mask = "ee30";
defparam \__datapath|__RF|r4|out[4] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[4] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[4] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[4] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r4|out[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxv_lcell \__datapath|__RF|r6|out[4] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux11~0  = (\__datapath|__IR|out [10] & (((F7_out[4]) # (\__datapath|__IR|out [9])))) # (!\__datapath|__IR|out [10] & (\__datapath|__RF|r4|out [4] & ((!\__datapath|__IR|out [9]))))
// \__datapath|__RF|r6|out [4] = DFFEAS(\__datapath|__RF|__mux1|Mux11~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[4]~3_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r4|out [4]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[4]~3_combout ),
	.datad(\__datapath|__IR|out [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux11~0 ),
	.regout(\__datapath|__RF|r6|out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[4] .lut_mask = "cce2";
defparam \__datapath|__RF|r6|out[4] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[4] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[4] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[4] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxv_lcell \__datapath|__RF|r7|out[4] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux11~1  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|__mux2|Mux11~0  & ((F8_out[4]))) # (!\__datapath|__RF|__mux2|Mux11~0  & (\__datapath|__RF|r5|out [4])))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & 
// (((\__datapath|__RF|__mux2|Mux11~0 ))))
// \__datapath|__RF|r7|out [4] = DFFEAS(\__datapath|__RF|__mux2|Mux11~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[4]~3_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r5|out [4]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[4]~3_combout ),
	.datad(\__datapath|__RF|__mux2|Mux11~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux11~1 ),
	.regout(\__datapath|__RF|r7|out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[4] .lut_mask = "f588";
defparam \__datapath|__RF|r7|out[4] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[4] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[4] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[4] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxv_lcell \__datapath|__RF|r5|out[4] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux11~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux11~0  & (\__datapath|__RF|r7|out [4])) # (!\__datapath|__RF|__mux1|Mux11~0  & ((F6_out[4]))))) # (!\__datapath|__IR|out [9] & (((\__datapath|__RF|__mux1|Mux11~0 
// ))))
// \__datapath|__RF|r5|out [4] = DFFEAS(\__datapath|__RF|__mux1|Mux11~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[4]~3_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__RF|r7|out [4]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[4]~3_combout ),
	.datad(\__datapath|__RF|__mux1|Mux11~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux11~1 ),
	.regout(\__datapath|__RF|r5|out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[4] .lut_mask = "dda0";
defparam \__datapath|__RF|r5|out[4] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[4] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[4] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[4] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N7
maxv_lcell \__datapath|__RF|r0|out[4] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux11~2  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|r1|out [4]) # ((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & (((F1_out[4] & !\__datapath|__Mux5_RF_read2|Mux1~0 ))))
// \__datapath|__RF|r0|out [4] = DFFEAS(\__datapath|__RF|__mux2|Mux11~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , \__datapath|__Mux6_RF_dataIn|out[4]~3_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r1|out [4]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[4]~3_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux11~2 ),
	.regout(\__datapath|__RF|r0|out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[4] .lut_mask = "aad8";
defparam \__datapath|__RF|r0|out[4] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[4] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r0|out[4] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[4] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r0|out[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxv_lcell \__datapath|__RF|r3|out[4] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux11~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux11~2  & ((F4_out[4]))) # (!\__datapath|__RF|__mux2|Mux11~2  & (\__datapath|__RF|r2|out [4])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux11~2 ))))
// \__datapath|__RF|r3|out [4] = DFFEAS(\__datapath|__RF|__mux2|Mux11~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[4]~3_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datab(\__datapath|__RF|r2|out [4]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[4]~3_combout ),
	.datad(\__datapath|__RF|__mux2|Mux11~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux11~3 ),
	.regout(\__datapath|__RF|r3|out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[4] .lut_mask = "f588";
defparam \__datapath|__RF|r3|out[4] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[4] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[4] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[4] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxv_lcell \__datapath|__Mux1_alu_B|Mux11~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux11~0_combout  = (!\__controller|Mux1_alu_B [0] & ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux11~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux11~3 )))))

	.clk(gnd),
	.dataa(\__controller|Mux1_alu_B [0]),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux11~1 ),
	.datad(\__datapath|__RF|__mux2|Mux11~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux11~0 .lut_mask = "5140";
defparam \__datapath|__Mux1_alu_B|Mux11~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux11~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux11~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux11~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxv_lcell \__datapath|__Mux1_alu_B|Mux11~1 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux11~1_combout  = (\__datapath|__Mux1_alu_B|Mux12~0_combout  & ((\__datapath|__Mux1_alu_B|Mux11~0_combout ) # ((\__controller|Mux1_alu_B [0] & \__datapath|__IR|out [4]))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux12~0_combout ),
	.datab(\__controller|Mux1_alu_B [0]),
	.datac(\__datapath|__IR|out [4]),
	.datad(\__datapath|__Mux1_alu_B|Mux11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux11~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux11~1 .lut_mask = "aa80";
defparam \__datapath|__Mux1_alu_B|Mux11~1 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux11~1 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux11~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux11~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux11~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N3
maxv_lcell \__datapath|__IR|out[3] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux12~0  = ((\__controller|Mux2_alu_A [1] & (F9_out[3] & \__controller|Mux2_alu_A [0])))
// \__datapath|__IR|out [3] = DFFEAS(\__datapath|__Mux2_alu_A|Mux12~0 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [3], , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__controller|Mux2_alu_A [1]),
	.datac(\__mem|out [3]),
	.datad(\__controller|Mux2_alu_A [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux12~0 ),
	.regout(\__datapath|__IR|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[3] .lut_mask = "c000";
defparam \__datapath|__IR|out[3] .operation_mode = "normal";
defparam \__datapath|__IR|out[3] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[3] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[3] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N2
maxv_lcell \__datapath|__Mux2_alu_A|Mux12~1 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux12~1_combout  = (\__datapath|__Mux2_alu_A|Mux14~0_combout  & ((\__datapath|__Mux2_alu_A|Mux14~1_combout  & ((\__datapath|__RF|__mux1|Mux12~4_combout ))) # (!\__datapath|__Mux2_alu_A|Mux14~1_combout  & 
// (\__datapath|__Mux2_alu_A|Mux12~0 )))) # (!\__datapath|__Mux2_alu_A|Mux14~0_combout  & (((!\__datapath|__Mux2_alu_A|Mux14~1_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux14~0_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux12~0 ),
	.datac(\__datapath|__RF|__mux1|Mux12~4_combout ),
	.datad(\__datapath|__Mux2_alu_A|Mux14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux12~1 .lut_mask = "a0dd";
defparam \__datapath|__Mux2_alu_A|Mux12~1 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux12~1 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux12~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux12~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N0
maxv_lcell \__datapath|__tmpA|out[3] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux12~2  = (\__datapath|__Mux2_alu_A|Mux9~0_combout  & ((\__datapath|__Mux2_alu_A|Mux12~1_combout  & (\__datapath|__IR|out [3])) # (!\__datapath|__Mux2_alu_A|Mux12~1_combout  & ((F10_out[3]))))) # 
// (!\__datapath|__Mux2_alu_A|Mux9~0_combout  & (((\__datapath|__Mux2_alu_A|Mux12~1_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [3]),
	.datab(\__datapath|__Mux2_alu_A|Mux9~0_combout ),
	.datac(\__datapath|__RF|__mux1|Mux12~4_combout ),
	.datad(\__datapath|__Mux2_alu_A|Mux12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux12~2 ),
	.regout(\__datapath|__tmpA|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[3] .lut_mask = "bbc0";
defparam \__datapath|__tmpA|out[3] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[3] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[3] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[3] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxv_lcell \__datapath|__alu|__add|out[3]~25 (
// Equation(s):
// \__datapath|__alu|__add|out[3]~25_combout  = \__datapath|__Mux2_alu_A|Mux12~2  $ (\__datapath|__Mux1_alu_B|Mux12~2_combout  $ ((\__datapath|__alu|__add|out[2]~12 )))
// \__datapath|__alu|__add|out[3]~27  = CARRY((\__datapath|__Mux2_alu_A|Mux12~2  & (!\__datapath|__Mux1_alu_B|Mux12~2_combout  & !\__datapath|__alu|__add|out[2]~12 )) # (!\__datapath|__Mux2_alu_A|Mux12~2  & ((!\__datapath|__alu|__add|out[2]~12 ) # 
// (!\__datapath|__Mux1_alu_B|Mux12~2_combout ))))
// \__datapath|__alu|__add|out[3]~27COUT1_98  = CARRY((\__datapath|__Mux2_alu_A|Mux12~2  & (!\__datapath|__Mux1_alu_B|Mux12~2_combout  & !\__datapath|__alu|__add|out[2]~12 )) # (!\__datapath|__Mux2_alu_A|Mux12~2  & ((!\__datapath|__alu|__add|out[2]~12 ) # 
// (!\__datapath|__Mux1_alu_B|Mux12~2_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux12~2 ),
	.datab(\__datapath|__Mux1_alu_B|Mux12~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__add|out[2]~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[3]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__add|out[3]~27 ),
	.cout1(\__datapath|__alu|__add|out[3]~27COUT1_98 ));
// synopsys translate_off
defparam \__datapath|__alu|__add|out[3]~25 .cin_used = "true";
defparam \__datapath|__alu|__add|out[3]~25 .lut_mask = "9617";
defparam \__datapath|__alu|__add|out[3]~25 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__add|out[3]~25 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[3]~25 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[3]~25 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__add|out[3]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxv_lcell \__datapath|__alu|__add|out[4]~35 (
// Equation(s):
// \__datapath|__alu|__add|out[4]~35_combout  = \__datapath|__Mux2_alu_A|Mux11~2  $ (\__datapath|__Mux1_alu_B|Mux11~1_combout  $ ((!(!\__datapath|__alu|__add|out[2]~12  & \__datapath|__alu|__add|out[3]~27 ) # (\__datapath|__alu|__add|out[2]~12  & 
// \__datapath|__alu|__add|out[3]~27COUT1_98 ))))
// \__datapath|__alu|__add|out[4]~37  = CARRY((\__datapath|__Mux2_alu_A|Mux11~2  & ((\__datapath|__Mux1_alu_B|Mux11~1_combout ) # (!\__datapath|__alu|__add|out[3]~27 ))) # (!\__datapath|__Mux2_alu_A|Mux11~2  & (\__datapath|__Mux1_alu_B|Mux11~1_combout  & 
// !\__datapath|__alu|__add|out[3]~27 )))
// \__datapath|__alu|__add|out[4]~37COUT1_100  = CARRY((\__datapath|__Mux2_alu_A|Mux11~2  & ((\__datapath|__Mux1_alu_B|Mux11~1_combout ) # (!\__datapath|__alu|__add|out[3]~27COUT1_98 ))) # (!\__datapath|__Mux2_alu_A|Mux11~2  & 
// (\__datapath|__Mux1_alu_B|Mux11~1_combout  & !\__datapath|__alu|__add|out[3]~27COUT1_98 )))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux11~2 ),
	.datab(\__datapath|__Mux1_alu_B|Mux11~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__add|out[2]~12 ),
	.cin0(\__datapath|__alu|__add|out[3]~27 ),
	.cin1(\__datapath|__alu|__add|out[3]~27COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[4]~35_combout ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__add|out[4]~37 ),
	.cout1(\__datapath|__alu|__add|out[4]~37COUT1_100 ));
// synopsys translate_off
defparam \__datapath|__alu|__add|out[4]~35 .cin0_used = "true";
defparam \__datapath|__alu|__add|out[4]~35 .cin1_used = "true";
defparam \__datapath|__alu|__add|out[4]~35 .cin_used = "true";
defparam \__datapath|__alu|__add|out[4]~35 .lut_mask = "698e";
defparam \__datapath|__alu|__add|out[4]~35 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__add|out[4]~35 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[4]~35 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[4]~35 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__add|out[4]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxv_lcell \__datapath|__alu|__add|out[5]~45 (
// Equation(s):
// \__datapath|__alu|__add|out[5]~45_combout  = \__datapath|__Mux2_alu_A|Mux10~2  $ (\__datapath|__Mux1_alu_B|Mux10~1_combout  $ (((!\__datapath|__alu|__add|out[2]~12  & \__datapath|__alu|__add|out[4]~37 ) # (\__datapath|__alu|__add|out[2]~12  & 
// \__datapath|__alu|__add|out[4]~37COUT1_100 ))))
// \__datapath|__alu|__add|out[5]~47  = CARRY((\__datapath|__Mux2_alu_A|Mux10~2  & (!\__datapath|__Mux1_alu_B|Mux10~1_combout  & !\__datapath|__alu|__add|out[4]~37 )) # (!\__datapath|__Mux2_alu_A|Mux10~2  & ((!\__datapath|__alu|__add|out[4]~37 ) # 
// (!\__datapath|__Mux1_alu_B|Mux10~1_combout ))))
// \__datapath|__alu|__add|out[5]~47COUT1_102  = CARRY((\__datapath|__Mux2_alu_A|Mux10~2  & (!\__datapath|__Mux1_alu_B|Mux10~1_combout  & !\__datapath|__alu|__add|out[4]~37COUT1_100 )) # (!\__datapath|__Mux2_alu_A|Mux10~2  & 
// ((!\__datapath|__alu|__add|out[4]~37COUT1_100 ) # (!\__datapath|__Mux1_alu_B|Mux10~1_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux10~2 ),
	.datab(\__datapath|__Mux1_alu_B|Mux10~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__add|out[2]~12 ),
	.cin0(\__datapath|__alu|__add|out[4]~37 ),
	.cin1(\__datapath|__alu|__add|out[4]~37COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[5]~45_combout ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__add|out[5]~47 ),
	.cout1(\__datapath|__alu|__add|out[5]~47COUT1_102 ));
// synopsys translate_off
defparam \__datapath|__alu|__add|out[5]~45 .cin0_used = "true";
defparam \__datapath|__alu|__add|out[5]~45 .cin1_used = "true";
defparam \__datapath|__alu|__add|out[5]~45 .cin_used = "true";
defparam \__datapath|__alu|__add|out[5]~45 .lut_mask = "9617";
defparam \__datapath|__alu|__add|out[5]~45 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__add|out[5]~45 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[5]~45 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[5]~45 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__add|out[5]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxv_lcell \__datapath|__alu|__add|Add0~9 (
// Equation(s):
// \__datapath|__alu|__add|Add0~9_combout  = (\__controller|ALU_op~regout  & (((!\__datapath|__Mux1_alu_B|Mux10~1_combout )) # (!\__datapath|__Mux2_alu_A|Mux10~2 ))) # (!\__controller|ALU_op~regout  & (((\__datapath|__alu|__add|out[5]~45_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux10~2 ),
	.datab(\__datapath|__Mux1_alu_B|Mux10~1_combout ),
	.datac(\__controller|ALU_op~regout ),
	.datad(\__datapath|__alu|__add|out[5]~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|Add0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|Add0~9 .lut_mask = "7f70";
defparam \__datapath|__alu|__add|Add0~9 .operation_mode = "normal";
defparam \__datapath|__alu|__add|Add0~9 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|Add0~9 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|Add0~9 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|Add0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxv_lcell \__datapath|__T1|out[15]~1 (
// Equation(s):
// \__datapath|__T1|out[15]~1_combout  = (((!\__controller|T1write~regout )) # (!\proc_rst~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\proc_rst~combout ),
	.datac(\__controller|T1write~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__T1|out[15]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[15]~1 .lut_mask = "3f3f";
defparam \__datapath|__T1|out[15]~1 .operation_mode = "normal";
defparam \__datapath|__T1|out[15]~1 .output_mode = "comb_only";
defparam \__datapath|__T1|out[15]~1 .register_cascade_mode = "off";
defparam \__datapath|__T1|out[15]~1 .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[15]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxv_lcell \__datapath|__T1|out[5] (
// Equation(s):
// \__datapath|__T1|out [5] = DFFEAS((((!\__controller|T1write~regout  & \__datapath|__alu|__add|Add0~9_combout ))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|T1write~regout ),
	.datad(\__datapath|__alu|__add|Add0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[5] .lut_mask = "0f00";
defparam \__datapath|__T1|out[5] .operation_mode = "normal";
defparam \__datapath|__T1|out[5] .output_mode = "reg_only";
defparam \__datapath|__T1|out[5] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[5] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N6
maxv_lcell \__datapath|__Mux6_RF_dataIn|out[5]~4 (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[5]~4_combout  = ((\__controller|Mux6_RF_dataIn~regout  & ((\__datapath|__T1|out [5]))) # (!\__controller|Mux6_RF_dataIn~regout  & (\__mem|out [5])))

	.clk(gnd),
	.dataa(\__mem|out [5]),
	.datab(\__datapath|__T1|out [5]),
	.datac(vcc),
	.datad(\__controller|Mux6_RF_dataIn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[5]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux6_RF_dataIn|out[5]~4 .lut_mask = "ccaa";
defparam \__datapath|__Mux6_RF_dataIn|out[5]~4 .operation_mode = "normal";
defparam \__datapath|__Mux6_RF_dataIn|out[5]~4 .output_mode = "comb_only";
defparam \__datapath|__Mux6_RF_dataIn|out[5]~4 .register_cascade_mode = "off";
defparam \__datapath|__Mux6_RF_dataIn|out[5]~4 .sum_lutc_input = "datac";
defparam \__datapath|__Mux6_RF_dataIn|out[5]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxv_lcell \__datapath|__RF|r5|out[5] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux10~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux10~0  & (\__datapath|__RF|r7|out [5])) # (!\__datapath|__RF|__mux1|Mux10~0  & ((F6_out[5]))))) # (!\__datapath|__IR|out [9] & (((\__datapath|__RF|__mux1|Mux10~0 
// ))))
// \__datapath|__RF|r5|out [5] = DFFEAS(\__datapath|__RF|__mux1|Mux10~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[5]~4_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__RF|r7|out [5]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[5]~4_combout ),
	.datad(\__datapath|__RF|__mux1|Mux10~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux10~1 ),
	.regout(\__datapath|__RF|r5|out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[5] .lut_mask = "dda0";
defparam \__datapath|__RF|r5|out[5] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[5] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[5] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[5] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxv_lcell \__datapath|__RF|__mux1|Mux10~4 (
// Equation(s):
// \__datapath|__RF|__mux1|Mux10~4_combout  = ((\__datapath|__IR|out [11] & (\__datapath|__RF|__mux1|Mux10~1 )) # (!\__datapath|__IR|out [11] & ((\__datapath|__RF|__mux1|Mux10~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__IR|out [11]),
	.datac(\__datapath|__RF|__mux1|Mux10~1 ),
	.datad(\__datapath|__RF|__mux1|Mux10~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux10~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|__mux1|Mux10~4 .lut_mask = "f3c0";
defparam \__datapath|__RF|__mux1|Mux10~4 .operation_mode = "normal";
defparam \__datapath|__RF|__mux1|Mux10~4 .output_mode = "comb_only";
defparam \__datapath|__RF|__mux1|Mux10~4 .register_cascade_mode = "off";
defparam \__datapath|__RF|__mux1|Mux10~4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|__mux1|Mux10~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxv_lcell \__datapath|__Mux9_memDataIn|out[5]~28 (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[5]~28_combout  = ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux10~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux10~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux10~1 ),
	.datad(\__datapath|__RF|__mux2|Mux10~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[5]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux9_memDataIn|out[5]~28 .lut_mask = "f3c0";
defparam \__datapath|__Mux9_memDataIn|out[5]~28 .operation_mode = "normal";
defparam \__datapath|__Mux9_memDataIn|out[5]~28 .output_mode = "comb_only";
defparam \__datapath|__Mux9_memDataIn|out[5]~28 .register_cascade_mode = "off";
defparam \__datapath|__Mux9_memDataIn|out[5]~28 .sum_lutc_input = "datac";
defparam \__datapath|__Mux9_memDataIn|out[5]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxv_lcell \__mem|Decoder0~4 (
// Equation(s):
// \__mem|Decoder0~4_combout  = (!\__datapath|__T1|out [2] & (!\__datapath|__T1|out [0] & (!\__datapath|__T1|out [3] & \__datapath|__T1|out [1])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__T1|out [3]),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~4 .lut_mask = "0100";
defparam \__mem|Decoder0~4 .operation_mode = "normal";
defparam \__mem|Decoder0~4 .output_mode = "comb_only";
defparam \__mem|Decoder0~4 .register_cascade_mode = "off";
defparam \__mem|Decoder0~4 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N9
maxv_lcell \__mem|Decoder0~5 (
// Equation(s):
// \__mem|Decoder0~5_combout  = (((\__mem|Decoder0~4_combout  & \__datapath|__T1|out [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__mem|Decoder0~4_combout ),
	.datad(\__datapath|__T1|out [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~5 .lut_mask = "f000";
defparam \__mem|Decoder0~5 .operation_mode = "normal";
defparam \__mem|Decoder0~5 .output_mode = "comb_only";
defparam \__mem|Decoder0~5 .register_cascade_mode = "off";
defparam \__mem|Decoder0~5 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxv_lcell \__mem|mem[18][5] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[5]~29  = (\__controller|Mux9_memDataIn~regout  & (((\__datapath|__Mux9_memDataIn|out[5]~28_combout )))) # (!\__controller|Mux9_memDataIn~regout  & (\__datapath|__RF|__mux1|Mux10~4_combout ))
// \__mem|mem[18][5]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[5]~29 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux9_memDataIn~regout ),
	.datab(\__datapath|__RF|__mux1|Mux10~4_combout ),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[5]~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.regout(\__mem|mem[18][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][5] .lut_mask = "ee44";
defparam \__mem|mem[18][5] .operation_mode = "normal";
defparam \__mem|mem[18][5] .output_mode = "reg_and_comb";
defparam \__mem|mem[18][5] .register_cascade_mode = "off";
defparam \__mem|mem[18][5] .sum_lutc_input = "datac";
defparam \__mem|mem[18][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N0
maxv_lcell \__mem|Decoder0~30 (
// Equation(s):
// \__mem|Decoder0~30_combout  = (\__datapath|__T1|out [0] & (\__datapath|__T1|out [1] & (\__datapath|__T1|out [2] & \__datapath|__T1|out [3])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__T1|out [2]),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~30 .lut_mask = "8000";
defparam \__mem|Decoder0~30 .operation_mode = "normal";
defparam \__mem|Decoder0~30 .output_mode = "comb_only";
defparam \__mem|Decoder0~30 .register_cascade_mode = "off";
defparam \__mem|Decoder0~30 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N3
maxv_lcell \__mem|Decoder0~31 (
// Equation(s):
// \__mem|Decoder0~31_combout  = ((\__datapath|__T1|out [4] & ((\__mem|Decoder0~30_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__mem|Decoder0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~31 .lut_mask = "cc00";
defparam \__mem|Decoder0~31 .operation_mode = "normal";
defparam \__mem|Decoder0~31 .output_mode = "comb_only";
defparam \__mem|Decoder0~31 .register_cascade_mode = "off";
defparam \__mem|Decoder0~31 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N5
maxv_lcell \__mem|mem[31][5] (
// Equation(s):
// \__mem|mem[31][5]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , \__datapath|__Mux9_memDataIn|out[5]~29 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][5] .lut_mask = "0000";
defparam \__mem|mem[31][5] .operation_mode = "normal";
defparam \__mem|mem[31][5] .output_mode = "reg_only";
defparam \__mem|mem[31][5] .register_cascade_mode = "off";
defparam \__mem|mem[31][5] .sum_lutc_input = "datac";
defparam \__mem|mem[31][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N5
maxv_lcell \__mem|Decoder0~28 (
// Equation(s):
// \__mem|Decoder0~28_combout  = (\__datapath|__T1|out [0] & (\__datapath|__T1|out [1] & (!\__datapath|__T1|out [2] & !\__datapath|__T1|out [3])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__T1|out [2]),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~28 .lut_mask = "0008";
defparam \__mem|Decoder0~28 .operation_mode = "normal";
defparam \__mem|Decoder0~28 .output_mode = "comb_only";
defparam \__mem|Decoder0~28 .register_cascade_mode = "off";
defparam \__mem|Decoder0~28 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N3
maxv_lcell \__mem|Decoder0~29 (
// Equation(s):
// \__mem|Decoder0~29_combout  = (\__mem|Decoder0~28_combout  & (((\__datapath|__T1|out [4]))))

	.clk(gnd),
	.dataa(\__mem|Decoder0~28_combout ),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~29 .lut_mask = "a0a0";
defparam \__mem|Decoder0~29 .operation_mode = "normal";
defparam \__mem|Decoder0~29 .output_mode = "comb_only";
defparam \__mem|Decoder0~29 .register_cascade_mode = "off";
defparam \__mem|Decoder0~29 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxv_lcell \__mem|mem[19][5] (
// Equation(s):
// \__mem|mem[19][5]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , \__datapath|__Mux9_memDataIn|out[5]~29 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][5] .lut_mask = "0000";
defparam \__mem|mem[19][5] .operation_mode = "normal";
defparam \__mem|mem[19][5] .output_mode = "reg_only";
defparam \__mem|mem[19][5] .register_cascade_mode = "off";
defparam \__mem|mem[19][5] .sum_lutc_input = "datac";
defparam \__mem|mem[19][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxv_lcell \__mem|Decoder0~26 (
// Equation(s):
// \__mem|Decoder0~26_combout  = (!\__datapath|__T1|out [3] & (\__datapath|__T1|out [1] & (\__datapath|__T1|out [0] & \__datapath|__T1|out [2])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__T1|out [0]),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~26 .lut_mask = "4000";
defparam \__mem|Decoder0~26 .operation_mode = "normal";
defparam \__mem|Decoder0~26 .output_mode = "comb_only";
defparam \__mem|Decoder0~26 .register_cascade_mode = "off";
defparam \__mem|Decoder0~26 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxv_lcell \__mem|Decoder0~27 (
// Equation(s):
// \__mem|Decoder0~27_combout  = (((\__datapath|__T1|out [4] & \__mem|Decoder0~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__mem|Decoder0~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~27 .lut_mask = "f000";
defparam \__mem|Decoder0~27 .operation_mode = "normal";
defparam \__mem|Decoder0~27 .output_mode = "comb_only";
defparam \__mem|Decoder0~27 .register_cascade_mode = "off";
defparam \__mem|Decoder0~27 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N7
maxv_lcell \__mem|mem[23][5] (
// Equation(s):
// \__mem|Mux10~7  = (\__datapath|__T1|out [2] & (((D1_mem[23][5]) # (\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & (\__mem|mem[19][5]~regout  & ((!\__datapath|__T1|out [3]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[19][5]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~7 ),
	.regout(\__mem|mem[23][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][5] .lut_mask = "aae4";
defparam \__mem|mem[23][5] .operation_mode = "normal";
defparam \__mem|mem[23][5] .output_mode = "comb_only";
defparam \__mem|mem[23][5] .register_cascade_mode = "off";
defparam \__mem|mem[23][5] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N7
maxv_lcell \__mem|Decoder0~24 (
// Equation(s):
// \__mem|Decoder0~24_combout  = (\__datapath|__T1|out [0] & (\__datapath|__T1|out [1] & (!\__datapath|__T1|out [2] & \__datapath|__T1|out [3])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__T1|out [2]),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~24 .lut_mask = "0800";
defparam \__mem|Decoder0~24 .operation_mode = "normal";
defparam \__mem|Decoder0~24 .output_mode = "comb_only";
defparam \__mem|Decoder0~24 .register_cascade_mode = "off";
defparam \__mem|Decoder0~24 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N2
maxv_lcell \__mem|Decoder0~25 (
// Equation(s):
// \__mem|Decoder0~25_combout  = ((\__mem|Decoder0~24_combout  & (\__datapath|__T1|out [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__mem|Decoder0~24_combout ),
	.datac(\__datapath|__T1|out [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~25 .lut_mask = "c0c0";
defparam \__mem|Decoder0~25 .operation_mode = "normal";
defparam \__mem|Decoder0~25 .output_mode = "comb_only";
defparam \__mem|Decoder0~25 .register_cascade_mode = "off";
defparam \__mem|Decoder0~25 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N8
maxv_lcell \__mem|mem[27][5] (
// Equation(s):
// \__mem|Mux10~8  = (\__datapath|__T1|out [3] & ((\__mem|Mux10~7  & (\__mem|mem[31][5]~regout )) # (!\__mem|Mux10~7  & ((D1_mem[27][5]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux10~7 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[31][5]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__mem|Mux10~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~8 ),
	.regout(\__mem|mem[27][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][5] .lut_mask = "bbc0";
defparam \__mem|mem[27][5] .operation_mode = "normal";
defparam \__mem|mem[27][5] .output_mode = "comb_only";
defparam \__mem|mem[27][5] .register_cascade_mode = "off";
defparam \__mem|mem[27][5] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxv_lcell \__mem|Decoder0~2 (
// Equation(s):
// \__mem|Decoder0~2_combout  = (!\__datapath|__T1|out [0] & (\__datapath|__T1|out [1] & (!\__datapath|__T1|out [2] & \__datapath|__T1|out [3])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__T1|out [2]),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~2 .lut_mask = "0400";
defparam \__mem|Decoder0~2 .operation_mode = "normal";
defparam \__mem|Decoder0~2 .output_mode = "comb_only";
defparam \__mem|Decoder0~2 .register_cascade_mode = "off";
defparam \__mem|Decoder0~2 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxv_lcell \__mem|Decoder0~3 (
// Equation(s):
// \__mem|Decoder0~3_combout  = (\__mem|Decoder0~2_combout  & (((\__datapath|__T1|out [4]))))

	.clk(gnd),
	.dataa(\__mem|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~3 .lut_mask = "a0a0";
defparam \__mem|Decoder0~3 .operation_mode = "normal";
defparam \__mem|Decoder0~3 .output_mode = "comb_only";
defparam \__mem|Decoder0~3 .register_cascade_mode = "off";
defparam \__mem|Decoder0~3 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxv_lcell \__mem|mem[26][5] (
// Equation(s):
// \__mem|Mux10~0  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[26][5]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[18][5]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[18][5]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~0 ),
	.regout(\__mem|mem[26][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][5] .lut_mask = "fa44";
defparam \__mem|mem[26][5] .operation_mode = "normal";
defparam \__mem|mem[26][5] .output_mode = "comb_only";
defparam \__mem|mem[26][5] .register_cascade_mode = "off";
defparam \__mem|mem[26][5] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N1
maxv_lcell \__mem|Decoder0~6 (
// Equation(s):
// \__mem|Decoder0~6_combout  = (\__datapath|__T1|out [2] & (\__datapath|__T1|out [1] & (!\__datapath|__T1|out [0] & \__datapath|__T1|out [3])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__T1|out [0]),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~6 .lut_mask = "0800";
defparam \__mem|Decoder0~6 .operation_mode = "normal";
defparam \__mem|Decoder0~6 .output_mode = "comb_only";
defparam \__mem|Decoder0~6 .register_cascade_mode = "off";
defparam \__mem|Decoder0~6 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N0
maxv_lcell \__mem|Decoder0~7 (
// Equation(s):
// \__mem|Decoder0~7_combout  = (((\__datapath|__T1|out [4] & \__mem|Decoder0~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__mem|Decoder0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~7 .lut_mask = "f000";
defparam \__mem|Decoder0~7 .operation_mode = "normal";
defparam \__mem|Decoder0~7 .output_mode = "comb_only";
defparam \__mem|Decoder0~7 .register_cascade_mode = "off";
defparam \__mem|Decoder0~7 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxv_lcell \__mem|mem[30][5] (
// Equation(s):
// \__mem|mem[30][5]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , \__datapath|__Mux9_memDataIn|out[5]~29 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][5] .lut_mask = "0000";
defparam \__mem|mem[30][5] .operation_mode = "normal";
defparam \__mem|mem[30][5] .output_mode = "reg_only";
defparam \__mem|mem[30][5] .register_cascade_mode = "off";
defparam \__mem|mem[30][5] .sum_lutc_input = "datac";
defparam \__mem|mem[30][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxv_lcell \__mem|Decoder0~0 (
// Equation(s):
// \__mem|Decoder0~0_combout  = (\__datapath|__T1|out [2] & (!\__datapath|__T1|out [0] & (\__datapath|__T1|out [1] & !\__datapath|__T1|out [3])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__T1|out [1]),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~0 .lut_mask = "0020";
defparam \__mem|Decoder0~0 .operation_mode = "normal";
defparam \__mem|Decoder0~0 .output_mode = "comb_only";
defparam \__mem|Decoder0~0 .register_cascade_mode = "off";
defparam \__mem|Decoder0~0 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxv_lcell \__mem|Decoder0~1 (
// Equation(s):
// \__mem|Decoder0~1_combout  = (\__datapath|__T1|out [4] & (((\__mem|Decoder0~0_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(\__mem|Decoder0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~1 .lut_mask = "a0a0";
defparam \__mem|Decoder0~1 .operation_mode = "normal";
defparam \__mem|Decoder0~1 .output_mode = "comb_only";
defparam \__mem|Decoder0~1 .register_cascade_mode = "off";
defparam \__mem|Decoder0~1 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxv_lcell \__mem|mem[22][5] (
// Equation(s):
// \__mem|Mux10~1  = (\__mem|Mux10~0  & ((\__mem|mem[30][5]~regout ) # ((!\__datapath|__T1|out [2])))) # (!\__mem|Mux10~0  & (((D1_mem[22][5] & \__datapath|__T1|out [2]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|Mux10~0 ),
	.datab(\__mem|mem[30][5]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~1 ),
	.regout(\__mem|mem[22][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][5] .lut_mask = "d8aa";
defparam \__mem|mem[22][5] .operation_mode = "normal";
defparam \__mem|mem[22][5] .output_mode = "comb_only";
defparam \__mem|mem[22][5] .register_cascade_mode = "off";
defparam \__mem|mem[22][5] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N0
maxv_lcell \__mem|Decoder0~20 (
// Equation(s):
// \__mem|Decoder0~20_combout  = (!\__datapath|__T1|out [2] & (!\__datapath|__T1|out [0] & (!\__datapath|__T1|out [3] & !\__datapath|__T1|out [1])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__T1|out [3]),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~20 .lut_mask = "0001";
defparam \__mem|Decoder0~20 .operation_mode = "normal";
defparam \__mem|Decoder0~20 .output_mode = "comb_only";
defparam \__mem|Decoder0~20 .register_cascade_mode = "off";
defparam \__mem|Decoder0~20 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxv_lcell \__mem|Decoder0~21 (
// Equation(s):
// \__mem|Decoder0~21_combout  = (\__datapath|__T1|out [4] & (((\__mem|Decoder0~20_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\__mem|Decoder0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~21 .lut_mask = "aa00";
defparam \__mem|Decoder0~21 .operation_mode = "normal";
defparam \__mem|Decoder0~21 .output_mode = "comb_only";
defparam \__mem|Decoder0~21 .register_cascade_mode = "off";
defparam \__mem|Decoder0~21 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N7
maxv_lcell \__mem|mem[16][5] (
// Equation(s):
// \__mem|mem[16][5]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , \__datapath|__Mux9_memDataIn|out[5]~29 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][5] .lut_mask = "0000";
defparam \__mem|mem[16][5] .operation_mode = "normal";
defparam \__mem|mem[16][5] .output_mode = "reg_only";
defparam \__mem|mem[16][5] .register_cascade_mode = "off";
defparam \__mem|mem[16][5] .sum_lutc_input = "datac";
defparam \__mem|mem[16][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N3
maxv_lcell \__mem|Decoder0~18 (
// Equation(s):
// \__mem|Decoder0~18_combout  = (!\__datapath|__T1|out [2] & (\__datapath|__T1|out [3] & (!\__datapath|__T1|out [0] & !\__datapath|__T1|out [1])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__T1|out [0]),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~18 .lut_mask = "0004";
defparam \__mem|Decoder0~18 .operation_mode = "normal";
defparam \__mem|Decoder0~18 .output_mode = "comb_only";
defparam \__mem|Decoder0~18 .register_cascade_mode = "off";
defparam \__mem|Decoder0~18 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N9
maxv_lcell \__mem|Decoder0~19 (
// Equation(s):
// \__mem|Decoder0~19_combout  = (((\__datapath|__T1|out [4] & \__mem|Decoder0~18_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__mem|Decoder0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~19 .lut_mask = "f000";
defparam \__mem|Decoder0~19 .operation_mode = "normal";
defparam \__mem|Decoder0~19 .output_mode = "comb_only";
defparam \__mem|Decoder0~19 .register_cascade_mode = "off";
defparam \__mem|Decoder0~19 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N1
maxv_lcell \__mem|mem[24][5] (
// Equation(s):
// \__mem|Mux10~4  = (\__datapath|__T1|out [3] & (((D1_mem[24][5]) # (\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & (\__mem|mem[16][5]~regout  & ((!\__datapath|__T1|out [2]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[16][5]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~4 ),
	.regout(\__mem|mem[24][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][5] .lut_mask = "aae4";
defparam \__mem|mem[24][5] .operation_mode = "normal";
defparam \__mem|mem[24][5] .output_mode = "comb_only";
defparam \__mem|mem[24][5] .register_cascade_mode = "off";
defparam \__mem|mem[24][5] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y1_N0
maxv_lcell \__mem|Decoder0~22 (
// Equation(s):
// \__mem|Decoder0~22_combout  = (\__datapath|__T1|out [3] & (!\__datapath|__T1|out [0] & (!\__datapath|__T1|out [1] & \__datapath|__T1|out [2])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__T1|out [1]),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~22 .lut_mask = "0200";
defparam \__mem|Decoder0~22 .operation_mode = "normal";
defparam \__mem|Decoder0~22 .output_mode = "comb_only";
defparam \__mem|Decoder0~22 .register_cascade_mode = "off";
defparam \__mem|Decoder0~22 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N6
maxv_lcell \__mem|Decoder0~23 (
// Equation(s):
// \__mem|Decoder0~23_combout  = ((\__datapath|__T1|out [4] & ((\__mem|Decoder0~22_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__mem|Decoder0~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~23 .lut_mask = "cc00";
defparam \__mem|Decoder0~23 .operation_mode = "normal";
defparam \__mem|Decoder0~23 .output_mode = "comb_only";
defparam \__mem|Decoder0~23 .register_cascade_mode = "off";
defparam \__mem|Decoder0~23 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N9
maxv_lcell \__mem|mem[28][5] (
// Equation(s):
// \__mem|mem[28][5]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , \__datapath|__Mux9_memDataIn|out[5]~29 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][5] .lut_mask = "0000";
defparam \__mem|mem[28][5] .operation_mode = "normal";
defparam \__mem|mem[28][5] .output_mode = "reg_only";
defparam \__mem|mem[28][5] .register_cascade_mode = "off";
defparam \__mem|mem[28][5] .sum_lutc_input = "datac";
defparam \__mem|mem[28][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y1_N3
maxv_lcell \__mem|Decoder0~16 (
// Equation(s):
// \__mem|Decoder0~16_combout  = (!\__datapath|__T1|out [3] & (!\__datapath|__T1|out [0] & (!\__datapath|__T1|out [1] & \__datapath|__T1|out [2])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__T1|out [1]),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~16 .lut_mask = "0100";
defparam \__mem|Decoder0~16 .operation_mode = "normal";
defparam \__mem|Decoder0~16 .output_mode = "comb_only";
defparam \__mem|Decoder0~16 .register_cascade_mode = "off";
defparam \__mem|Decoder0~16 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N7
maxv_lcell \__mem|Decoder0~17 (
// Equation(s):
// \__mem|Decoder0~17_combout  = ((\__datapath|__T1|out [4] & ((\__mem|Decoder0~16_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__mem|Decoder0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~17 .lut_mask = "cc00";
defparam \__mem|Decoder0~17 .operation_mode = "normal";
defparam \__mem|Decoder0~17 .output_mode = "comb_only";
defparam \__mem|Decoder0~17 .register_cascade_mode = "off";
defparam \__mem|Decoder0~17 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N1
maxv_lcell \__mem|mem[20][5] (
// Equation(s):
// \__mem|Mux10~5  = (\__mem|Mux10~4  & ((\__mem|mem[28][5]~regout ) # ((!\__datapath|__T1|out [2])))) # (!\__mem|Mux10~4  & (((D1_mem[20][5] & \__datapath|__T1|out [2]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|Mux10~4 ),
	.datab(\__mem|mem[28][5]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~5 ),
	.regout(\__mem|mem[20][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][5] .lut_mask = "d8aa";
defparam \__mem|mem[20][5] .operation_mode = "normal";
defparam \__mem|mem[20][5] .output_mode = "comb_only";
defparam \__mem|mem[20][5] .register_cascade_mode = "off";
defparam \__mem|mem[20][5] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N7
maxv_lcell \__mem|Decoder0~14 (
// Equation(s):
// \__mem|Decoder0~14_combout  = (\__datapath|__T1|out [0] & (!\__datapath|__T1|out [1] & (\__datapath|__T1|out [2] & \__datapath|__T1|out [3])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__T1|out [2]),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~14 .lut_mask = "2000";
defparam \__mem|Decoder0~14 .operation_mode = "normal";
defparam \__mem|Decoder0~14 .output_mode = "comb_only";
defparam \__mem|Decoder0~14 .register_cascade_mode = "off";
defparam \__mem|Decoder0~14 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxv_lcell \__mem|Decoder0~15 (
// Equation(s):
// \__mem|Decoder0~15_combout  = ((\__datapath|__T1|out [4] & ((\__mem|Decoder0~14_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__mem|Decoder0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~15 .lut_mask = "cc00";
defparam \__mem|Decoder0~15 .operation_mode = "normal";
defparam \__mem|Decoder0~15 .output_mode = "comb_only";
defparam \__mem|Decoder0~15 .register_cascade_mode = "off";
defparam \__mem|Decoder0~15 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxv_lcell \__mem|mem[29][5] (
// Equation(s):
// \__mem|mem[29][5]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , \__datapath|__Mux9_memDataIn|out[5]~29 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][5] .lut_mask = "0000";
defparam \__mem|mem[29][5] .operation_mode = "normal";
defparam \__mem|mem[29][5] .output_mode = "reg_only";
defparam \__mem|mem[29][5] .register_cascade_mode = "off";
defparam \__mem|mem[29][5] .sum_lutc_input = "datac";
defparam \__mem|mem[29][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N7
maxv_lcell \__mem|Decoder0~12 (
// Equation(s):
// \__mem|Decoder0~12_combout  = (!\__datapath|__T1|out [2] & (!\__datapath|__T1|out [3] & (!\__datapath|__T1|out [1] & \__datapath|__T1|out [0])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__T1|out [1]),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~12 .lut_mask = "0100";
defparam \__mem|Decoder0~12 .operation_mode = "normal";
defparam \__mem|Decoder0~12 .output_mode = "comb_only";
defparam \__mem|Decoder0~12 .register_cascade_mode = "off";
defparam \__mem|Decoder0~12 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxv_lcell \__mem|Decoder0~13 (
// Equation(s):
// \__mem|Decoder0~13_combout  = (((\__datapath|__T1|out [4] & \__mem|Decoder0~12_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__mem|Decoder0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~13 .lut_mask = "f000";
defparam \__mem|Decoder0~13 .operation_mode = "normal";
defparam \__mem|Decoder0~13 .output_mode = "comb_only";
defparam \__mem|Decoder0~13 .register_cascade_mode = "off";
defparam \__mem|Decoder0~13 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxv_lcell \__mem|mem[17][5] (
// Equation(s):
// \__mem|mem[17][5]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , \__datapath|__Mux9_memDataIn|out[5]~29 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[17][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][5] .lut_mask = "0000";
defparam \__mem|mem[17][5] .operation_mode = "normal";
defparam \__mem|mem[17][5] .output_mode = "reg_only";
defparam \__mem|mem[17][5] .register_cascade_mode = "off";
defparam \__mem|mem[17][5] .sum_lutc_input = "datac";
defparam \__mem|mem[17][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N7
maxv_lcell \__mem|Decoder0~10 (
// Equation(s):
// \__mem|Decoder0~10_combout  = (\__datapath|__T1|out [2] & (!\__datapath|__T1|out [3] & (!\__datapath|__T1|out [1] & \__datapath|__T1|out [0])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__T1|out [1]),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~10 .lut_mask = "0200";
defparam \__mem|Decoder0~10 .operation_mode = "normal";
defparam \__mem|Decoder0~10 .output_mode = "comb_only";
defparam \__mem|Decoder0~10 .register_cascade_mode = "off";
defparam \__mem|Decoder0~10 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxv_lcell \__mem|Decoder0~11 (
// Equation(s):
// \__mem|Decoder0~11_combout  = ((\__datapath|__T1|out [4] & ((\__mem|Decoder0~10_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__mem|Decoder0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~11 .lut_mask = "cc00";
defparam \__mem|Decoder0~11 .operation_mode = "normal";
defparam \__mem|Decoder0~11 .output_mode = "comb_only";
defparam \__mem|Decoder0~11 .register_cascade_mode = "off";
defparam \__mem|Decoder0~11 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxv_lcell \__mem|mem[21][5] (
// Equation(s):
// \__mem|Mux10~2  = (\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3]) # ((D1_mem[21][5])))) # (!\__datapath|__T1|out [2] & (!\__datapath|__T1|out [3] & ((\__mem|mem[17][5]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__mem|mem[17][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~2 ),
	.regout(\__mem|mem[21][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][5] .lut_mask = "b9a8";
defparam \__mem|mem[21][5] .operation_mode = "normal";
defparam \__mem|mem[21][5] .output_mode = "comb_only";
defparam \__mem|mem[21][5] .register_cascade_mode = "off";
defparam \__mem|mem[21][5] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N2
maxv_lcell \__mem|Decoder0~8 (
// Equation(s):
// \__mem|Decoder0~8_combout  = (!\__datapath|__T1|out [2] & (\__datapath|__T1|out [3] & (\__datapath|__T1|out [0] & !\__datapath|__T1|out [1])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__T1|out [0]),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~8 .lut_mask = "0040";
defparam \__mem|Decoder0~8 .operation_mode = "normal";
defparam \__mem|Decoder0~8 .output_mode = "comb_only";
defparam \__mem|Decoder0~8 .register_cascade_mode = "off";
defparam \__mem|Decoder0~8 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxv_lcell \__mem|Decoder0~9 (
// Equation(s):
// \__mem|Decoder0~9_combout  = (((\__mem|Decoder0~8_combout  & \__datapath|__T1|out [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__mem|Decoder0~8_combout ),
	.datad(\__datapath|__T1|out [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~9 .lut_mask = "f000";
defparam \__mem|Decoder0~9 .operation_mode = "normal";
defparam \__mem|Decoder0~9 .output_mode = "comb_only";
defparam \__mem|Decoder0~9 .register_cascade_mode = "off";
defparam \__mem|Decoder0~9 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxv_lcell \__mem|mem[25][5] (
// Equation(s):
// \__mem|Mux10~3  = (\__datapath|__T1|out [3] & ((\__mem|Mux10~2  & (\__mem|mem[29][5]~regout )) # (!\__mem|Mux10~2  & ((D1_mem[25][5]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux10~2 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[29][5]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__mem|Mux10~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~3 ),
	.regout(\__mem|mem[25][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][5] .lut_mask = "bbc0";
defparam \__mem|mem[25][5] .operation_mode = "normal";
defparam \__mem|mem[25][5] .output_mode = "comb_only";
defparam \__mem|mem[25][5] .register_cascade_mode = "off";
defparam \__mem|mem[25][5] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxv_lcell \__mem|Mux10~6 (
// Equation(s):
// \__mem|Mux10~6_combout  = (\__datapath|__T1|out [1] & (\__datapath|__T1|out [0])) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((\__mem|Mux10~3 ))) # (!\__datapath|__T1|out [0] & (\__mem|Mux10~5 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__mem|Mux10~5 ),
	.datad(\__mem|Mux10~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux10~6 .lut_mask = "dc98";
defparam \__mem|Mux10~6 .operation_mode = "normal";
defparam \__mem|Mux10~6 .output_mode = "comb_only";
defparam \__mem|Mux10~6 .register_cascade_mode = "off";
defparam \__mem|Mux10~6 .sum_lutc_input = "datac";
defparam \__mem|Mux10~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N4
maxv_lcell \__mem|Mux10~9 (
// Equation(s):
// \__mem|Mux10~9_combout  = (\__datapath|__T1|out [1] & ((\__mem|Mux10~6_combout  & (\__mem|Mux10~8 )) # (!\__mem|Mux10~6_combout  & ((\__mem|Mux10~1 ))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux10~6_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|Mux10~8 ),
	.datac(\__mem|Mux10~1 ),
	.datad(\__mem|Mux10~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux10~9 .lut_mask = "dda0";
defparam \__mem|Mux10~9 .operation_mode = "normal";
defparam \__mem|Mux10~9 .output_mode = "comb_only";
defparam \__mem|Mux10~9 .register_cascade_mode = "off";
defparam \__mem|Mux10~9 .sum_lutc_input = "datac";
defparam \__mem|Mux10~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N8
maxv_lcell \__mem|Decoder0~35 (
// Equation(s):
// \__mem|Decoder0~35_combout  = (((!\__datapath|__T1|out [4] & \__mem|Decoder0~24_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__mem|Decoder0~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~35 .lut_mask = "0f00";
defparam \__mem|Decoder0~35 .operation_mode = "normal";
defparam \__mem|Decoder0~35 .output_mode = "comb_only";
defparam \__mem|Decoder0~35 .register_cascade_mode = "off";
defparam \__mem|Decoder0~35 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N1
maxv_lcell \__mem|mem[11][5] (
// Equation(s):
// \__mem|mem[11][5]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , \__datapath|__Mux9_memDataIn|out[5]~29 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][5] .lut_mask = "0000";
defparam \__mem|mem[11][5] .operation_mode = "normal";
defparam \__mem|mem[11][5] .output_mode = "reg_only";
defparam \__mem|mem[11][5] .register_cascade_mode = "off";
defparam \__mem|mem[11][5] .sum_lutc_input = "datac";
defparam \__mem|mem[11][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N5
maxv_lcell \__mem|Decoder0~34 (
// Equation(s):
// \__mem|Decoder0~34_combout  = (((!\__datapath|__T1|out [4] & \__mem|Decoder0~18_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__mem|Decoder0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~34 .lut_mask = "0f00";
defparam \__mem|Decoder0~34 .operation_mode = "normal";
defparam \__mem|Decoder0~34 .output_mode = "comb_only";
defparam \__mem|Decoder0~34 .register_cascade_mode = "off";
defparam \__mem|Decoder0~34 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N2
maxv_lcell \__mem|mem[8][5] (
// Equation(s):
// \__mem|mem[8][5]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , \__datapath|__Mux9_memDataIn|out[5]~29 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][5] .lut_mask = "0000";
defparam \__mem|mem[8][5] .operation_mode = "normal";
defparam \__mem|mem[8][5] .output_mode = "reg_only";
defparam \__mem|mem[8][5] .register_cascade_mode = "off";
defparam \__mem|mem[8][5] .sum_lutc_input = "datac";
defparam \__mem|mem[8][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N4
maxv_lcell \__mem|Decoder0~33 (
// Equation(s):
// \__mem|Decoder0~33_combout  = (((!\__datapath|__T1|out [4] & \__mem|Decoder0~8_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__mem|Decoder0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~33 .lut_mask = "0f00";
defparam \__mem|Decoder0~33 .operation_mode = "normal";
defparam \__mem|Decoder0~33 .output_mode = "comb_only";
defparam \__mem|Decoder0~33 .register_cascade_mode = "off";
defparam \__mem|Decoder0~33 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N5
maxv_lcell \__mem|mem[9][5] (
// Equation(s):
// \__mem|Mux10~10  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((D1_mem[9][5]))) # (!\__datapath|__T1|out [0] & (\__mem|mem[8][5]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[8][5]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~10 ),
	.regout(\__mem|mem[9][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][5] .lut_mask = "fa44";
defparam \__mem|mem[9][5] .operation_mode = "normal";
defparam \__mem|mem[9][5] .output_mode = "comb_only";
defparam \__mem|mem[9][5] .register_cascade_mode = "off";
defparam \__mem|mem[9][5] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxv_lcell \__mem|Decoder0~32 (
// Equation(s):
// \__mem|Decoder0~32_combout  = (\__mem|Decoder0~2_combout  & (((!\__datapath|__T1|out [4]))))

	.clk(gnd),
	.dataa(\__mem|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~32 .lut_mask = "0a0a";
defparam \__mem|Decoder0~32 .operation_mode = "normal";
defparam \__mem|Decoder0~32 .output_mode = "comb_only";
defparam \__mem|Decoder0~32 .register_cascade_mode = "off";
defparam \__mem|Decoder0~32 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N5
maxv_lcell \__mem|mem[10][5] (
// Equation(s):
// \__mem|Mux10~11  = (\__datapath|__T1|out [1] & ((\__mem|Mux10~10  & (\__mem|mem[11][5]~regout )) # (!\__mem|Mux10~10  & ((D1_mem[10][5]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux10~10 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[11][5]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__mem|Mux10~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~11 ),
	.regout(\__mem|mem[10][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][5] .lut_mask = "dda0";
defparam \__mem|mem[10][5] .operation_mode = "normal";
defparam \__mem|mem[10][5] .output_mode = "comb_only";
defparam \__mem|mem[10][5] .register_cascade_mode = "off";
defparam \__mem|mem[10][5] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N9
maxv_lcell \__mem|Decoder0~44 (
// Equation(s):
// \__mem|Decoder0~44_combout  = ((!\__datapath|__T1|out [4] & ((\__mem|Decoder0~30_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__mem|Decoder0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~44 .lut_mask = "3300";
defparam \__mem|Decoder0~44 .operation_mode = "normal";
defparam \__mem|Decoder0~44 .output_mode = "comb_only";
defparam \__mem|Decoder0~44 .register_cascade_mode = "off";
defparam \__mem|Decoder0~44 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N5
maxv_lcell \__mem|mem[15][5] (
// Equation(s):
// \__mem|mem[15][5]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , \__datapath|__Mux9_memDataIn|out[5]~29 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][5] .lut_mask = "0000";
defparam \__mem|mem[15][5] .operation_mode = "normal";
defparam \__mem|mem[15][5] .output_mode = "reg_only";
defparam \__mem|mem[15][5] .register_cascade_mode = "off";
defparam \__mem|mem[15][5] .sum_lutc_input = "datac";
defparam \__mem|mem[15][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N5
maxv_lcell \__mem|Decoder0~43 (
// Equation(s):
// \__mem|Decoder0~43_combout  = ((!\__datapath|__T1|out [4] & ((\__mem|Decoder0~22_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__mem|Decoder0~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~43 .lut_mask = "3300";
defparam \__mem|Decoder0~43 .operation_mode = "normal";
defparam \__mem|Decoder0~43 .output_mode = "comb_only";
defparam \__mem|Decoder0~43 .register_cascade_mode = "off";
defparam \__mem|Decoder0~43 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N1
maxv_lcell \__mem|mem[12][5] (
// Equation(s):
// \__mem|mem[12][5]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , \__datapath|__Mux9_memDataIn|out[5]~29 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][5] .lut_mask = "0000";
defparam \__mem|mem[12][5] .operation_mode = "normal";
defparam \__mem|mem[12][5] .output_mode = "reg_only";
defparam \__mem|mem[12][5] .register_cascade_mode = "off";
defparam \__mem|mem[12][5] .sum_lutc_input = "datac";
defparam \__mem|mem[12][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N0
maxv_lcell \__mem|Decoder0~42 (
// Equation(s):
// \__mem|Decoder0~42_combout  = (((!\__datapath|__T1|out [4] & \__mem|Decoder0~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__mem|Decoder0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~42 .lut_mask = "0f00";
defparam \__mem|Decoder0~42 .operation_mode = "normal";
defparam \__mem|Decoder0~42 .output_mode = "comb_only";
defparam \__mem|Decoder0~42 .register_cascade_mode = "off";
defparam \__mem|Decoder0~42 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N5
maxv_lcell \__mem|mem[14][5] (
// Equation(s):
// \__mem|Mux10~17  = (\__datapath|__T1|out [1] & (((D1_mem[14][5]) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[12][5]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[12][5]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~17 ),
	.regout(\__mem|mem[14][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][5] .lut_mask = "aae4";
defparam \__mem|mem[14][5] .operation_mode = "normal";
defparam \__mem|mem[14][5] .output_mode = "comb_only";
defparam \__mem|mem[14][5] .register_cascade_mode = "off";
defparam \__mem|mem[14][5] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N4
maxv_lcell \__mem|Decoder0~41 (
// Equation(s):
// \__mem|Decoder0~41_combout  = ((!\__datapath|__T1|out [4] & ((\__mem|Decoder0~14_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__mem|Decoder0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~41 .lut_mask = "3300";
defparam \__mem|Decoder0~41 .operation_mode = "normal";
defparam \__mem|Decoder0~41 .output_mode = "comb_only";
defparam \__mem|Decoder0~41 .register_cascade_mode = "off";
defparam \__mem|Decoder0~41 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N0
maxv_lcell \__mem|mem[13][5] (
// Equation(s):
// \__mem|Mux10~18  = (\__datapath|__T1|out [0] & ((\__mem|Mux10~17  & (\__mem|mem[15][5]~regout )) # (!\__mem|Mux10~17  & ((D1_mem[13][5]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux10~17 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[15][5]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__mem|Mux10~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~18 ),
	.regout(\__mem|mem[13][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][5] .lut_mask = "bbc0";
defparam \__mem|mem[13][5] .operation_mode = "normal";
defparam \__mem|mem[13][5] .output_mode = "comb_only";
defparam \__mem|mem[13][5] .register_cascade_mode = "off";
defparam \__mem|mem[13][5] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxv_lcell \__mem|Decoder0~39 (
// Equation(s):
// \__mem|Decoder0~39_combout  = (((!\__datapath|__T1|out [4] & \__mem|Decoder0~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__mem|Decoder0~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~39 .lut_mask = "0f00";
defparam \__mem|Decoder0~39 .operation_mode = "normal";
defparam \__mem|Decoder0~39 .output_mode = "comb_only";
defparam \__mem|Decoder0~39 .register_cascade_mode = "off";
defparam \__mem|Decoder0~39 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N1
maxv_lcell \__mem|mem[7][5] (
// Equation(s):
// \__mem|mem[7][5]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , \__datapath|__Mux9_memDataIn|out[5]~29 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][5] .lut_mask = "0000";
defparam \__mem|mem[7][5] .operation_mode = "normal";
defparam \__mem|mem[7][5] .output_mode = "reg_only";
defparam \__mem|mem[7][5] .register_cascade_mode = "off";
defparam \__mem|mem[7][5] .sum_lutc_input = "datac";
defparam \__mem|mem[7][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N6
maxv_lcell \__mem|Decoder0~38 (
// Equation(s):
// \__mem|Decoder0~38_combout  = ((!\__datapath|__T1|out [4] & ((\__mem|Decoder0~16_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__mem|Decoder0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~38 .lut_mask = "3300";
defparam \__mem|Decoder0~38 .operation_mode = "normal";
defparam \__mem|Decoder0~38 .output_mode = "comb_only";
defparam \__mem|Decoder0~38 .register_cascade_mode = "off";
defparam \__mem|Decoder0~38 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N0
maxv_lcell \__mem|mem[4][5] (
// Equation(s):
// \__mem|mem[4][5]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , \__datapath|__Mux9_memDataIn|out[5]~29 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][5] .lut_mask = "0000";
defparam \__mem|mem[4][5] .operation_mode = "normal";
defparam \__mem|mem[4][5] .output_mode = "reg_only";
defparam \__mem|mem[4][5] .register_cascade_mode = "off";
defparam \__mem|mem[4][5] .sum_lutc_input = "datac";
defparam \__mem|mem[4][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxv_lcell \__mem|Decoder0~37 (
// Equation(s):
// \__mem|Decoder0~37_combout  = (!\__datapath|__T1|out [4] & (((\__mem|Decoder0~0_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\__mem|Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~37 .lut_mask = "5500";
defparam \__mem|Decoder0~37 .operation_mode = "normal";
defparam \__mem|Decoder0~37 .output_mode = "comb_only";
defparam \__mem|Decoder0~37 .register_cascade_mode = "off";
defparam \__mem|Decoder0~37 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N5
maxv_lcell \__mem|mem[6][5] (
// Equation(s):
// \__mem|Mux10~12  = (\__datapath|__T1|out [1] & (((D1_mem[6][5]) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[4][5]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[4][5]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~12 ),
	.regout(\__mem|mem[6][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][5] .lut_mask = "aae4";
defparam \__mem|mem[6][5] .operation_mode = "normal";
defparam \__mem|mem[6][5] .output_mode = "comb_only";
defparam \__mem|mem[6][5] .register_cascade_mode = "off";
defparam \__mem|mem[6][5] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxv_lcell \__mem|Decoder0~36 (
// Equation(s):
// \__mem|Decoder0~36_combout  = (((!\__datapath|__T1|out [4] & \__mem|Decoder0~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__mem|Decoder0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~36 .lut_mask = "0f00";
defparam \__mem|Decoder0~36 .operation_mode = "normal";
defparam \__mem|Decoder0~36 .output_mode = "comb_only";
defparam \__mem|Decoder0~36 .register_cascade_mode = "off";
defparam \__mem|Decoder0~36 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxv_lcell \__mem|mem[5][5] (
// Equation(s):
// \__mem|Mux10~13  = (\__datapath|__T1|out [0] & ((\__mem|Mux10~12  & (\__mem|mem[7][5]~regout )) # (!\__mem|Mux10~12  & ((D1_mem[5][5]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux10~12 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[7][5]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__mem|Mux10~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~13 ),
	.regout(\__mem|mem[5][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][5] .lut_mask = "dda0";
defparam \__mem|mem[5][5] .operation_mode = "normal";
defparam \__mem|mem[5][5] .output_mode = "comb_only";
defparam \__mem|mem[5][5] .register_cascade_mode = "off";
defparam \__mem|mem[5][5] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N0
maxv_lcell \__mem|mem[2][1]~1 (
// Equation(s):
// \__mem|mem[2][1]~1_combout  = (((\__mem|Decoder0~4_combout  & !\__datapath|__T1|out [4])) # (!\proc_rst~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\proc_rst~combout ),
	.datac(\__mem|Decoder0~4_combout ),
	.datad(\__datapath|__T1|out [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|mem[2][1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][1]~1 .lut_mask = "33f3";
defparam \__mem|mem[2][1]~1 .operation_mode = "normal";
defparam \__mem|mem[2][1]~1 .output_mode = "comb_only";
defparam \__mem|mem[2][1]~1 .register_cascade_mode = "off";
defparam \__mem|mem[2][1]~1 .sum_lutc_input = "datac";
defparam \__mem|mem[2][1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N8
maxv_lcell \__mem|mem[2][5] (
// Equation(s):
// \__mem|mem[2][5]~regout  = DFFEAS((\__datapath|__T1|out [4]) # (((\__datapath|__Mux9_memDataIn|out[5]~29 ) # (!\__mem|Decoder0~4_combout ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__mem|Decoder0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][5] .lut_mask = "faff";
defparam \__mem|mem[2][5] .operation_mode = "normal";
defparam \__mem|mem[2][5] .output_mode = "reg_only";
defparam \__mem|mem[2][5] .register_cascade_mode = "off";
defparam \__mem|mem[2][5] .sum_lutc_input = "datac";
defparam \__mem|mem[2][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxv_lcell \__mem|mem[1][4]~3 (
// Equation(s):
// \__mem|mem[1][4]~3_combout  = (((!\__datapath|__T1|out [4] & \__mem|Decoder0~12_combout )) # (!\proc_rst~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [4]),
	.datac(\proc_rst~combout ),
	.datad(\__mem|Decoder0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|mem[1][4]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][4]~3 .lut_mask = "3f0f";
defparam \__mem|mem[1][4]~3 .operation_mode = "normal";
defparam \__mem|mem[1][4]~3 .output_mode = "comb_only";
defparam \__mem|mem[1][4]~3 .register_cascade_mode = "off";
defparam \__mem|mem[1][4]~3 .sum_lutc_input = "datac";
defparam \__mem|mem[1][4]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N9
maxv_lcell \__mem|mem[1][5] (
// Equation(s):
// \__mem|mem[1][5]~regout  = DFFEAS((((\__datapath|__T1|out [4]) # (\__datapath|__Mux9_memDataIn|out[5]~29 )) # (!\__mem|Decoder0~12_combout )), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__mem|Decoder0~12_combout ),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][5] .lut_mask = "fff3";
defparam \__mem|mem[1][5] .operation_mode = "normal";
defparam \__mem|mem[1][5] .output_mode = "reg_only";
defparam \__mem|mem[1][5] .register_cascade_mode = "off";
defparam \__mem|mem[1][5] .sum_lutc_input = "datac";
defparam \__mem|mem[1][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N4
maxv_lcell \__mem|mem[0][2]~5 (
// Equation(s):
// \__mem|mem[0][2]~5_combout  = (((!\__datapath|__T1|out [4] & \__mem|Decoder0~20_combout )) # (!\proc_rst~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [4]),
	.datac(\proc_rst~combout ),
	.datad(\__mem|Decoder0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|mem[0][2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][2]~5 .lut_mask = "3f0f";
defparam \__mem|mem[0][2]~5 .operation_mode = "normal";
defparam \__mem|mem[0][2]~5 .output_mode = "comb_only";
defparam \__mem|mem[0][2]~5 .register_cascade_mode = "off";
defparam \__mem|mem[0][2]~5 .sum_lutc_input = "datac";
defparam \__mem|mem[0][2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N4
maxv_lcell \__mem|mem[0][5] (
// Equation(s):
// \__mem|mem[0][5]~regout  = DFFEAS((((\__datapath|__T1|out [4]) # (\__datapath|__Mux9_memDataIn|out[5]~29 ))) # (!\__mem|Decoder0~20_combout ), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~20_combout ),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][5] .lut_mask = "fff5";
defparam \__mem|mem[0][5] .operation_mode = "normal";
defparam \__mem|mem[0][5] .output_mode = "reg_only";
defparam \__mem|mem[0][5] .register_cascade_mode = "off";
defparam \__mem|mem[0][5] .sum_lutc_input = "datac";
defparam \__mem|mem[0][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N3
maxv_lcell \__mem|Mux10~14 (
// Equation(s):
// \__mem|Mux10~14_combout  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & (\__mem|mem[1][5]~regout )) # (!\__datapath|__T1|out [0] & ((\__mem|mem[0][5]~regout )))))

	.clk(gnd),
	.dataa(\__mem|mem[1][5]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|mem[0][5]~regout ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux10~14 .lut_mask = "ee30";
defparam \__mem|Mux10~14 .operation_mode = "normal";
defparam \__mem|Mux10~14 .output_mode = "comb_only";
defparam \__mem|Mux10~14 .register_cascade_mode = "off";
defparam \__mem|Mux10~14 .sum_lutc_input = "datac";
defparam \__mem|Mux10~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N9
maxv_lcell \__mem|Decoder0~40 (
// Equation(s):
// \__mem|Decoder0~40_combout  = (((!\__datapath|__T1|out [4] & \__mem|Decoder0~28_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__mem|Decoder0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Decoder0~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Decoder0~40 .lut_mask = "0f00";
defparam \__mem|Decoder0~40 .operation_mode = "normal";
defparam \__mem|Decoder0~40 .output_mode = "comb_only";
defparam \__mem|Decoder0~40 .register_cascade_mode = "off";
defparam \__mem|Decoder0~40 .sum_lutc_input = "datac";
defparam \__mem|Decoder0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N5
maxv_lcell \__mem|mem[3][5] (
// Equation(s):
// \__mem|Mux10~15  = (\__datapath|__T1|out [1] & ((\__mem|Mux10~14_combout  & ((D1_mem[3][5]))) # (!\__mem|Mux10~14_combout  & (\__mem|mem[2][5]~regout )))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux10~14_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[2][5]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[5]~29 ),
	.datad(\__mem|Mux10~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~15 ),
	.regout(\__mem|mem[3][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][5] .lut_mask = "f388";
defparam \__mem|mem[3][5] .operation_mode = "normal";
defparam \__mem|mem[3][5] .output_mode = "comb_only";
defparam \__mem|mem[3][5] .register_cascade_mode = "off";
defparam \__mem|mem[3][5] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N6
maxv_lcell \__mem|Mux10~16 (
// Equation(s):
// \__mem|Mux10~16_combout  = (\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3]) # ((\__mem|Mux10~13 )))) # (!\__datapath|__T1|out [2] & (!\__datapath|__T1|out [3] & ((\__mem|Mux10~15 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__mem|Mux10~13 ),
	.datad(\__mem|Mux10~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux10~16 .lut_mask = "b9a8";
defparam \__mem|Mux10~16 .operation_mode = "normal";
defparam \__mem|Mux10~16 .output_mode = "comb_only";
defparam \__mem|Mux10~16 .register_cascade_mode = "off";
defparam \__mem|Mux10~16 .sum_lutc_input = "datac";
defparam \__mem|Mux10~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N7
maxv_lcell \__mem|Mux10~19 (
// Equation(s):
// \__mem|Mux10~19_combout  = (\__datapath|__T1|out [3] & ((\__mem|Mux10~16_combout  & ((\__mem|Mux10~18 ))) # (!\__mem|Mux10~16_combout  & (\__mem|Mux10~11 )))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux10~16_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|Mux10~11 ),
	.datac(\__mem|Mux10~18 ),
	.datad(\__mem|Mux10~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux10~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux10~19 .lut_mask = "f588";
defparam \__mem|Mux10~19 .operation_mode = "normal";
defparam \__mem|Mux10~19 .output_mode = "comb_only";
defparam \__mem|Mux10~19 .register_cascade_mode = "off";
defparam \__mem|Mux10~19 .sum_lutc_input = "datac";
defparam \__mem|Mux10~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxv_lcell \__mem|out[5] (
// Equation(s):
// \__mem|out [5] = DFFEAS((\__datapath|__T1|out [4] & (((\__mem|Mux10~9_combout )))) # (!\__datapath|__T1|out [4] & (((\__mem|Mux10~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(\__mem|Mux10~9_combout ),
	.datad(\__mem|Mux10~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[5] .lut_mask = "f5a0";
defparam \__mem|out[5] .operation_mode = "normal";
defparam \__mem|out[5] .output_mode = "reg_only";
defparam \__mem|out[5] .register_cascade_mode = "off";
defparam \__mem|out[5] .sum_lutc_input = "datac";
defparam \__mem|out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxv_lcell \__datapath|__Mux7_RF_write|Mux0~2 (
// Equation(s):
// \__datapath|__Mux7_RF_write|Mux0~2_combout  = (\__controller|counter [1] & (\__controller|counter [0])) # (!\__controller|counter [1] & ((\__controller|counter [0] & ((\__datapath|__IR|out [6]))) # (!\__controller|counter [0] & (\__datapath|__IR|out 
// [7]))))

	.clk(gnd),
	.dataa(\__controller|counter [1]),
	.datab(\__controller|counter [0]),
	.datac(\__datapath|__IR|out [7]),
	.datad(\__datapath|__IR|out [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux7_RF_write|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux7_RF_write|Mux0~2 .lut_mask = "dc98";
defparam \__datapath|__Mux7_RF_write|Mux0~2 .operation_mode = "normal";
defparam \__datapath|__Mux7_RF_write|Mux0~2 .output_mode = "comb_only";
defparam \__datapath|__Mux7_RF_write|Mux0~2 .register_cascade_mode = "off";
defparam \__datapath|__Mux7_RF_write|Mux0~2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux7_RF_write|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N9
maxv_lcell \__datapath|__Mux7_RF_write|Mux0~3 (
// Equation(s):
// \__datapath|__Mux7_RF_write|Mux0~3_combout  = (\__controller|counter [1] & ((\__datapath|__Mux7_RF_write|Mux0~2_combout  & (\__datapath|__IR|out [4])) # (!\__datapath|__Mux7_RF_write|Mux0~2_combout  & ((\__datapath|__IR|out [5]))))) # 
// (!\__controller|counter [1] & (((\__datapath|__Mux7_RF_write|Mux0~2_combout ))))

	.clk(gnd),
	.dataa(\__controller|counter [1]),
	.datab(\__datapath|__IR|out [4]),
	.datac(\__datapath|__IR|out [5]),
	.datad(\__datapath|__Mux7_RF_write|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux7_RF_write|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux7_RF_write|Mux0~3 .lut_mask = "dda0";
defparam \__datapath|__Mux7_RF_write|Mux0~3 .operation_mode = "normal";
defparam \__datapath|__Mux7_RF_write|Mux0~3 .output_mode = "comb_only";
defparam \__datapath|__Mux7_RF_write|Mux0~3 .register_cascade_mode = "off";
defparam \__datapath|__Mux7_RF_write|Mux0~3 .sum_lutc_input = "datac";
defparam \__datapath|__Mux7_RF_write|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N0
maxv_lcell \__datapath|__Mux3_RF_wen|Mux0~0 (
// Equation(s):
// \__datapath|__Mux3_RF_wen|Mux0~0_combout  = ((\__controller|counter [2] & (\__datapath|__Mux7_RF_write|Mux0~1_combout )) # (!\__controller|counter [2] & ((\__datapath|__Mux7_RF_write|Mux0~3_combout )))) # (!\__controller|Mux3_RF_wen [1])

	.clk(gnd),
	.dataa(\__datapath|__Mux7_RF_write|Mux0~1_combout ),
	.datab(\__controller|counter [2]),
	.datac(\__controller|Mux3_RF_wen [1]),
	.datad(\__datapath|__Mux7_RF_write|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux3_RF_wen|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux3_RF_wen|Mux0~0 .lut_mask = "bf8f";
defparam \__datapath|__Mux3_RF_wen|Mux0~0 .operation_mode = "normal";
defparam \__datapath|__Mux3_RF_wen|Mux0~0 .output_mode = "comb_only";
defparam \__datapath|__Mux3_RF_wen|Mux0~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux3_RF_wen|Mux0~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux3_RF_wen|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxv_lcell \__controller|Selector22~1 (
// Equation(s):
// \__controller|Selector22~1_combout  = (\__controller|StateID [3] & (((\__controller|StateID [2] & \__controller|StateID [1])))) # (!\__controller|StateID [3] & (\__controller|StateID [0] & (\__controller|StateID [2] $ (\__controller|StateID [1]))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|StateID [0]),
	.datac(\__controller|StateID [2]),
	.datad(\__controller|StateID [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector22~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector22~1 .lut_mask = "a440";
defparam \__controller|Selector22~1 .operation_mode = "normal";
defparam \__controller|Selector22~1 .output_mode = "comb_only";
defparam \__controller|Selector22~1 .register_cascade_mode = "off";
defparam \__controller|Selector22~1 .sum_lutc_input = "datac";
defparam \__controller|Selector22~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxv_lcell \__controller|Selector22~0 (
// Equation(s):
// \__controller|Selector22~0_combout  = (\__controller|StateID [3] & ((\__controller|StateID [0] & (!\__controller|StateID [2] & !\__controller|StateID [1])) # (!\__controller|StateID [0] & (\__controller|StateID [2])))) # (!\__controller|StateID [3] & 
// (\__controller|StateID [1] & (\__controller|StateID [0] $ (!\__controller|StateID [2]))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|StateID [0]),
	.datac(\__controller|StateID [2]),
	.datad(\__controller|StateID [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector22~0 .lut_mask = "6128";
defparam \__controller|Selector22~0 .operation_mode = "normal";
defparam \__controller|Selector22~0 .output_mode = "comb_only";
defparam \__controller|Selector22~0 .register_cascade_mode = "off";
defparam \__controller|Selector22~0 .sum_lutc_input = "datac";
defparam \__controller|Selector22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxv_lcell \__controller|CZ_en~0 (
// Equation(s):
// \__controller|CZ_en~0_combout  = ((\__controller|StateID [4] & (!\__controller|Selector22~1_combout )) # (!\__controller|StateID [4] & ((!\__controller|Selector22~0_combout ))))

	.clk(gnd),
	.dataa(\__controller|Selector22~1_combout ),
	.datab(vcc),
	.datac(\__controller|Selector22~0_combout ),
	.datad(\__controller|StateID [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|CZ_en~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|CZ_en~0 .lut_mask = "550f";
defparam \__controller|CZ_en~0 .operation_mode = "normal";
defparam \__controller|CZ_en~0 .output_mode = "comb_only";
defparam \__controller|CZ_en~0 .register_cascade_mode = "off";
defparam \__controller|CZ_en~0 .sum_lutc_input = "datac";
defparam \__controller|CZ_en~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxv_lcell \__controller|CZ_en (
// Equation(s):
// \__controller|CZ_en~regout  = DFFEAS((\__controller|ALU_op~4_combout  & ((\__controller|CZ_en~0_combout ) # ((\__controller|StateID [4] & \__controller|CZ_en~regout )))) # (!\__controller|ALU_op~4_combout  & (((\__controller|CZ_en~regout )))), 
// !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|CZ_en~0_combout ),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|ALU_op~4_combout ),
	.datad(\__controller|CZ_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|CZ_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|CZ_en .lut_mask = "efa0";
defparam \__controller|CZ_en .operation_mode = "normal";
defparam \__controller|CZ_en .output_mode = "reg_only";
defparam \__controller|CZ_en .register_cascade_mode = "off";
defparam \__controller|CZ_en .sum_lutc_input = "datac";
defparam \__controller|CZ_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxv_lcell \__datapath|__Mux1_alu_B|Mux0~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux0~0_combout  = (!\__controller|Mux1_alu_B [0] & (((!\__controller|Mux1_alu_B [2] & \__controller|Mux1_alu_B [1]))))

	.clk(gnd),
	.dataa(\__controller|Mux1_alu_B [0]),
	.datab(vcc),
	.datac(\__controller|Mux1_alu_B [2]),
	.datad(\__controller|Mux1_alu_B [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux0~0 .lut_mask = "0500";
defparam \__datapath|__Mux1_alu_B|Mux0~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux0~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux0~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux0~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxv_lcell \__datapath|__RF|r6|out[15] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux0~0  = (\__datapath|__IR|out [10] & ((\__datapath|__IR|out [9]) # ((F7_out[15])))) # (!\__datapath|__IR|out [10] & (!\__datapath|__IR|out [9] & ((\__datapath|__RF|r4|out [15]))))
// \__datapath|__RF|r6|out [15] = DFFEAS(\__datapath|__RF|__mux1|Mux0~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[15]~10_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [10]),
	.datab(\__datapath|__IR|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[15]~10_combout ),
	.datad(\__datapath|__RF|r4|out [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux0~0 ),
	.regout(\__datapath|__RF|r6|out [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[15] .lut_mask = "b9a8";
defparam \__datapath|__RF|r6|out[15] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[15] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[15] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[15] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxv_lcell \__datapath|__RF|r4|out[15] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux0~0  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__Mux5_RF_read2|Mux1~0  & (\__datapath|__RF|r6|out [15])) # 
// (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((F5_out[15])))))
// \__datapath|__RF|r4|out [15] = DFFEAS(\__datapath|__RF|__mux2|Mux0~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , \__datapath|__Mux6_RF_dataIn|out[15]~10_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r6|out [15]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[15]~10_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux0~0 ),
	.regout(\__datapath|__RF|r4|out [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[15] .lut_mask = "ee50";
defparam \__datapath|__RF|r4|out[15] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[15] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[15] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[15] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r4|out[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxv_lcell \__datapath|__RF|r5|out[15] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux0~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux0~0  & (\__datapath|__RF|r7|out [15])) # (!\__datapath|__RF|__mux1|Mux0~0  & ((F6_out[15]))))) # (!\__datapath|__IR|out [9] & (((\__datapath|__RF|__mux1|Mux0~0 ))))
// \__datapath|__RF|r5|out [15] = DFFEAS(\__datapath|__RF|__mux1|Mux0~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[15]~10_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r7|out [15]),
	.datab(\__datapath|__IR|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[15]~10_combout ),
	.datad(\__datapath|__RF|__mux1|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux0~1 ),
	.regout(\__datapath|__RF|r5|out [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[15] .lut_mask = "bbc0";
defparam \__datapath|__RF|r5|out[15] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[15] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[15] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[15] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N5
maxv_lcell \__datapath|__RF|r1|out[15] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux0~2  = (\__datapath|__IR|out [10] & (((\__datapath|__IR|out [9])))) # (!\__datapath|__IR|out [10] & ((\__datapath|__IR|out [9] & ((F2_out[15]))) # (!\__datapath|__IR|out [9] & (\__datapath|__RF|r0|out [15]))))
// \__datapath|__RF|r1|out [15] = DFFEAS(\__datapath|__RF|__mux1|Mux0~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[15]~10_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r0|out [15]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[15]~10_combout ),
	.datad(\__datapath|__IR|out [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux0~2 ),
	.regout(\__datapath|__RF|r1|out [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[15] .lut_mask = "fc22";
defparam \__datapath|__RF|r1|out[15] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[15] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[15] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[15] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxv_lcell \__datapath|__RF|r0|out[15] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux0~2  = (\__datapath|__Mux5_RF_read2|Mux1~0  & (((\__datapath|__Mux5_RF_read2|Mux2~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__Mux5_RF_read2|Mux2~0  & (\__datapath|__RF|r1|out [15])) # 
// (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((F1_out[15])))))
// \__datapath|__RF|r0|out [15] = DFFEAS(\__datapath|__RF|__mux2|Mux0~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , \__datapath|__Mux6_RF_dataIn|out[15]~10_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r1|out [15]),
	.datab(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[15]~10_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux0~2 ),
	.regout(\__datapath|__RF|r0|out [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[15] .lut_mask = "ee30";
defparam \__datapath|__RF|r0|out[15] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[15] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r0|out[15] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[15] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r0|out[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxv_lcell \__datapath|__RF|r2|out[15] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux0~3  = (\__datapath|__RF|__mux1|Mux0~2  & ((\__datapath|__RF|r3|out [15]) # ((!\__datapath|__IR|out [10])))) # (!\__datapath|__RF|__mux1|Mux0~2  & (((F3_out[15] & \__datapath|__IR|out [10]))))
// \__datapath|__RF|r2|out [15] = DFFEAS(\__datapath|__RF|__mux1|Mux0~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[15]~10_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|__mux1|Mux0~2 ),
	.datab(\__datapath|__RF|r3|out [15]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[15]~10_combout ),
	.datad(\__datapath|__IR|out [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux0~3 ),
	.regout(\__datapath|__RF|r2|out [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[15] .lut_mask = "d8aa";
defparam \__datapath|__RF|r2|out[15] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[15] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[15] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[15] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxv_lcell \__datapath|__RF|r3|out[15] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux0~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux0~2  & ((F4_out[15]))) # (!\__datapath|__RF|__mux2|Mux0~2  & (\__datapath|__RF|r2|out [15])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux0~2 ))))
// \__datapath|__RF|r3|out [15] = DFFEAS(\__datapath|__RF|__mux2|Mux0~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[15]~10_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r2|out [15]),
	.datab(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[15]~10_combout ),
	.datad(\__datapath|__RF|__mux2|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux0~3 ),
	.regout(\__datapath|__RF|r3|out [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[15] .lut_mask = "f388";
defparam \__datapath|__RF|r3|out[15] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[15] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[15] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[15] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxv_lcell \__datapath|__RF|__mux1|Mux0~4 (
// Equation(s):
// \__datapath|__RF|__mux1|Mux0~4_combout  = (\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux0~1 )))) # (!\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux0~3 ))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [11]),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux0~1 ),
	.datad(\__datapath|__RF|__mux1|Mux0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|__mux1|Mux0~4 .lut_mask = "f5a0";
defparam \__datapath|__RF|__mux1|Mux0~4 .operation_mode = "normal";
defparam \__datapath|__RF|__mux1|Mux0~4 .output_mode = "comb_only";
defparam \__datapath|__RF|__mux1|Mux0~4 .register_cascade_mode = "off";
defparam \__datapath|__RF|__mux1|Mux0~4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|__mux1|Mux0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \__datapath|__tmpA|out[15] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux0~0  = ((\__controller|Mux2_alu_A [2] & ((F10_out[15]))) # (!\__controller|Mux2_alu_A [2] & (\__datapath|__IR|out [8])))

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__datapath|__IR|out [8]),
	.datac(\__datapath|__RF|__mux1|Mux0~4_combout ),
	.datad(\__controller|Mux2_alu_A [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux0~0 ),
	.regout(\__datapath|__tmpA|out [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[15] .lut_mask = "f0cc";
defparam \__datapath|__tmpA|out[15] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[15] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[15] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[15] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxv_lcell \__datapath|__Mux2_alu_A|Mux2~0 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux2~0_combout  = (((\__controller|Mux2_alu_A [1] & !\__controller|Mux2_alu_A [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|Mux2_alu_A [1]),
	.datad(\__controller|Mux2_alu_A [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux2~0 .lut_mask = "00f0";
defparam \__datapath|__Mux2_alu_A|Mux2~0 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux2~0 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux2~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux2~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxv_lcell \__datapath|__Mux2_alu_A|Mux6~1 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux6~1_combout  = ((\__controller|Mux2_alu_A [2] & (\__controller|Mux2_alu_A [0] & !\__controller|Mux2_alu_A [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|Mux2_alu_A [2]),
	.datac(\__controller|Mux2_alu_A [0]),
	.datad(\__controller|Mux2_alu_A [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux6~1 .lut_mask = "00c0";
defparam \__datapath|__Mux2_alu_A|Mux6~1 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux6~1 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux6~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux6~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxv_lcell \__datapath|__Mux2_alu_A|Mux0~1 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux0~1_combout  = (\__datapath|__Mux2_alu_A|Mux0~0  & ((\__datapath|__Mux2_alu_A|Mux2~0_combout ) # ((\__datapath|__Mux2_alu_A|Mux6~1_combout  & \__datapath|__RF|__mux1|Mux0~4_combout )))) # (!\__datapath|__Mux2_alu_A|Mux0~0  & 
// (((\__datapath|__Mux2_alu_A|Mux6~1_combout  & \__datapath|__RF|__mux1|Mux0~4_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux0~0 ),
	.datab(\__datapath|__Mux2_alu_A|Mux2~0_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux6~1_combout ),
	.datad(\__datapath|__RF|__mux1|Mux0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux0~1 .lut_mask = "f888";
defparam \__datapath|__Mux2_alu_A|Mux0~1 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux0~1 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux0~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux0~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxv_lcell \__datapath|__alu|__nand|out~0 (
// Equation(s):
// \__datapath|__alu|__nand|out~0_combout  = (((\__datapath|__Mux2_alu_A|Mux0~1_combout  & \__datapath|__Mux1_alu_B|Mux0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux2_alu_A|Mux0~1_combout ),
	.datad(\__datapath|__Mux1_alu_B|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__nand|out~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__nand|out~0 .lut_mask = "f000";
defparam \__datapath|__alu|__nand|out~0 .operation_mode = "normal";
defparam \__datapath|__alu|__nand|out~0 .output_mode = "comb_only";
defparam \__datapath|__alu|__nand|out~0 .register_cascade_mode = "off";
defparam \__datapath|__alu|__nand|out~0 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__nand|out~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxv_lcell \__datapath|__RF|r4|out[12] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux3~0  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__Mux5_RF_read2|Mux1~0  & (\__datapath|__RF|r6|out [12])) # 
// (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((F5_out[12])))))
// \__datapath|__RF|r4|out [12] = DFFEAS(\__datapath|__RF|__mux2|Mux3~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , \__datapath|__Mux6_RF_dataIn|out[12]~11_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r6|out [12]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[12]~11_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux3~0 ),
	.regout(\__datapath|__RF|r4|out [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[12] .lut_mask = "ee50";
defparam \__datapath|__RF|r4|out[12] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[12] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[12] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[12] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r4|out[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxv_lcell \__datapath|__RF|r6|out[12] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux3~0  = (\__datapath|__IR|out [10] & ((\__datapath|__IR|out [9]) # ((F7_out[12])))) # (!\__datapath|__IR|out [10] & (!\__datapath|__IR|out [9] & ((\__datapath|__RF|r4|out [12]))))
// \__datapath|__RF|r6|out [12] = DFFEAS(\__datapath|__RF|__mux1|Mux3~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[12]~11_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [10]),
	.datab(\__datapath|__IR|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[12]~11_combout ),
	.datad(\__datapath|__RF|r4|out [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux3~0 ),
	.regout(\__datapath|__RF|r6|out [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[12] .lut_mask = "b9a8";
defparam \__datapath|__RF|r6|out[12] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[12] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[12] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[12] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxv_lcell \__datapath|__RF|r7|out[12] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux3~1  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|__mux2|Mux3~0  & ((F8_out[12]))) # (!\__datapath|__RF|__mux2|Mux3~0  & (\__datapath|__RF|r5|out [12])))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & 
// (((\__datapath|__RF|__mux2|Mux3~0 ))))
// \__datapath|__RF|r7|out [12] = DFFEAS(\__datapath|__RF|__mux2|Mux3~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[12]~11_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r5|out [12]),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[12]~11_combout ),
	.datad(\__datapath|__RF|__mux2|Mux3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux3~1 ),
	.regout(\__datapath|__RF|r7|out [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[12] .lut_mask = "f388";
defparam \__datapath|__RF|r7|out[12] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[12] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[12] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[12] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxv_lcell \__datapath|__RF|r5|out[12] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux3~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux3~0  & (\__datapath|__RF|r7|out [12])) # (!\__datapath|__RF|__mux1|Mux3~0  & ((F6_out[12]))))) # (!\__datapath|__IR|out [9] & (((\__datapath|__RF|__mux1|Mux3~0 ))))
// \__datapath|__RF|r5|out [12] = DFFEAS(\__datapath|__RF|__mux1|Mux3~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[12]~11_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r7|out [12]),
	.datab(\__datapath|__IR|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[12]~11_combout ),
	.datad(\__datapath|__RF|__mux1|Mux3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux3~1 ),
	.regout(\__datapath|__RF|r5|out [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[12] .lut_mask = "bbc0";
defparam \__datapath|__RF|r5|out[12] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[12] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[12] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[12] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxv_lcell \__datapath|__RF|r0|out[12] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux3~2  = (\__datapath|__Mux5_RF_read2|Mux1~0  & (((\__datapath|__Mux5_RF_read2|Mux2~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__Mux5_RF_read2|Mux2~0  & (\__datapath|__RF|r1|out [12])) # 
// (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((F1_out[12])))))
// \__datapath|__RF|r0|out [12] = DFFEAS(\__datapath|__RF|__mux2|Mux3~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , \__datapath|__Mux6_RF_dataIn|out[12]~11_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r1|out [12]),
	.datab(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[12]~11_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux3~2 ),
	.regout(\__datapath|__RF|r0|out [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[12] .lut_mask = "ee30";
defparam \__datapath|__RF|r0|out[12] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[12] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r0|out[12] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[12] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r0|out[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxv_lcell \__datapath|__RF|r1|out[12] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux3~2  = (\__datapath|__IR|out [9] & ((\__datapath|__IR|out [10]) # ((F2_out[12])))) # (!\__datapath|__IR|out [9] & (!\__datapath|__IR|out [10] & ((\__datapath|__RF|r0|out [12]))))
// \__datapath|__RF|r1|out [12] = DFFEAS(\__datapath|__RF|__mux1|Mux3~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[12]~11_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[12]~11_combout ),
	.datad(\__datapath|__RF|r0|out [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux3~2 ),
	.regout(\__datapath|__RF|r1|out [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[12] .lut_mask = "b9a8";
defparam \__datapath|__RF|r1|out[12] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[12] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[12] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[12] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxv_lcell \__datapath|__RF|r3|out[12] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux3~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux3~2  & ((F4_out[12]))) # (!\__datapath|__RF|__mux2|Mux3~2  & (\__datapath|__RF|r2|out [12])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux3~2 ))))
// \__datapath|__RF|r3|out [12] = DFFEAS(\__datapath|__RF|__mux2|Mux3~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[12]~11_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r2|out [12]),
	.datab(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[12]~11_combout ),
	.datad(\__datapath|__RF|__mux2|Mux3~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux3~3 ),
	.regout(\__datapath|__RF|r3|out [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[12] .lut_mask = "f388";
defparam \__datapath|__RF|r3|out[12] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[12] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[12] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[12] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxv_lcell \__datapath|__Mux9_memDataIn|out[12]~0 (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[12]~0_combout  = ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux3~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux3~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux3~1 ),
	.datad(\__datapath|__RF|__mux2|Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[12]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux9_memDataIn|out[12]~0 .lut_mask = "f3c0";
defparam \__datapath|__Mux9_memDataIn|out[12]~0 .operation_mode = "normal";
defparam \__datapath|__Mux9_memDataIn|out[12]~0 .output_mode = "comb_only";
defparam \__datapath|__Mux9_memDataIn|out[12]~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux9_memDataIn|out[12]~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux9_memDataIn|out[12]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxv_lcell \__mem|mem[18][12] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[12]~1  = (\__controller|Mux9_memDataIn~regout  & (((\__datapath|__Mux9_memDataIn|out[12]~0_combout )))) # (!\__controller|Mux9_memDataIn~regout  & (((\__datapath|__RF|__mux1|Mux3~4_combout ))))
// \__mem|mem[18][12]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[12]~1 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux9_memDataIn~regout ),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~0_combout ),
	.datad(\__datapath|__RF|__mux1|Mux3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.regout(\__mem|mem[18][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][12] .lut_mask = "f5a0";
defparam \__mem|mem[18][12] .operation_mode = "normal";
defparam \__mem|mem[18][12] .output_mode = "reg_and_comb";
defparam \__mem|mem[18][12] .register_cascade_mode = "off";
defparam \__mem|mem[18][12] .sum_lutc_input = "datac";
defparam \__mem|mem[18][12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxv_lcell \__mem|mem[30][12] (
// Equation(s):
// \__mem|mem[30][12]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , \__datapath|__Mux9_memDataIn|out[12]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][12] .lut_mask = "0000";
defparam \__mem|mem[30][12] .operation_mode = "normal";
defparam \__mem|mem[30][12] .output_mode = "reg_only";
defparam \__mem|mem[30][12] .register_cascade_mode = "off";
defparam \__mem|mem[30][12] .sum_lutc_input = "datac";
defparam \__mem|mem[30][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N6
maxv_lcell \__mem|mem[26][12] (
// Equation(s):
// \__mem|Mux3~0  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[26][12]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[18][12]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[18][12]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~0 ),
	.regout(\__mem|mem[26][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][12] .lut_mask = "fa44";
defparam \__mem|mem[26][12] .operation_mode = "normal";
defparam \__mem|mem[26][12] .output_mode = "comb_only";
defparam \__mem|mem[26][12] .register_cascade_mode = "off";
defparam \__mem|mem[26][12] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxv_lcell \__mem|mem[22][12] (
// Equation(s):
// \__mem|Mux3~1  = (\__mem|Mux3~0  & ((\__mem|mem[30][12]~regout ) # ((!\__datapath|__T1|out [2])))) # (!\__mem|Mux3~0  & (((D1_mem[22][12] & \__datapath|__T1|out [2]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[30][12]~regout ),
	.datab(\__mem|Mux3~0 ),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~1 ),
	.regout(\__mem|mem[22][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][12] .lut_mask = "b8cc";
defparam \__mem|mem[22][12] .operation_mode = "normal";
defparam \__mem|mem[22][12] .output_mode = "comb_only";
defparam \__mem|mem[22][12] .register_cascade_mode = "off";
defparam \__mem|mem[22][12] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxv_lcell \__mem|mem[31][12] (
// Equation(s):
// \__mem|mem[31][12]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , \__datapath|__Mux9_memDataIn|out[12]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][12] .lut_mask = "0000";
defparam \__mem|mem[31][12] .operation_mode = "normal";
defparam \__mem|mem[31][12] .output_mode = "reg_only";
defparam \__mem|mem[31][12] .register_cascade_mode = "off";
defparam \__mem|mem[31][12] .sum_lutc_input = "datac";
defparam \__mem|mem[31][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxv_lcell \__mem|mem[19][12] (
// Equation(s):
// \__mem|mem[19][12]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[12]~1 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][12] .lut_mask = "ff00";
defparam \__mem|mem[19][12] .operation_mode = "normal";
defparam \__mem|mem[19][12] .output_mode = "reg_only";
defparam \__mem|mem[19][12] .register_cascade_mode = "off";
defparam \__mem|mem[19][12] .sum_lutc_input = "datac";
defparam \__mem|mem[19][12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxv_lcell \__mem|mem[23][12] (
// Equation(s):
// \__mem|Mux3~7  = (\__datapath|__T1|out [3] & (\__datapath|__T1|out [2])) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & (D1_mem[23][12])) # (!\__datapath|__T1|out [2] & ((\__mem|mem[19][12]~regout )))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(\__mem|mem[19][12]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~7 ),
	.regout(\__mem|mem[23][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][12] .lut_mask = "d9c8";
defparam \__mem|mem[23][12] .operation_mode = "normal";
defparam \__mem|mem[23][12] .output_mode = "comb_only";
defparam \__mem|mem[23][12] .register_cascade_mode = "off";
defparam \__mem|mem[23][12] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxv_lcell \__mem|mem[27][12] (
// Equation(s):
// \__mem|Mux3~8  = (\__datapath|__T1|out [3] & ((\__mem|Mux3~7  & (\__mem|mem[31][12]~regout )) # (!\__mem|Mux3~7  & ((D1_mem[27][12]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux3~7 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[31][12]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(\__mem|Mux3~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~8 ),
	.regout(\__mem|mem[27][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][12] .lut_mask = "dda0";
defparam \__mem|mem[27][12] .operation_mode = "normal";
defparam \__mem|mem[27][12] .output_mode = "comb_only";
defparam \__mem|mem[27][12] .register_cascade_mode = "off";
defparam \__mem|mem[27][12] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxv_lcell \__mem|mem[29][12] (
// Equation(s):
// \__mem|mem[29][12]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , \__datapath|__Mux9_memDataIn|out[12]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][12] .lut_mask = "0000";
defparam \__mem|mem[29][12] .operation_mode = "normal";
defparam \__mem|mem[29][12] .output_mode = "reg_only";
defparam \__mem|mem[29][12] .register_cascade_mode = "off";
defparam \__mem|mem[29][12] .sum_lutc_input = "datac";
defparam \__mem|mem[29][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxv_lcell \__mem|mem[17][12] (
// Equation(s):
// \__mem|mem[17][12]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , \__datapath|__Mux9_memDataIn|out[12]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[17][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][12] .lut_mask = "0000";
defparam \__mem|mem[17][12] .operation_mode = "normal";
defparam \__mem|mem[17][12] .output_mode = "reg_only";
defparam \__mem|mem[17][12] .register_cascade_mode = "off";
defparam \__mem|mem[17][12] .sum_lutc_input = "datac";
defparam \__mem|mem[17][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxv_lcell \__mem|mem[21][12] (
// Equation(s):
// \__mem|Mux3~2  = (\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3]) # ((D1_mem[21][12])))) # (!\__datapath|__T1|out [2] & (!\__datapath|__T1|out [3] & ((\__mem|mem[17][12]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(\__mem|mem[17][12]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~2 ),
	.regout(\__mem|mem[21][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][12] .lut_mask = "b9a8";
defparam \__mem|mem[21][12] .operation_mode = "normal";
defparam \__mem|mem[21][12] .output_mode = "comb_only";
defparam \__mem|mem[21][12] .register_cascade_mode = "off";
defparam \__mem|mem[21][12] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxv_lcell \__mem|mem[25][12] (
// Equation(s):
// \__mem|Mux3~3  = (\__datapath|__T1|out [3] & ((\__mem|Mux3~2  & (\__mem|mem[29][12]~regout )) # (!\__mem|Mux3~2  & ((D1_mem[25][12]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux3~2 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[29][12]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(\__mem|Mux3~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~3 ),
	.regout(\__mem|mem[25][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][12] .lut_mask = "dda0";
defparam \__mem|mem[25][12] .operation_mode = "normal";
defparam \__mem|mem[25][12] .output_mode = "comb_only";
defparam \__mem|mem[25][12] .register_cascade_mode = "off";
defparam \__mem|mem[25][12] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N4
maxv_lcell \__mem|mem[28][12] (
// Equation(s):
// \__mem|mem[28][12]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , \__datapath|__Mux9_memDataIn|out[12]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][12] .lut_mask = "0000";
defparam \__mem|mem[28][12] .operation_mode = "normal";
defparam \__mem|mem[28][12] .output_mode = "reg_only";
defparam \__mem|mem[28][12] .register_cascade_mode = "off";
defparam \__mem|mem[28][12] .sum_lutc_input = "datac";
defparam \__mem|mem[28][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N8
maxv_lcell \__mem|mem[16][12] (
// Equation(s):
// \__mem|mem[16][12]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , \__datapath|__Mux9_memDataIn|out[12]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][12] .lut_mask = "0000";
defparam \__mem|mem[16][12] .operation_mode = "normal";
defparam \__mem|mem[16][12] .output_mode = "reg_only";
defparam \__mem|mem[16][12] .register_cascade_mode = "off";
defparam \__mem|mem[16][12] .sum_lutc_input = "datac";
defparam \__mem|mem[16][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N6
maxv_lcell \__mem|mem[24][12] (
// Equation(s):
// \__mem|Mux3~4  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[24][12]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[16][12]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[16][12]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~4 ),
	.regout(\__mem|mem[24][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][12] .lut_mask = "fc22";
defparam \__mem|mem[24][12] .operation_mode = "normal";
defparam \__mem|mem[24][12] .output_mode = "comb_only";
defparam \__mem|mem[24][12] .register_cascade_mode = "off";
defparam \__mem|mem[24][12] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N8
maxv_lcell \__mem|mem[20][12] (
// Equation(s):
// \__mem|Mux3~5  = (\__mem|Mux3~4  & ((\__mem|mem[28][12]~regout ) # ((!\__datapath|__T1|out [2])))) # (!\__mem|Mux3~4  & (((D1_mem[20][12] & \__datapath|__T1|out [2]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[28][12]~regout ),
	.datab(\__mem|Mux3~4 ),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~5 ),
	.regout(\__mem|mem[20][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][12] .lut_mask = "b8cc";
defparam \__mem|mem[20][12] .operation_mode = "normal";
defparam \__mem|mem[20][12] .output_mode = "comb_only";
defparam \__mem|mem[20][12] .register_cascade_mode = "off";
defparam \__mem|mem[20][12] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxv_lcell \__mem|Mux3~6 (
// Equation(s):
// \__mem|Mux3~6_combout  = (\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1]) # ((\__mem|Mux3~3 )))) # (!\__datapath|__T1|out [0] & (!\__datapath|__T1|out [1] & ((\__mem|Mux3~5 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|Mux3~3 ),
	.datad(\__mem|Mux3~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux3~6 .lut_mask = "b9a8";
defparam \__mem|Mux3~6 .operation_mode = "normal";
defparam \__mem|Mux3~6 .output_mode = "comb_only";
defparam \__mem|Mux3~6 .register_cascade_mode = "off";
defparam \__mem|Mux3~6 .sum_lutc_input = "datac";
defparam \__mem|Mux3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxv_lcell \__mem|Mux3~9 (
// Equation(s):
// \__mem|Mux3~9_combout  = (\__datapath|__T1|out [1] & ((\__mem|Mux3~6_combout  & ((\__mem|Mux3~8 ))) # (!\__mem|Mux3~6_combout  & (\__mem|Mux3~1 )))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux3~6_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux3~1 ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|Mux3~8 ),
	.datad(\__mem|Mux3~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux3~9 .lut_mask = "f388";
defparam \__mem|Mux3~9 .operation_mode = "normal";
defparam \__mem|Mux3~9 .output_mode = "comb_only";
defparam \__mem|Mux3~9 .register_cascade_mode = "off";
defparam \__mem|Mux3~9 .sum_lutc_input = "datac";
defparam \__mem|Mux3~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N2
maxv_lcell \__mem|mem[8][12] (
// Equation(s):
// \__mem|mem[8][12]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , \__datapath|__Mux9_memDataIn|out[12]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][12] .lut_mask = "0000";
defparam \__mem|mem[8][12] .operation_mode = "normal";
defparam \__mem|mem[8][12] .output_mode = "reg_only";
defparam \__mem|mem[8][12] .register_cascade_mode = "off";
defparam \__mem|mem[8][12] .sum_lutc_input = "datac";
defparam \__mem|mem[8][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y3_N3
maxv_lcell \__mem|mem[9][12] (
// Equation(s):
// \__mem|Mux3~10  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((D1_mem[9][12]))) # (!\__datapath|__T1|out [0] & (\__mem|mem[8][12]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[8][12]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~10 ),
	.regout(\__mem|mem[9][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][12] .lut_mask = "fa44";
defparam \__mem|mem[9][12] .operation_mode = "normal";
defparam \__mem|mem[9][12] .output_mode = "comb_only";
defparam \__mem|mem[9][12] .register_cascade_mode = "off";
defparam \__mem|mem[9][12] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N8
maxv_lcell \__mem|mem[11][12] (
// Equation(s):
// \__mem|mem[11][12]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , \__datapath|__Mux9_memDataIn|out[12]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][12] .lut_mask = "0000";
defparam \__mem|mem[11][12] .operation_mode = "normal";
defparam \__mem|mem[11][12] .output_mode = "reg_only";
defparam \__mem|mem[11][12] .register_cascade_mode = "off";
defparam \__mem|mem[11][12] .sum_lutc_input = "datac";
defparam \__mem|mem[11][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N7
maxv_lcell \__mem|mem[10][12] (
// Equation(s):
// \__mem|Mux3~11  = (\__datapath|__T1|out [1] & ((\__mem|Mux3~10  & ((\__mem|mem[11][12]~regout ))) # (!\__mem|Mux3~10  & (D1_mem[10][12])))) # (!\__datapath|__T1|out [1] & (\__mem|Mux3~10 ))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|Mux3~10 ),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(\__mem|mem[11][12]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~11 ),
	.regout(\__mem|mem[10][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][12] .lut_mask = "ec64";
defparam \__mem|mem[10][12] .operation_mode = "normal";
defparam \__mem|mem[10][12] .output_mode = "comb_only";
defparam \__mem|mem[10][12] .register_cascade_mode = "off";
defparam \__mem|mem[10][12] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y1_N6
maxv_lcell \__mem|mem[12][12] (
// Equation(s):
// \__mem|mem[12][12]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , \__datapath|__Mux9_memDataIn|out[12]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][12] .lut_mask = "0000";
defparam \__mem|mem[12][12] .operation_mode = "normal";
defparam \__mem|mem[12][12] .output_mode = "reg_only";
defparam \__mem|mem[12][12] .register_cascade_mode = "off";
defparam \__mem|mem[12][12] .sum_lutc_input = "datac";
defparam \__mem|mem[12][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y1_N0
maxv_lcell \__mem|mem[14][12] (
// Equation(s):
// \__mem|Mux3~17  = (\__datapath|__T1|out [0] & (((\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1] & ((D1_mem[14][12]))) # (!\__datapath|__T1|out [1] & (\__mem|mem[12][12]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[12][12]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~17 ),
	.regout(\__mem|mem[14][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][12] .lut_mask = "fc22";
defparam \__mem|mem[14][12] .operation_mode = "normal";
defparam \__mem|mem[14][12] .output_mode = "comb_only";
defparam \__mem|mem[14][12] .register_cascade_mode = "off";
defparam \__mem|mem[14][12] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N2
maxv_lcell \__mem|mem[15][12] (
// Equation(s):
// \__mem|mem[15][12]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , \__datapath|__Mux9_memDataIn|out[12]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][12] .lut_mask = "0000";
defparam \__mem|mem[15][12] .operation_mode = "normal";
defparam \__mem|mem[15][12] .output_mode = "reg_only";
defparam \__mem|mem[15][12] .register_cascade_mode = "off";
defparam \__mem|mem[15][12] .sum_lutc_input = "datac";
defparam \__mem|mem[15][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N3
maxv_lcell \__mem|mem[13][12] (
// Equation(s):
// \__mem|Mux3~18  = (\__mem|Mux3~17  & ((\__mem|mem[15][12]~regout ) # ((!\__datapath|__T1|out [0])))) # (!\__mem|Mux3~17  & (((D1_mem[13][12] & \__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|Mux3~17 ),
	.datab(\__mem|mem[15][12]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~18 ),
	.regout(\__mem|mem[13][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][12] .lut_mask = "d8aa";
defparam \__mem|mem[13][12] .operation_mode = "normal";
defparam \__mem|mem[13][12] .output_mode = "comb_only";
defparam \__mem|mem[13][12] .register_cascade_mode = "off";
defparam \__mem|mem[13][12] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N3
maxv_lcell \__mem|mem[7][12] (
// Equation(s):
// \__mem|mem[7][12]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , \__datapath|__Mux9_memDataIn|out[12]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][12] .lut_mask = "0000";
defparam \__mem|mem[7][12] .operation_mode = "normal";
defparam \__mem|mem[7][12] .output_mode = "reg_only";
defparam \__mem|mem[7][12] .register_cascade_mode = "off";
defparam \__mem|mem[7][12] .sum_lutc_input = "datac";
defparam \__mem|mem[7][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N3
maxv_lcell \__mem|mem[4][12] (
// Equation(s):
// \__mem|mem[4][12]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , \__datapath|__Mux9_memDataIn|out[12]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][12] .lut_mask = "0000";
defparam \__mem|mem[4][12] .operation_mode = "normal";
defparam \__mem|mem[4][12] .output_mode = "reg_only";
defparam \__mem|mem[4][12] .register_cascade_mode = "off";
defparam \__mem|mem[4][12] .sum_lutc_input = "datac";
defparam \__mem|mem[4][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N2
maxv_lcell \__mem|mem[6][12] (
// Equation(s):
// \__mem|Mux3~12  = (\__datapath|__T1|out [1] & (((D1_mem[6][12]) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[4][12]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[4][12]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~12 ),
	.regout(\__mem|mem[6][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][12] .lut_mask = "cce2";
defparam \__mem|mem[6][12] .operation_mode = "normal";
defparam \__mem|mem[6][12] .output_mode = "comb_only";
defparam \__mem|mem[6][12] .register_cascade_mode = "off";
defparam \__mem|mem[6][12] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N0
maxv_lcell \__mem|mem[5][12] (
// Equation(s):
// \__mem|Mux3~13  = (\__mem|Mux3~12  & ((\__mem|mem[7][12]~regout ) # ((!\__datapath|__T1|out [0])))) # (!\__mem|Mux3~12  & (((D1_mem[5][12] & \__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[7][12]~regout ),
	.datab(\__mem|Mux3~12 ),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~13 ),
	.regout(\__mem|mem[5][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][12] .lut_mask = "b8cc";
defparam \__mem|mem[5][12] .operation_mode = "normal";
defparam \__mem|mem[5][12] .output_mode = "comb_only";
defparam \__mem|mem[5][12] .register_cascade_mode = "off";
defparam \__mem|mem[5][12] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N3
maxv_lcell \__mem|mem[2][12] (
// Equation(s):
// \__mem|mem[2][12]~regout  = DFFEAS((\__mem|Decoder0~4_combout  & (((!\__datapath|__T1|out [4] & \__datapath|__Mux9_memDataIn|out[12]~1 )))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~4_combout ),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][12] .lut_mask = "0a00";
defparam \__mem|mem[2][12] .operation_mode = "normal";
defparam \__mem|mem[2][12] .output_mode = "reg_only";
defparam \__mem|mem[2][12] .register_cascade_mode = "off";
defparam \__mem|mem[2][12] .sum_lutc_input = "datac";
defparam \__mem|mem[2][12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N7
maxv_lcell \__mem|mem[0][12] (
// Equation(s):
// \__mem|mem[0][12]~regout  = DFFEAS((\__mem|Decoder0~20_combout  & (!\__datapath|__T1|out [4] & (\__datapath|__Mux9_memDataIn|out[12]~1 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~20_combout ),
	.datab(\__datapath|__T1|out [4]),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][12] .lut_mask = "2020";
defparam \__mem|mem[0][12] .operation_mode = "normal";
defparam \__mem|mem[0][12] .output_mode = "reg_only";
defparam \__mem|mem[0][12] .register_cascade_mode = "off";
defparam \__mem|mem[0][12] .sum_lutc_input = "datac";
defparam \__mem|mem[0][12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N5
maxv_lcell \__mem|mem[1][12] (
// Equation(s):
// \__mem|mem[1][12]~regout  = DFFEAS((!\__datapath|__T1|out [4] & (\__mem|Decoder0~12_combout  & (\__datapath|__Mux9_memDataIn|out[12]~1 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(\__mem|Decoder0~12_combout ),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][12] .lut_mask = "4040";
defparam \__mem|mem[1][12] .operation_mode = "normal";
defparam \__mem|mem[1][12] .output_mode = "reg_only";
defparam \__mem|mem[1][12] .register_cascade_mode = "off";
defparam \__mem|mem[1][12] .sum_lutc_input = "datac";
defparam \__mem|mem[1][12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N0
maxv_lcell \__mem|Mux3~14 (
// Equation(s):
// \__mem|Mux3~14_combout  = (\__datapath|__T1|out [0] & (((\__datapath|__T1|out [1]) # (\__mem|mem[1][12]~regout )))) # (!\__datapath|__T1|out [0] & (\__mem|mem[0][12]~regout  & (!\__datapath|__T1|out [1])))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[0][12]~regout ),
	.datac(\__datapath|__T1|out [1]),
	.datad(\__mem|mem[1][12]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux3~14 .lut_mask = "aea4";
defparam \__mem|Mux3~14 .operation_mode = "normal";
defparam \__mem|Mux3~14 .output_mode = "comb_only";
defparam \__mem|Mux3~14 .register_cascade_mode = "off";
defparam \__mem|Mux3~14 .sum_lutc_input = "datac";
defparam \__mem|Mux3~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N1
maxv_lcell \__mem|mem[3][12] (
// Equation(s):
// \__mem|Mux3~15  = (\__datapath|__T1|out [1] & ((\__mem|Mux3~14_combout  & ((D1_mem[3][12]))) # (!\__mem|Mux3~14_combout  & (\__mem|mem[2][12]~regout )))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux3~14_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[2][12]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[12]~1 ),
	.datad(\__mem|Mux3~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~15 ),
	.regout(\__mem|mem[3][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][12] .lut_mask = "f388";
defparam \__mem|mem[3][12] .operation_mode = "normal";
defparam \__mem|mem[3][12] .output_mode = "comb_only";
defparam \__mem|mem[3][12] .register_cascade_mode = "off";
defparam \__mem|mem[3][12] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N2
maxv_lcell \__mem|Mux3~16 (
// Equation(s):
// \__mem|Mux3~16_combout  = (\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3]) # ((\__mem|Mux3~13 )))) # (!\__datapath|__T1|out [2] & (!\__datapath|__T1|out [3] & ((\__mem|Mux3~15 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__mem|Mux3~13 ),
	.datad(\__mem|Mux3~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux3~16 .lut_mask = "b9a8";
defparam \__mem|Mux3~16 .operation_mode = "normal";
defparam \__mem|Mux3~16 .output_mode = "comb_only";
defparam \__mem|Mux3~16 .register_cascade_mode = "off";
defparam \__mem|Mux3~16 .sum_lutc_input = "datac";
defparam \__mem|Mux3~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N9
maxv_lcell \__mem|Mux3~19 (
// Equation(s):
// \__mem|Mux3~19_combout  = (\__datapath|__T1|out [3] & ((\__mem|Mux3~16_combout  & ((\__mem|Mux3~18 ))) # (!\__mem|Mux3~16_combout  & (\__mem|Mux3~11 )))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux3~16_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux3~11 ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__mem|Mux3~18 ),
	.datad(\__mem|Mux3~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux3~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux3~19 .lut_mask = "f388";
defparam \__mem|Mux3~19 .operation_mode = "normal";
defparam \__mem|Mux3~19 .output_mode = "comb_only";
defparam \__mem|Mux3~19 .register_cascade_mode = "off";
defparam \__mem|Mux3~19 .sum_lutc_input = "datac";
defparam \__mem|Mux3~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxv_lcell \__mem|out[12] (
// Equation(s):
// \__mem|out [12] = DFFEAS((\__datapath|__T1|out [4] & (\__mem|Mux3~9_combout )) # (!\__datapath|__T1|out [4] & (((\__mem|Mux3~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(\__mem|Mux3~9_combout ),
	.datac(vcc),
	.datad(\__mem|Mux3~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[12] .lut_mask = "dd88";
defparam \__mem|out[12] .operation_mode = "normal";
defparam \__mem|out[12] .output_mode = "reg_only";
defparam \__mem|out[12] .register_cascade_mode = "off";
defparam \__mem|out[12] .sum_lutc_input = "datac";
defparam \__mem|out[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxv_lcell \__datapath|__Mux1_alu_B|Mux3~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux3~0_combout  = (\__datapath|__Mux1_alu_B|Mux0~0_combout  & ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux3~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux3~3 )))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux0~0_combout ),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux3~1 ),
	.datad(\__datapath|__RF|__mux2|Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux3~0 .lut_mask = "a280";
defparam \__datapath|__Mux1_alu_B|Mux3~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux3~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux3~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux3~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxv_lcell \__datapath|__Mux2_alu_A|Mux8~0 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux8~0_combout  = (((!\__controller|Mux2_alu_A [1] & \__controller|Mux2_alu_A [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|Mux2_alu_A [1]),
	.datad(\__controller|Mux2_alu_A [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux8~0 .lut_mask = "0f00";
defparam \__datapath|__Mux2_alu_A|Mux8~0 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux8~0 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux8~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux8~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxv_lcell \__datapath|__RF|r0|out[7] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux8~2  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|r1|out [7]) # ((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & (((F1_out[7] & !\__datapath|__Mux5_RF_read2|Mux1~0 ))))
// \__datapath|__RF|r0|out [7] = DFFEAS(\__datapath|__RF|__mux2|Mux8~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , \__datapath|__Mux6_RF_dataIn|out[7]~13_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r1|out [7]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[7]~13_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux8~2 ),
	.regout(\__datapath|__RF|r0|out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[7] .lut_mask = "aad8";
defparam \__datapath|__RF|r0|out[7] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[7] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r0|out[7] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[7] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r0|out[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxv_lcell \__datapath|__RF|r1|out[7] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux8~2  = (\__datapath|__IR|out [9] & (((F2_out[7]) # (\__datapath|__IR|out [10])))) # (!\__datapath|__IR|out [9] & (\__datapath|__RF|r0|out [7] & ((!\__datapath|__IR|out [10]))))
// \__datapath|__RF|r1|out [7] = DFFEAS(\__datapath|__RF|__mux1|Mux8~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[7]~13_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r0|out [7]),
	.datab(\__datapath|__IR|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[7]~13_combout ),
	.datad(\__datapath|__IR|out [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux8~2 ),
	.regout(\__datapath|__RF|r1|out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[7] .lut_mask = "cce2";
defparam \__datapath|__RF|r1|out[7] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[7] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[7] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[7] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxv_lcell \__datapath|__RF|r3|out[7] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux8~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux8~2  & ((F4_out[7]))) # (!\__datapath|__RF|__mux2|Mux8~2  & (\__datapath|__RF|r2|out [7])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux8~2 ))))
// \__datapath|__RF|r3|out [7] = DFFEAS(\__datapath|__RF|__mux2|Mux8~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[7]~13_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r2|out [7]),
	.datab(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[7]~13_combout ),
	.datad(\__datapath|__RF|__mux2|Mux8~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux8~3 ),
	.regout(\__datapath|__RF|r3|out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[7] .lut_mask = "f388";
defparam \__datapath|__RF|r3|out[7] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[7] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[7] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[7] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxv_lcell \__datapath|__RF|r4|out[7] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux8~0  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__Mux5_RF_read2|Mux1~0  & (\__datapath|__RF|r6|out [7])) # 
// (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((F5_out[7])))))
// \__datapath|__RF|r4|out [7] = DFFEAS(\__datapath|__RF|__mux2|Mux8~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , \__datapath|__Mux6_RF_dataIn|out[7]~13_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r6|out [7]),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[7]~13_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux8~0 ),
	.regout(\__datapath|__RF|r4|out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[7] .lut_mask = "ee30";
defparam \__datapath|__RF|r4|out[7] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[7] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[7] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[7] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r4|out[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxv_lcell \__datapath|__RF|r6|out[7] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux8~0  = (\__datapath|__IR|out [10] & (((F7_out[7]) # (\__datapath|__IR|out [9])))) # (!\__datapath|__IR|out [10] & (\__datapath|__RF|r4|out [7] & ((!\__datapath|__IR|out [9]))))
// \__datapath|__RF|r6|out [7] = DFFEAS(\__datapath|__RF|__mux1|Mux8~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[7]~13_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [10]),
	.datab(\__datapath|__RF|r4|out [7]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[7]~13_combout ),
	.datad(\__datapath|__IR|out [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux8~0 ),
	.regout(\__datapath|__RF|r6|out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[7] .lut_mask = "aae4";
defparam \__datapath|__RF|r6|out[7] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[7] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[7] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[7] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxv_lcell \__datapath|__RF|r7|out[7] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux8~1  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|__mux2|Mux8~0  & ((F8_out[7]))) # (!\__datapath|__RF|__mux2|Mux8~0  & (\__datapath|__RF|r5|out [7])))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & 
// (((\__datapath|__RF|__mux2|Mux8~0 ))))
// \__datapath|__RF|r7|out [7] = DFFEAS(\__datapath|__RF|__mux2|Mux8~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[7]~13_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r5|out [7]),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[7]~13_combout ),
	.datad(\__datapath|__RF|__mux2|Mux8~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux8~1 ),
	.regout(\__datapath|__RF|r7|out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[7] .lut_mask = "f388";
defparam \__datapath|__RF|r7|out[7] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[7] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[7] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[7] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxv_lcell \__datapath|__RF|r5|out[7] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux8~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux8~0  & (\__datapath|__RF|r7|out [7])) # (!\__datapath|__RF|__mux1|Mux8~0  & ((F6_out[7]))))) # (!\__datapath|__IR|out [9] & (((\__datapath|__RF|__mux1|Mux8~0 ))))
// \__datapath|__RF|r5|out [7] = DFFEAS(\__datapath|__RF|__mux1|Mux8~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[7]~13_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r7|out [7]),
	.datab(\__datapath|__IR|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[7]~13_combout ),
	.datad(\__datapath|__RF|__mux1|Mux8~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux8~1 ),
	.regout(\__datapath|__RF|r5|out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[7] .lut_mask = "bbc0";
defparam \__datapath|__RF|r5|out[7] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[7] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[7] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[7] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxv_lcell \__datapath|__Mux1_alu_B|Mux8~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux8~0_combout  = (\__datapath|__Mux1_alu_B|Mux0~0_combout  & ((\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux8~1 ))) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux8~3 ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux0~0_combout ),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux8~3 ),
	.datad(\__datapath|__RF|__mux2|Mux8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux8~0 .lut_mask = "a820";
defparam \__datapath|__Mux1_alu_B|Mux8~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux8~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux8~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux8~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxv_lcell \__datapath|__RF|r0|out[6] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux9~2  = (\__datapath|__Mux5_RF_read2|Mux1~0  & (((\__datapath|__Mux5_RF_read2|Mux2~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__Mux5_RF_read2|Mux2~0  & (\__datapath|__RF|r1|out [6])) # 
// (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((F1_out[6])))))
// \__datapath|__RF|r0|out [6] = DFFEAS(\__datapath|__RF|__mux2|Mux9~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , \__datapath|__Mux6_RF_dataIn|out[6]~5_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r1|out [6]),
	.datab(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[6]~5_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux9~2 ),
	.regout(\__datapath|__RF|r0|out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[6] .lut_mask = "ee30";
defparam \__datapath|__RF|r0|out[6] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[6] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r0|out[6] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[6] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r0|out[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N2
maxv_lcell \__datapath|__RF|r1|out[6] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux9~2  = (\__datapath|__IR|out [10] & (((\__datapath|__IR|out [9])))) # (!\__datapath|__IR|out [10] & ((\__datapath|__IR|out [9] & ((F2_out[6]))) # (!\__datapath|__IR|out [9] & (\__datapath|__RF|r0|out [6]))))
// \__datapath|__RF|r1|out [6] = DFFEAS(\__datapath|__RF|__mux1|Mux9~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[6]~5_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [10]),
	.datab(\__datapath|__RF|r0|out [6]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[6]~5_combout ),
	.datad(\__datapath|__IR|out [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux9~2 ),
	.regout(\__datapath|__RF|r1|out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[6] .lut_mask = "fa44";
defparam \__datapath|__RF|r1|out[6] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[6] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[6] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[6] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxv_lcell \__datapath|__RF|r3|out[6] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux9~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux9~2  & ((F4_out[6]))) # (!\__datapath|__RF|__mux2|Mux9~2  & (\__datapath|__RF|r2|out [6])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux9~2 ))))
// \__datapath|__RF|r3|out [6] = DFFEAS(\__datapath|__RF|__mux2|Mux9~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[6]~5_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datab(\__datapath|__RF|r2|out [6]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[6]~5_combout ),
	.datad(\__datapath|__RF|__mux2|Mux9~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux9~3 ),
	.regout(\__datapath|__RF|r3|out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[6] .lut_mask = "f588";
defparam \__datapath|__RF|r3|out[6] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[6] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[6] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[6] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N5
maxv_lcell \__datapath|__RF|r2|out[6] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux9~3  = (\__datapath|__IR|out [10] & ((\__datapath|__RF|__mux1|Mux9~2  & (\__datapath|__RF|r3|out [6])) # (!\__datapath|__RF|__mux1|Mux9~2  & ((F3_out[6]))))) # (!\__datapath|__IR|out [10] & (((\__datapath|__RF|__mux1|Mux9~2 ))))
// \__datapath|__RF|r2|out [6] = DFFEAS(\__datapath|__RF|__mux1|Mux9~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[6]~5_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [10]),
	.datab(\__datapath|__RF|r3|out [6]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[6]~5_combout ),
	.datad(\__datapath|__RF|__mux1|Mux9~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux9~3 ),
	.regout(\__datapath|__RF|r2|out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[6] .lut_mask = "dda0";
defparam \__datapath|__RF|r2|out[6] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[6] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[6] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[6] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxv_lcell \__datapath|__RF|r4|out[6] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux9~0  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__Mux5_RF_read2|Mux1~0  & (\__datapath|__RF|r6|out [6])) # 
// (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((F5_out[6])))))
// \__datapath|__RF|r4|out [6] = DFFEAS(\__datapath|__RF|__mux2|Mux9~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , \__datapath|__Mux6_RF_dataIn|out[6]~5_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r6|out [6]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[6]~5_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux9~0 ),
	.regout(\__datapath|__RF|r4|out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[6] .lut_mask = "ee50";
defparam \__datapath|__RF|r4|out[6] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[6] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[6] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[6] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r4|out[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxv_lcell \__datapath|__RF|r7|out[6] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux9~1  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|__mux2|Mux9~0  & ((F8_out[6]))) # (!\__datapath|__RF|__mux2|Mux9~0  & (\__datapath|__RF|r5|out [6])))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & 
// (((\__datapath|__RF|__mux2|Mux9~0 ))))
// \__datapath|__RF|r7|out [6] = DFFEAS(\__datapath|__RF|__mux2|Mux9~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[6]~5_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r5|out [6]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[6]~5_combout ),
	.datad(\__datapath|__RF|__mux2|Mux9~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux9~1 ),
	.regout(\__datapath|__RF|r7|out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[6] .lut_mask = "f588";
defparam \__datapath|__RF|r7|out[6] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[6] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[6] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[6] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N6
maxv_lcell \__datapath|__RF|r5|out[6] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux9~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux9~0  & ((\__datapath|__RF|r7|out [6]))) # (!\__datapath|__RF|__mux1|Mux9~0  & (F6_out[6])))) # (!\__datapath|__IR|out [9] & (\__datapath|__RF|__mux1|Mux9~0 ))
// \__datapath|__RF|r5|out [6] = DFFEAS(\__datapath|__RF|__mux1|Mux9~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[6]~5_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__RF|__mux1|Mux9~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[6]~5_combout ),
	.datad(\__datapath|__RF|r7|out [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux9~1 ),
	.regout(\__datapath|__RF|r5|out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[6] .lut_mask = "ec64";
defparam \__datapath|__RF|r5|out[6] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[6] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[6] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[6] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxv_lcell \__datapath|__Mux1_alu_B|Mux9~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux9~0_combout  = (\__datapath|__Mux1_alu_B|Mux0~0_combout  & ((\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux9~1 ))) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux9~3 ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux0~0_combout ),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux9~3 ),
	.datad(\__datapath|__RF|__mux2|Mux9~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux9~0 .lut_mask = "a820";
defparam \__datapath|__Mux1_alu_B|Mux9~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux9~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux9~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux9~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxv_lcell \__datapath|__alu|__add|out[6]~20 (
// Equation(s):
// \__datapath|__alu|__add|out[6]~20_combout  = \__datapath|__Mux2_alu_A|Mux9~2_combout  $ (\__datapath|__Mux1_alu_B|Mux9~0_combout  $ ((!(!\__datapath|__alu|__add|out[2]~12  & \__datapath|__alu|__add|out[5]~47 ) # (\__datapath|__alu|__add|out[2]~12  & 
// \__datapath|__alu|__add|out[5]~47COUT1_102 ))))
// \__datapath|__alu|__add|out[6]~22  = CARRY((\__datapath|__Mux2_alu_A|Mux9~2_combout  & ((\__datapath|__Mux1_alu_B|Mux9~0_combout ) # (!\__datapath|__alu|__add|out[5]~47 ))) # (!\__datapath|__Mux2_alu_A|Mux9~2_combout  & 
// (\__datapath|__Mux1_alu_B|Mux9~0_combout  & !\__datapath|__alu|__add|out[5]~47 )))
// \__datapath|__alu|__add|out[6]~22COUT1_104  = CARRY((\__datapath|__Mux2_alu_A|Mux9~2_combout  & ((\__datapath|__Mux1_alu_B|Mux9~0_combout ) # (!\__datapath|__alu|__add|out[5]~47COUT1_102 ))) # (!\__datapath|__Mux2_alu_A|Mux9~2_combout  & 
// (\__datapath|__Mux1_alu_B|Mux9~0_combout  & !\__datapath|__alu|__add|out[5]~47COUT1_102 )))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux9~2_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux9~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__add|out[2]~12 ),
	.cin0(\__datapath|__alu|__add|out[5]~47 ),
	.cin1(\__datapath|__alu|__add|out[5]~47COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[6]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__add|out[6]~22 ),
	.cout1(\__datapath|__alu|__add|out[6]~22COUT1_104 ));
// synopsys translate_off
defparam \__datapath|__alu|__add|out[6]~20 .cin0_used = "true";
defparam \__datapath|__alu|__add|out[6]~20 .cin1_used = "true";
defparam \__datapath|__alu|__add|out[6]~20 .cin_used = "true";
defparam \__datapath|__alu|__add|out[6]~20 .lut_mask = "698e";
defparam \__datapath|__alu|__add|out[6]~20 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__add|out[6]~20 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[6]~20 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[6]~20 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__add|out[6]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxv_lcell \__datapath|__alu|__add|Add0~4 (
// Equation(s):
// \__datapath|__alu|__add|Add0~4_combout  = (\__controller|ALU_op~regout  & (((!\__datapath|__Mux1_alu_B|Mux9~0_combout )) # (!\__datapath|__Mux2_alu_A|Mux9~2_combout ))) # (!\__controller|ALU_op~regout  & (((\__datapath|__alu|__add|out[6]~20_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux9~2_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux9~0_combout ),
	.datac(\__controller|ALU_op~regout ),
	.datad(\__datapath|__alu|__add|out[6]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|Add0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|Add0~4 .lut_mask = "7f70";
defparam \__datapath|__alu|__add|Add0~4 .operation_mode = "normal";
defparam \__datapath|__alu|__add|Add0~4 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|Add0~4 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|Add0~4 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|Add0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxv_lcell \__datapath|__T1|out[6] (
// Equation(s):
// \__datapath|__T1|out [6] = DFFEAS((((!\__controller|T1write~regout  & \__datapath|__alu|__add|Add0~4_combout ))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|T1write~regout ),
	.datad(\__datapath|__alu|__add|Add0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[6] .lut_mask = "0f00";
defparam \__datapath|__T1|out[6] .operation_mode = "normal";
defparam \__datapath|__T1|out[6] .output_mode = "reg_only";
defparam \__datapath|__T1|out[6] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[6] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxv_lcell \__datapath|__Mux6_RF_dataIn|out[6]~5 (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[6]~5_combout  = ((\__controller|Mux6_RF_dataIn~regout  & ((\__datapath|__T1|out [6]))) # (!\__controller|Mux6_RF_dataIn~regout  & (\__mem|out [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__mem|out [6]),
	.datac(\__controller|Mux6_RF_dataIn~regout ),
	.datad(\__datapath|__T1|out [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[6]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux6_RF_dataIn|out[6]~5 .lut_mask = "fc0c";
defparam \__datapath|__Mux6_RF_dataIn|out[6]~5 .operation_mode = "normal";
defparam \__datapath|__Mux6_RF_dataIn|out[6]~5 .output_mode = "comb_only";
defparam \__datapath|__Mux6_RF_dataIn|out[6]~5 .register_cascade_mode = "off";
defparam \__datapath|__Mux6_RF_dataIn|out[6]~5 .sum_lutc_input = "datac";
defparam \__datapath|__Mux6_RF_dataIn|out[6]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N6
maxv_lcell \__datapath|__RF|r6|out[6] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux9~0  = (\__datapath|__IR|out [10] & (((F7_out[6]) # (\__datapath|__IR|out [9])))) # (!\__datapath|__IR|out [10] & (\__datapath|__RF|r4|out [6] & ((!\__datapath|__IR|out [9]))))
// \__datapath|__RF|r6|out [6] = DFFEAS(\__datapath|__RF|__mux1|Mux9~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[6]~5_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r4|out [6]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[6]~5_combout ),
	.datad(\__datapath|__IR|out [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux9~0 ),
	.regout(\__datapath|__RF|r6|out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[6] .lut_mask = "cce2";
defparam \__datapath|__RF|r6|out[6] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[6] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[6] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[6] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N9
maxv_lcell \__datapath|__RF|__mux1|Mux9~4 (
// Equation(s):
// \__datapath|__RF|__mux1|Mux9~4_combout  = ((\__datapath|__IR|out [11] & (\__datapath|__RF|__mux1|Mux9~1 )) # (!\__datapath|__IR|out [11] & ((\__datapath|__RF|__mux1|Mux9~3 ))))

	.clk(gnd),
	.dataa(\__datapath|__RF|__mux1|Mux9~1 ),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux9~3 ),
	.datad(\__datapath|__IR|out [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux9~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|__mux1|Mux9~4 .lut_mask = "aaf0";
defparam \__datapath|__RF|__mux1|Mux9~4 .operation_mode = "normal";
defparam \__datapath|__RF|__mux1|Mux9~4 .output_mode = "comb_only";
defparam \__datapath|__RF|__mux1|Mux9~4 .register_cascade_mode = "off";
defparam \__datapath|__RF|__mux1|Mux9~4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|__mux1|Mux9~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N4
maxv_lcell \__datapath|__tmpA|out[6] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux9~1  = (\__datapath|__Mux2_alu_A|Mux9~0_combout  & ((\__controller|Mux2_alu_A [1] & ((F10_out[6]))) # (!\__controller|Mux2_alu_A [1] & (\__datapath|__IR|out [6]))))

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux2_alu_A [1]),
	.datab(\__datapath|__IR|out [6]),
	.datac(\__datapath|__RF|__mux1|Mux9~4_combout ),
	.datad(\__datapath|__Mux2_alu_A|Mux9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux9~1 ),
	.regout(\__datapath|__tmpA|out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[6] .lut_mask = "e400";
defparam \__datapath|__tmpA|out[6] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[6] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[6] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[6] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N2
maxv_lcell \__datapath|__Mux2_alu_A|Mux9~2 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux9~2_combout  = (\__datapath|__Mux2_alu_A|Mux9~1 ) # ((\__controller|Mux2_alu_A [0] & (\__datapath|__Mux2_alu_A|Mux8~0_combout  & \__datapath|__RF|__mux1|Mux9~4_combout )))

	.clk(gnd),
	.dataa(\__controller|Mux2_alu_A [0]),
	.datab(\__datapath|__Mux2_alu_A|Mux9~1 ),
	.datac(\__datapath|__Mux2_alu_A|Mux8~0_combout ),
	.datad(\__datapath|__RF|__mux1|Mux9~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux9~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux9~2 .lut_mask = "eccc";
defparam \__datapath|__Mux2_alu_A|Mux9~2 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux9~2 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux9~2 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux9~2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux9~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxv_lcell \__datapath|__alu|__add|out[7]~15 (
// Equation(s):
// \__datapath|__alu|__add|out[7]~15_combout  = \__datapath|__Mux2_alu_A|Mux8~3_combout  $ (\__datapath|__Mux1_alu_B|Mux8~0_combout  $ (((!\__datapath|__alu|__add|out[2]~12  & \__datapath|__alu|__add|out[6]~22 ) # (\__datapath|__alu|__add|out[2]~12  & 
// \__datapath|__alu|__add|out[6]~22COUT1_104 ))))
// \__datapath|__alu|__add|out[7]~17  = CARRY((\__datapath|__Mux2_alu_A|Mux8~3_combout  & (!\__datapath|__Mux1_alu_B|Mux8~0_combout  & !\__datapath|__alu|__add|out[6]~22COUT1_104 )) # (!\__datapath|__Mux2_alu_A|Mux8~3_combout  & 
// ((!\__datapath|__alu|__add|out[6]~22COUT1_104 ) # (!\__datapath|__Mux1_alu_B|Mux8~0_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux8~3_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux8~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__add|out[2]~12 ),
	.cin0(\__datapath|__alu|__add|out[6]~22 ),
	.cin1(\__datapath|__alu|__add|out[6]~22COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[7]~15_combout ),
	.regout(),
	.cout(\__datapath|__alu|__add|out[7]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|out[7]~15 .cin0_used = "true";
defparam \__datapath|__alu|__add|out[7]~15 .cin1_used = "true";
defparam \__datapath|__alu|__add|out[7]~15 .cin_used = "true";
defparam \__datapath|__alu|__add|out[7]~15 .lut_mask = "9617";
defparam \__datapath|__alu|__add|out[7]~15 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__add|out[7]~15 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[7]~15 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[7]~15 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__add|out[7]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxv_lcell \__datapath|__alu|__add|Add0~3 (
// Equation(s):
// \__datapath|__alu|__add|Add0~3_combout  = (\__controller|ALU_op~regout  & (((!\__datapath|__Mux2_alu_A|Mux8~3_combout )) # (!\__datapath|__Mux1_alu_B|Mux8~0_combout ))) # (!\__controller|ALU_op~regout  & (((\__datapath|__alu|__add|out[7]~15_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux8~0_combout ),
	.datab(\__controller|ALU_op~regout ),
	.datac(\__datapath|__Mux2_alu_A|Mux8~3_combout ),
	.datad(\__datapath|__alu|__add|out[7]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|Add0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|Add0~3 .lut_mask = "7f4c";
defparam \__datapath|__alu|__add|Add0~3 .operation_mode = "normal";
defparam \__datapath|__alu|__add|Add0~3 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|Add0~3 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|Add0~3 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|Add0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxv_lcell \__datapath|__T1|out[7] (
// Equation(s):
// \__datapath|__T1|out [7] = DFFEAS((!\__controller|T1write~regout  & (((\__datapath|__alu|__add|Add0~3_combout )))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|T1write~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__alu|__add|Add0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[7] .lut_mask = "5500";
defparam \__datapath|__T1|out[7] .operation_mode = "normal";
defparam \__datapath|__T1|out[7] .output_mode = "reg_only";
defparam \__datapath|__T1|out[7] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[7] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxv_lcell \__datapath|__Mux6_RF_dataIn|out[7]~13 (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[7]~13_combout  = ((\__controller|Mux6_RF_dataIn~regout  & (\__datapath|__T1|out [7])) # (!\__controller|Mux6_RF_dataIn~regout  & ((\__mem|out [7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [7]),
	.datac(\__controller|Mux6_RF_dataIn~regout ),
	.datad(\__mem|out [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[7]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux6_RF_dataIn|out[7]~13 .lut_mask = "cfc0";
defparam \__datapath|__Mux6_RF_dataIn|out[7]~13 .operation_mode = "normal";
defparam \__datapath|__Mux6_RF_dataIn|out[7]~13 .output_mode = "comb_only";
defparam \__datapath|__Mux6_RF_dataIn|out[7]~13 .register_cascade_mode = "off";
defparam \__datapath|__Mux6_RF_dataIn|out[7]~13 .sum_lutc_input = "datac";
defparam \__datapath|__Mux6_RF_dataIn|out[7]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxv_lcell \__datapath|__RF|r2|out[7] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux8~3  = (\__datapath|__IR|out [10] & ((\__datapath|__RF|__mux1|Mux8~2  & (\__datapath|__RF|r3|out [7])) # (!\__datapath|__RF|__mux1|Mux8~2  & ((F3_out[7]))))) # (!\__datapath|__IR|out [10] & (((\__datapath|__RF|__mux1|Mux8~2 ))))
// \__datapath|__RF|r2|out [7] = DFFEAS(\__datapath|__RF|__mux1|Mux8~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[7]~13_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r3|out [7]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[7]~13_combout ),
	.datad(\__datapath|__RF|__mux1|Mux8~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux8~3 ),
	.regout(\__datapath|__RF|r2|out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[7] .lut_mask = "bbc0";
defparam \__datapath|__RF|r2|out[7] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[7] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[7] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[7] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxv_lcell \__datapath|__RF|__mux1|Mux8~4 (
// Equation(s):
// \__datapath|__RF|__mux1|Mux8~4_combout  = ((\__datapath|__IR|out [11] & ((\__datapath|__RF|__mux1|Mux8~1 ))) # (!\__datapath|__IR|out [11] & (\__datapath|__RF|__mux1|Mux8~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__IR|out [11]),
	.datac(\__datapath|__RF|__mux1|Mux8~3 ),
	.datad(\__datapath|__RF|__mux1|Mux8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux8~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|__mux1|Mux8~4 .lut_mask = "fc30";
defparam \__datapath|__RF|__mux1|Mux8~4 .operation_mode = "normal";
defparam \__datapath|__RF|__mux1|Mux8~4 .output_mode = "comb_only";
defparam \__datapath|__RF|__mux1|Mux8~4 .register_cascade_mode = "off";
defparam \__datapath|__RF|__mux1|Mux8~4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|__mux1|Mux8~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N8
maxv_lcell \__datapath|__tmpA|out[7] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux8~1  = ((\__controller|Mux2_alu_A [2] & ((F10_out[7]))) # (!\__controller|Mux2_alu_A [2] & (\__datapath|__IR|out [0])))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [0]),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux8~4_combout ),
	.datad(\__controller|Mux2_alu_A [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux8~1 ),
	.regout(\__datapath|__tmpA|out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[7] .lut_mask = "f0aa";
defparam \__datapath|__tmpA|out[7] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[7] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[7] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[7] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N9
maxv_lcell \__datapath|__Mux2_alu_A|Mux8~2 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux8~2_combout  = (\__controller|Mux2_alu_A [1] & (((\__datapath|__Mux2_alu_A|Mux8~1 )))) # (!\__controller|Mux2_alu_A [1] & (\__controller|Mux2_alu_A [2] & (\__datapath|__IR|out [7])))

	.clk(gnd),
	.dataa(\__controller|Mux2_alu_A [1]),
	.datab(\__controller|Mux2_alu_A [2]),
	.datac(\__datapath|__IR|out [7]),
	.datad(\__datapath|__Mux2_alu_A|Mux8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux8~2 .lut_mask = "ea40";
defparam \__datapath|__Mux2_alu_A|Mux8~2 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux8~2 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux8~2 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux8~2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N7
maxv_lcell \__datapath|__Mux2_alu_A|Mux8~3 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux8~3_combout  = (\__controller|Mux2_alu_A [0] & (\__datapath|__Mux2_alu_A|Mux8~0_combout  & ((\__datapath|__RF|__mux1|Mux8~4_combout )))) # (!\__controller|Mux2_alu_A [0] & (((\__datapath|__Mux2_alu_A|Mux8~2_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux8~0_combout ),
	.datab(\__controller|Mux2_alu_A [0]),
	.datac(\__datapath|__Mux2_alu_A|Mux8~2_combout ),
	.datad(\__datapath|__RF|__mux1|Mux8~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux8~3 .lut_mask = "b830";
defparam \__datapath|__Mux2_alu_A|Mux8~3 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux8~3 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux8~3 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux8~3 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N0
maxv_lcell \__datapath|__RF|r0|out[11] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux4~2  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|r1|out [11]) # ((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & (((F1_out[11] & !\__datapath|__Mux5_RF_read2|Mux1~0 ))))
// \__datapath|__RF|r0|out [11] = DFFEAS(\__datapath|__RF|__mux2|Mux4~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , \__datapath|__Mux6_RF_dataIn|out[11]~8_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r1|out [11]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[11]~8_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux4~2 ),
	.regout(\__datapath|__RF|r0|out [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[11] .lut_mask = "aad8";
defparam \__datapath|__RF|r0|out[11] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[11] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r0|out[11] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[11] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r0|out[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxv_lcell \__datapath|__RF|r1|out[11] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux4~2  = (\__datapath|__IR|out [9] & (((F2_out[11]) # (\__datapath|__IR|out [10])))) # (!\__datapath|__IR|out [9] & (\__datapath|__RF|r0|out [11] & ((!\__datapath|__IR|out [10]))))
// \__datapath|__RF|r1|out [11] = DFFEAS(\__datapath|__RF|__mux1|Mux4~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[11]~8_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__RF|r0|out [11]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[11]~8_combout ),
	.datad(\__datapath|__IR|out [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux4~2 ),
	.regout(\__datapath|__RF|r1|out [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[11] .lut_mask = "aae4";
defparam \__datapath|__RF|r1|out[11] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[11] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[11] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[11] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxv_lcell \__datapath|__RF|r3|out[11] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux4~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux4~2  & ((F4_out[11]))) # (!\__datapath|__RF|__mux2|Mux4~2  & (\__datapath|__RF|r2|out [11])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux4~2 ))))
// \__datapath|__RF|r3|out [11] = DFFEAS(\__datapath|__RF|__mux2|Mux4~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[11]~8_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datab(\__datapath|__RF|r2|out [11]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[11]~8_combout ),
	.datad(\__datapath|__RF|__mux2|Mux4~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux4~3 ),
	.regout(\__datapath|__RF|r3|out [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[11] .lut_mask = "f588";
defparam \__datapath|__RF|r3|out[11] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[11] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[11] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[11] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxv_lcell \__datapath|__RF|r4|out[11] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux4~0  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__Mux5_RF_read2|Mux1~0  & (\__datapath|__RF|r6|out [11])) # 
// (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((F5_out[11])))))
// \__datapath|__RF|r4|out [11] = DFFEAS(\__datapath|__RF|__mux2|Mux4~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , \__datapath|__Mux6_RF_dataIn|out[11]~8_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r6|out [11]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[11]~8_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux4~0 ),
	.regout(\__datapath|__RF|r4|out [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[11] .lut_mask = "ee50";
defparam \__datapath|__RF|r4|out[11] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[11] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[11] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[11] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r4|out[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxv_lcell \__datapath|__RF|r6|out[11] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux4~0  = (\__datapath|__IR|out [10] & (((F7_out[11]) # (\__datapath|__IR|out [9])))) # (!\__datapath|__IR|out [10] & (\__datapath|__RF|r4|out [11] & ((!\__datapath|__IR|out [9]))))
// \__datapath|__RF|r6|out [11] = DFFEAS(\__datapath|__RF|__mux1|Mux4~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[11]~8_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r4|out [11]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[11]~8_combout ),
	.datad(\__datapath|__IR|out [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux4~0 ),
	.regout(\__datapath|__RF|r6|out [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[11] .lut_mask = "cce2";
defparam \__datapath|__RF|r6|out[11] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[11] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[11] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[11] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxv_lcell \__datapath|__RF|r7|out[11] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux4~1  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|__mux2|Mux4~0  & ((F8_out[11]))) # (!\__datapath|__RF|__mux2|Mux4~0  & (\__datapath|__RF|r5|out [11])))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & 
// (((\__datapath|__RF|__mux2|Mux4~0 ))))
// \__datapath|__RF|r7|out [11] = DFFEAS(\__datapath|__RF|__mux2|Mux4~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[11]~8_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r5|out [11]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[11]~8_combout ),
	.datad(\__datapath|__RF|__mux2|Mux4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux4~1 ),
	.regout(\__datapath|__RF|r7|out [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[11] .lut_mask = "f588";
defparam \__datapath|__RF|r7|out[11] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[11] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[11] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[11] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxv_lcell \__datapath|__RF|r5|out[11] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux4~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux4~0  & (\__datapath|__RF|r7|out [11])) # (!\__datapath|__RF|__mux1|Mux4~0  & ((F6_out[11]))))) # (!\__datapath|__IR|out [9] & (((\__datapath|__RF|__mux1|Mux4~0 ))))
// \__datapath|__RF|r5|out [11] = DFFEAS(\__datapath|__RF|__mux1|Mux4~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[11]~8_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__RF|r7|out [11]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[11]~8_combout ),
	.datad(\__datapath|__RF|__mux1|Mux4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux4~1 ),
	.regout(\__datapath|__RF|r5|out [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[11] .lut_mask = "dda0";
defparam \__datapath|__RF|r5|out[11] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[11] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[11] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[11] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxv_lcell \__datapath|__Mux1_alu_B|Mux4~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux4~0_combout  = (\__datapath|__Mux1_alu_B|Mux0~0_combout  & ((\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux4~1 ))) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux4~3 ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux0~0_combout ),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux4~3 ),
	.datad(\__datapath|__RF|__mux2|Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux4~0 .lut_mask = "a820";
defparam \__datapath|__Mux1_alu_B|Mux4~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux4~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux4~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux4~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxv_lcell \__datapath|__RF|r1|out[10] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux5~2  = (\__datapath|__IR|out [10] & (((\__datapath|__IR|out [9])))) # (!\__datapath|__IR|out [10] & ((\__datapath|__IR|out [9] & ((F2_out[10]))) # (!\__datapath|__IR|out [9] & (\__datapath|__RF|r0|out [10]))))
// \__datapath|__RF|r1|out [10] = DFFEAS(\__datapath|__RF|__mux1|Mux5~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[10]~7_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r0|out [10]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[10]~7_combout ),
	.datad(\__datapath|__IR|out [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux5~2 ),
	.regout(\__datapath|__RF|r1|out [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[10] .lut_mask = "fc22";
defparam \__datapath|__RF|r1|out[10] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[10] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[10] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[10] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxv_lcell \__datapath|__RF|r0|out[10] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux5~2  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|r1|out [10]) # ((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & (((F1_out[10] & !\__datapath|__Mux5_RF_read2|Mux1~0 ))))
// \__datapath|__RF|r0|out [10] = DFFEAS(\__datapath|__RF|__mux2|Mux5~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , \__datapath|__Mux6_RF_dataIn|out[10]~7_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r1|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[10]~7_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux5~2 ),
	.regout(\__datapath|__RF|r0|out [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[10] .lut_mask = "aad8";
defparam \__datapath|__RF|r0|out[10] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[10] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r0|out[10] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[10] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r0|out[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxv_lcell \__datapath|__RF|r2|out[10] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux5~3  = (\__datapath|__IR|out [10] & ((\__datapath|__RF|__mux1|Mux5~2  & (\__datapath|__RF|r3|out [10])) # (!\__datapath|__RF|__mux1|Mux5~2  & ((F3_out[10]))))) # (!\__datapath|__IR|out [10] & (((\__datapath|__RF|__mux1|Mux5~2 
// ))))
// \__datapath|__RF|r2|out [10] = DFFEAS(\__datapath|__RF|__mux1|Mux5~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[10]~7_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [10]),
	.datab(\__datapath|__RF|r3|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[10]~7_combout ),
	.datad(\__datapath|__RF|__mux1|Mux5~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux5~3 ),
	.regout(\__datapath|__RF|r2|out [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[10] .lut_mask = "dda0";
defparam \__datapath|__RF|r2|out[10] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[10] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[10] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[10] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxv_lcell \__datapath|__RF|r3|out[10] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux5~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux5~2  & ((F4_out[10]))) # (!\__datapath|__RF|__mux2|Mux5~2  & (\__datapath|__RF|r2|out [10])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux5~2 ))))
// \__datapath|__RF|r3|out [10] = DFFEAS(\__datapath|__RF|__mux2|Mux5~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[10]~7_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datab(\__datapath|__RF|r2|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[10]~7_combout ),
	.datad(\__datapath|__RF|__mux2|Mux5~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux5~3 ),
	.regout(\__datapath|__RF|r3|out [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[10] .lut_mask = "f588";
defparam \__datapath|__RF|r3|out[10] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[10] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[10] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[10] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxv_lcell \__datapath|__RF|r6|out[10] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux5~0  = (\__datapath|__IR|out [9] & (\__datapath|__IR|out [10])) # (!\__datapath|__IR|out [9] & ((\__datapath|__IR|out [10] & (F7_out[10])) # (!\__datapath|__IR|out [10] & ((\__datapath|__RF|r4|out [10])))))
// \__datapath|__RF|r6|out [10] = DFFEAS(\__datapath|__RF|__mux1|Mux5~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[10]~7_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[10]~7_combout ),
	.datad(\__datapath|__RF|r4|out [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux5~0 ),
	.regout(\__datapath|__RF|r6|out [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[10] .lut_mask = "d9c8";
defparam \__datapath|__RF|r6|out[10] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[10] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[10] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[10] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxv_lcell \__datapath|__RF|r4|out[10] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux5~0  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__Mux5_RF_read2|Mux1~0  & (\__datapath|__RF|r6|out [10])) # 
// (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((F5_out[10])))))
// \__datapath|__RF|r4|out [10] = DFFEAS(\__datapath|__RF|__mux2|Mux5~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , \__datapath|__Mux6_RF_dataIn|out[10]~7_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r6|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[10]~7_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux5~0 ),
	.regout(\__datapath|__RF|r4|out [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[10] .lut_mask = "ee50";
defparam \__datapath|__RF|r4|out[10] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[10] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[10] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[10] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r4|out[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxv_lcell \__datapath|__RF|r5|out[10] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux5~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux5~0  & (\__datapath|__RF|r7|out [10])) # (!\__datapath|__RF|__mux1|Mux5~0  & ((F6_out[10]))))) # (!\__datapath|__IR|out [9] & (((\__datapath|__RF|__mux1|Mux5~0 ))))
// \__datapath|__RF|r5|out [10] = DFFEAS(\__datapath|__RF|__mux1|Mux5~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[10]~7_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__RF|r7|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[10]~7_combout ),
	.datad(\__datapath|__RF|__mux1|Mux5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux5~1 ),
	.regout(\__datapath|__RF|r5|out [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[10] .lut_mask = "dda0";
defparam \__datapath|__RF|r5|out[10] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[10] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[10] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[10] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxv_lcell \__datapath|__RF|__mux1|Mux5~4 (
// Equation(s):
// \__datapath|__RF|__mux1|Mux5~4_combout  = (\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux5~1 )))) # (!\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux5~3 ))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [11]),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux5~3 ),
	.datad(\__datapath|__RF|__mux1|Mux5~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|__mux1|Mux5~4 .lut_mask = "fa50";
defparam \__datapath|__RF|__mux1|Mux5~4 .operation_mode = "normal";
defparam \__datapath|__RF|__mux1|Mux5~4 .output_mode = "comb_only";
defparam \__datapath|__RF|__mux1|Mux5~4 .register_cascade_mode = "off";
defparam \__datapath|__RF|__mux1|Mux5~4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|__mux1|Mux5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N3
maxv_lcell \__datapath|__tmpA|out[10] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux5~0  = ((\__controller|Mux2_alu_A [2] & ((F10_out[10]))) # (!\__controller|Mux2_alu_A [2] & (\__datapath|__IR|out [3])))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [3]),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux5~4_combout ),
	.datad(\__controller|Mux2_alu_A [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux5~0 ),
	.regout(\__datapath|__tmpA|out [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[10] .lut_mask = "f0aa";
defparam \__datapath|__tmpA|out[10] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[10] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[10] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[10] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxv_lcell \__datapath|__Mux2_alu_A|Mux5~1 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux5~1_combout  = (\__datapath|__Mux2_alu_A|Mux5~0  & ((\__datapath|__Mux2_alu_A|Mux2~0_combout ) # ((\__datapath|__Mux2_alu_A|Mux6~1_combout  & \__datapath|__RF|__mux1|Mux5~4_combout )))) # (!\__datapath|__Mux2_alu_A|Mux5~0  & 
// (((\__datapath|__Mux2_alu_A|Mux6~1_combout  & \__datapath|__RF|__mux1|Mux5~4_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux5~0 ),
	.datab(\__datapath|__Mux2_alu_A|Mux2~0_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux6~1_combout ),
	.datad(\__datapath|__RF|__mux1|Mux5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux5~1 .lut_mask = "f888";
defparam \__datapath|__Mux2_alu_A|Mux5~1 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux5~1 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux5~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux5~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxv_lcell \__datapath|__RF|r4|out[9] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux6~0  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__Mux5_RF_read2|Mux1~0  & (\__datapath|__RF|r6|out [9])) # 
// (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((F5_out[9])))))
// \__datapath|__RF|r4|out [9] = DFFEAS(\__datapath|__RF|__mux2|Mux6~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , \__datapath|__Mux6_RF_dataIn|out[9]~6_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r6|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[9]~6_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux6~0 ),
	.regout(\__datapath|__RF|r4|out [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[9] .lut_mask = "ee50";
defparam \__datapath|__RF|r4|out[9] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[9] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[9] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[9] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r4|out[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxv_lcell \__datapath|__RF|r6|out[9] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux6~0  = (\__datapath|__IR|out [10] & (((F7_out[9]) # (\__datapath|__IR|out [9])))) # (!\__datapath|__IR|out [10] & (\__datapath|__RF|r4|out [9] & ((!\__datapath|__IR|out [9]))))
// \__datapath|__RF|r6|out [9] = DFFEAS(\__datapath|__RF|__mux1|Mux6~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[9]~6_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r4|out [9]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[9]~6_combout ),
	.datad(\__datapath|__IR|out [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux6~0 ),
	.regout(\__datapath|__RF|r6|out [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[9] .lut_mask = "cce2";
defparam \__datapath|__RF|r6|out[9] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[9] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[9] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[9] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxv_lcell \__datapath|__RF|r7|out[9] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux6~1  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|__mux2|Mux6~0  & ((F8_out[9]))) # (!\__datapath|__RF|__mux2|Mux6~0  & (\__datapath|__RF|r5|out [9])))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & 
// (((\__datapath|__RF|__mux2|Mux6~0 ))))
// \__datapath|__RF|r7|out [9] = DFFEAS(\__datapath|__RF|__mux2|Mux6~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[9]~6_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r5|out [9]),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[9]~6_combout ),
	.datad(\__datapath|__RF|__mux2|Mux6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux6~1 ),
	.regout(\__datapath|__RF|r7|out [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[9] .lut_mask = "f388";
defparam \__datapath|__RF|r7|out[9] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[9] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[9] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[9] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxv_lcell \__datapath|__RF|r5|out[9] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux6~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux6~0  & (\__datapath|__RF|r7|out [9])) # (!\__datapath|__RF|__mux1|Mux6~0  & ((F6_out[9]))))) # (!\__datapath|__IR|out [9] & (((\__datapath|__RF|__mux1|Mux6~0 ))))
// \__datapath|__RF|r5|out [9] = DFFEAS(\__datapath|__RF|__mux1|Mux6~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[9]~6_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r7|out [9]),
	.datab(\__datapath|__IR|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[9]~6_combout ),
	.datad(\__datapath|__RF|__mux1|Mux6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux6~1 ),
	.regout(\__datapath|__RF|r5|out [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[9] .lut_mask = "bbc0";
defparam \__datapath|__RF|r5|out[9] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[9] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[9] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[9] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxv_lcell \__datapath|__RF|r0|out[9] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux6~2  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|r1|out [9]) # ((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & (((F1_out[9] & !\__datapath|__Mux5_RF_read2|Mux1~0 ))))
// \__datapath|__RF|r0|out [9] = DFFEAS(\__datapath|__RF|__mux2|Mux6~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , \__datapath|__Mux6_RF_dataIn|out[9]~6_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r1|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[9]~6_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux6~2 ),
	.regout(\__datapath|__RF|r0|out [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[9] .lut_mask = "aad8";
defparam \__datapath|__RF|r0|out[9] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[9] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r0|out[9] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[9] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r0|out[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxv_lcell \__datapath|__RF|r1|out[9] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux6~2  = (\__datapath|__IR|out [9] & (((F2_out[9]) # (\__datapath|__IR|out [10])))) # (!\__datapath|__IR|out [9] & (\__datapath|__RF|r0|out [9] & ((!\__datapath|__IR|out [10]))))
// \__datapath|__RF|r1|out [9] = DFFEAS(\__datapath|__RF|__mux1|Mux6~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[9]~6_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__RF|r0|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[9]~6_combout ),
	.datad(\__datapath|__IR|out [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux6~2 ),
	.regout(\__datapath|__RF|r1|out [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[9] .lut_mask = "aae4";
defparam \__datapath|__RF|r1|out[9] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[9] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[9] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[9] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxv_lcell \__datapath|__RF|r3|out[9] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux6~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux6~2  & ((F4_out[9]))) # (!\__datapath|__RF|__mux2|Mux6~2  & (\__datapath|__RF|r2|out [9])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux6~2 ))))
// \__datapath|__RF|r3|out [9] = DFFEAS(\__datapath|__RF|__mux2|Mux6~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[9]~6_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datab(\__datapath|__RF|r2|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[9]~6_combout ),
	.datad(\__datapath|__RF|__mux2|Mux6~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux6~3 ),
	.regout(\__datapath|__RF|r3|out [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[9] .lut_mask = "f588";
defparam \__datapath|__RF|r3|out[9] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[9] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[9] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[9] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxv_lcell \__datapath|__Mux1_alu_B|Mux6~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux6~0_combout  = (\__datapath|__Mux1_alu_B|Mux0~0_combout  & ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux6~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux6~3 )))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux0~0_combout ),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux6~1 ),
	.datad(\__datapath|__RF|__mux2|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux6~0 .lut_mask = "a280";
defparam \__datapath|__Mux1_alu_B|Mux6~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux6~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux6~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux6~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N9
maxv_lcell \__datapath|__tmpA|out[8] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux7~0  = ((\__controller|Mux2_alu_A [2] & ((F10_out[8]))) # (!\__controller|Mux2_alu_A [2] & (\__datapath|__IR|out [1])))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [1]),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux7~4_combout ),
	.datad(\__controller|Mux2_alu_A [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux7~0 ),
	.regout(\__datapath|__tmpA|out [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[8] .lut_mask = "f0aa";
defparam \__datapath|__tmpA|out[8] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[8] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[8] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[8] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N4
maxv_lcell \__datapath|__Mux2_alu_A|Mux7~1 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux7~1_combout  = (\__controller|Mux2_alu_A [1] & (((\__datapath|__Mux2_alu_A|Mux7~0 )))) # (!\__controller|Mux2_alu_A [1] & (\__datapath|__IR|out [8] & (\__controller|Mux2_alu_A [2])))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [8]),
	.datab(\__controller|Mux2_alu_A [1]),
	.datac(\__controller|Mux2_alu_A [2]),
	.datad(\__datapath|__Mux2_alu_A|Mux7~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux7~1 .lut_mask = "ec20";
defparam \__datapath|__Mux2_alu_A|Mux7~1 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux7~1 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux7~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux7~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxv_lcell \__datapath|__Mux2_alu_A|Mux7~2 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux7~2_combout  = (\__controller|Mux2_alu_A [0] & (\__datapath|__Mux2_alu_A|Mux8~0_combout  & ((\__datapath|__RF|__mux1|Mux7~4_combout )))) # (!\__controller|Mux2_alu_A [0] & (((\__datapath|__Mux2_alu_A|Mux7~1_combout ))))

	.clk(gnd),
	.dataa(\__controller|Mux2_alu_A [0]),
	.datab(\__datapath|__Mux2_alu_A|Mux8~0_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux7~1_combout ),
	.datad(\__datapath|__RF|__mux1|Mux7~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux7~2 .lut_mask = "d850";
defparam \__datapath|__Mux2_alu_A|Mux7~2 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux7~2 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux7~2 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux7~2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxv_lcell \__datapath|__alu|__add|out[8]~55 (
// Equation(s):
// \__datapath|__alu|__add|out[8]~55_combout  = \__datapath|__Mux1_alu_B|Mux7~0_combout  $ (\__datapath|__Mux2_alu_A|Mux7~2_combout  $ ((!\__datapath|__alu|__add|out[7]~17 )))
// \__datapath|__alu|__add|out[8]~57  = CARRY((\__datapath|__Mux1_alu_B|Mux7~0_combout  & ((\__datapath|__Mux2_alu_A|Mux7~2_combout ) # (!\__datapath|__alu|__add|out[7]~17 ))) # (!\__datapath|__Mux1_alu_B|Mux7~0_combout  & 
// (\__datapath|__Mux2_alu_A|Mux7~2_combout  & !\__datapath|__alu|__add|out[7]~17 )))
// \__datapath|__alu|__add|out[8]~57COUT1_106  = CARRY((\__datapath|__Mux1_alu_B|Mux7~0_combout  & ((\__datapath|__Mux2_alu_A|Mux7~2_combout ) # (!\__datapath|__alu|__add|out[7]~17 ))) # (!\__datapath|__Mux1_alu_B|Mux7~0_combout  & 
// (\__datapath|__Mux2_alu_A|Mux7~2_combout  & !\__datapath|__alu|__add|out[7]~17 )))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux7~0_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux7~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__add|out[7]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[8]~55_combout ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__add|out[8]~57 ),
	.cout1(\__datapath|__alu|__add|out[8]~57COUT1_106 ));
// synopsys translate_off
defparam \__datapath|__alu|__add|out[8]~55 .cin_used = "true";
defparam \__datapath|__alu|__add|out[8]~55 .lut_mask = "698e";
defparam \__datapath|__alu|__add|out[8]~55 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__add|out[8]~55 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[8]~55 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[8]~55 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__add|out[8]~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxv_lcell \__datapath|__alu|__add|out[9]~30 (
// Equation(s):
// \__datapath|__alu|__add|out[9]~30_combout  = \__datapath|__Mux2_alu_A|Mux6~2_combout  $ (\__datapath|__Mux1_alu_B|Mux6~0_combout  $ (((!\__datapath|__alu|__add|out[7]~17  & \__datapath|__alu|__add|out[8]~57 ) # (\__datapath|__alu|__add|out[7]~17  & 
// \__datapath|__alu|__add|out[8]~57COUT1_106 ))))
// \__datapath|__alu|__add|out[9]~32  = CARRY((\__datapath|__Mux2_alu_A|Mux6~2_combout  & (!\__datapath|__Mux1_alu_B|Mux6~0_combout  & !\__datapath|__alu|__add|out[8]~57 )) # (!\__datapath|__Mux2_alu_A|Mux6~2_combout  & ((!\__datapath|__alu|__add|out[8]~57 ) 
// # (!\__datapath|__Mux1_alu_B|Mux6~0_combout ))))
// \__datapath|__alu|__add|out[9]~32COUT1_108  = CARRY((\__datapath|__Mux2_alu_A|Mux6~2_combout  & (!\__datapath|__Mux1_alu_B|Mux6~0_combout  & !\__datapath|__alu|__add|out[8]~57COUT1_106 )) # (!\__datapath|__Mux2_alu_A|Mux6~2_combout  & 
// ((!\__datapath|__alu|__add|out[8]~57COUT1_106 ) # (!\__datapath|__Mux1_alu_B|Mux6~0_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux6~2_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux6~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__add|out[7]~17 ),
	.cin0(\__datapath|__alu|__add|out[8]~57 ),
	.cin1(\__datapath|__alu|__add|out[8]~57COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[9]~30_combout ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__add|out[9]~32 ),
	.cout1(\__datapath|__alu|__add|out[9]~32COUT1_108 ));
// synopsys translate_off
defparam \__datapath|__alu|__add|out[9]~30 .cin0_used = "true";
defparam \__datapath|__alu|__add|out[9]~30 .cin1_used = "true";
defparam \__datapath|__alu|__add|out[9]~30 .cin_used = "true";
defparam \__datapath|__alu|__add|out[9]~30 .lut_mask = "9617";
defparam \__datapath|__alu|__add|out[9]~30 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__add|out[9]~30 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[9]~30 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[9]~30 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__add|out[9]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxv_lcell \__datapath|__alu|__add|Add0~6 (
// Equation(s):
// \__datapath|__alu|__add|Add0~6_combout  = (\__controller|ALU_op~regout  & (((!\__datapath|__Mux2_alu_A|Mux6~2_combout )) # (!\__datapath|__Mux1_alu_B|Mux6~0_combout ))) # (!\__controller|ALU_op~regout  & (((\__datapath|__alu|__add|out[9]~30_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux6~0_combout ),
	.datab(\__controller|ALU_op~regout ),
	.datac(\__datapath|__alu|__add|out[9]~30_combout ),
	.datad(\__datapath|__Mux2_alu_A|Mux6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|Add0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|Add0~6 .lut_mask = "74fc";
defparam \__datapath|__alu|__add|Add0~6 .operation_mode = "normal";
defparam \__datapath|__alu|__add|Add0~6 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|Add0~6 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|Add0~6 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|Add0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxv_lcell \__datapath|__T1|out[9] (
// Equation(s):
// \__datapath|__T1|out [9] = DFFEAS((((!\__controller|T1write~regout  & \__datapath|__alu|__add|Add0~6_combout ))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|T1write~regout ),
	.datad(\__datapath|__alu|__add|Add0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[9] .lut_mask = "0f00";
defparam \__datapath|__T1|out[9] .operation_mode = "normal";
defparam \__datapath|__T1|out[9] .output_mode = "reg_only";
defparam \__datapath|__T1|out[9] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[9] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxv_lcell \__datapath|__Mux9_memDataIn|out[9]~18 (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[9]~18_combout  = ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux6~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux6~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux6~1 ),
	.datad(\__datapath|__RF|__mux2|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[9]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux9_memDataIn|out[9]~18 .lut_mask = "f3c0";
defparam \__datapath|__Mux9_memDataIn|out[9]~18 .operation_mode = "normal";
defparam \__datapath|__Mux9_memDataIn|out[9]~18 .output_mode = "comb_only";
defparam \__datapath|__Mux9_memDataIn|out[9]~18 .register_cascade_mode = "off";
defparam \__datapath|__Mux9_memDataIn|out[9]~18 .sum_lutc_input = "datac";
defparam \__datapath|__Mux9_memDataIn|out[9]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxv_lcell \__mem|mem[17][9] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[9]~19  = ((\__controller|Mux9_memDataIn~regout  & ((\__datapath|__Mux9_memDataIn|out[9]~18_combout ))) # (!\__controller|Mux9_memDataIn~regout  & (\__datapath|__RF|__mux1|Mux6~4_combout )))
// \__mem|mem[17][9]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[9]~19 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|__mux1|Mux6~4_combout ),
	.datab(vcc),
	.datac(\__controller|Mux9_memDataIn~regout ),
	.datad(\__datapath|__Mux9_memDataIn|out[9]~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.regout(\__mem|mem[17][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][9] .lut_mask = "fa0a";
defparam \__mem|mem[17][9] .operation_mode = "normal";
defparam \__mem|mem[17][9] .output_mode = "reg_and_comb";
defparam \__mem|mem[17][9] .register_cascade_mode = "off";
defparam \__mem|mem[17][9] .sum_lutc_input = "datac";
defparam \__mem|mem[17][9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxv_lcell \__mem|mem[25][9] (
// Equation(s):
// \__mem|Mux6~0  = (\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2]) # ((D1_mem[25][9])))) # (!\__datapath|__T1|out [3] & (!\__datapath|__T1|out [2] & ((\__mem|mem[17][9]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(\__mem|mem[17][9]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~0 ),
	.regout(\__mem|mem[25][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][9] .lut_mask = "b9a8";
defparam \__mem|mem[25][9] .operation_mode = "normal";
defparam \__mem|mem[25][9] .output_mode = "comb_only";
defparam \__mem|mem[25][9] .register_cascade_mode = "off";
defparam \__mem|mem[25][9] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxv_lcell \__mem|mem[29][9] (
// Equation(s):
// \__mem|mem[29][9]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[9]~19 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][9] .lut_mask = "ff00";
defparam \__mem|mem[29][9] .operation_mode = "normal";
defparam \__mem|mem[29][9] .output_mode = "reg_only";
defparam \__mem|mem[29][9] .register_cascade_mode = "off";
defparam \__mem|mem[29][9] .sum_lutc_input = "datac";
defparam \__mem|mem[29][9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxv_lcell \__mem|mem[21][9] (
// Equation(s):
// \__mem|Mux6~1  = (\__datapath|__T1|out [2] & ((\__mem|Mux6~0  & ((\__mem|mem[29][9]~regout ))) # (!\__mem|Mux6~0  & (D1_mem[21][9])))) # (!\__datapath|__T1|out [2] & (\__mem|Mux6~0 ))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|Mux6~0 ),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(\__mem|mem[29][9]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~1 ),
	.regout(\__mem|mem[21][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][9] .lut_mask = "ec64";
defparam \__mem|mem[21][9] .operation_mode = "normal";
defparam \__mem|mem[21][9] .output_mode = "comb_only";
defparam \__mem|mem[21][9] .register_cascade_mode = "off";
defparam \__mem|mem[21][9] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N1
maxv_lcell \__mem|mem[19][9] (
// Equation(s):
// \__mem|mem[19][9]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , \__datapath|__Mux9_memDataIn|out[9]~19 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][9] .lut_mask = "0000";
defparam \__mem|mem[19][9] .operation_mode = "normal";
defparam \__mem|mem[19][9] .output_mode = "reg_only";
defparam \__mem|mem[19][9] .register_cascade_mode = "off";
defparam \__mem|mem[19][9] .sum_lutc_input = "datac";
defparam \__mem|mem[19][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N9
maxv_lcell \__mem|mem[27][9] (
// Equation(s):
// \__mem|Mux6~7  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[27][9]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[19][9]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[19][9]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~7 ),
	.regout(\__mem|mem[27][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][9] .lut_mask = "fa44";
defparam \__mem|mem[27][9] .operation_mode = "normal";
defparam \__mem|mem[27][9] .output_mode = "comb_only";
defparam \__mem|mem[27][9] .register_cascade_mode = "off";
defparam \__mem|mem[27][9] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N8
maxv_lcell \__mem|mem[31][9] (
// Equation(s):
// \__mem|mem[31][9]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , \__datapath|__Mux9_memDataIn|out[9]~19 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][9] .lut_mask = "0000";
defparam \__mem|mem[31][9] .operation_mode = "normal";
defparam \__mem|mem[31][9] .output_mode = "reg_only";
defparam \__mem|mem[31][9] .register_cascade_mode = "off";
defparam \__mem|mem[31][9] .sum_lutc_input = "datac";
defparam \__mem|mem[31][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N6
maxv_lcell \__mem|mem[23][9] (
// Equation(s):
// \__mem|Mux6~8  = (\__datapath|__T1|out [2] & ((\__mem|Mux6~7  & ((\__mem|mem[31][9]~regout ))) # (!\__mem|Mux6~7  & (D1_mem[23][9])))) # (!\__datapath|__T1|out [2] & (\__mem|Mux6~7 ))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|Mux6~7 ),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(\__mem|mem[31][9]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~8 ),
	.regout(\__mem|mem[23][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][9] .lut_mask = "ec64";
defparam \__mem|mem[23][9] .operation_mode = "normal";
defparam \__mem|mem[23][9] .output_mode = "comb_only";
defparam \__mem|mem[23][9] .register_cascade_mode = "off";
defparam \__mem|mem[23][9] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N9
maxv_lcell \__mem|mem[28][9] (
// Equation(s):
// \__mem|mem[28][9]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , \__datapath|__Mux9_memDataIn|out[9]~19 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][9] .lut_mask = "0000";
defparam \__mem|mem[28][9] .operation_mode = "normal";
defparam \__mem|mem[28][9] .output_mode = "reg_only";
defparam \__mem|mem[28][9] .register_cascade_mode = "off";
defparam \__mem|mem[28][9] .sum_lutc_input = "datac";
defparam \__mem|mem[28][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N7
maxv_lcell \__mem|mem[16][9] (
// Equation(s):
// \__mem|mem[16][9]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , \__datapath|__Mux9_memDataIn|out[9]~19 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][9] .lut_mask = "0000";
defparam \__mem|mem[16][9] .operation_mode = "normal";
defparam \__mem|mem[16][9] .output_mode = "reg_only";
defparam \__mem|mem[16][9] .register_cascade_mode = "off";
defparam \__mem|mem[16][9] .sum_lutc_input = "datac";
defparam \__mem|mem[16][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N1
maxv_lcell \__mem|mem[20][9] (
// Equation(s):
// \__mem|Mux6~4  = (\__datapath|__T1|out [3] & (((\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & ((D1_mem[20][9]))) # (!\__datapath|__T1|out [2] & (\__mem|mem[16][9]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[16][9]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~4 ),
	.regout(\__mem|mem[20][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][9] .lut_mask = "fa44";
defparam \__mem|mem[20][9] .operation_mode = "normal";
defparam \__mem|mem[20][9] .output_mode = "comb_only";
defparam \__mem|mem[20][9] .register_cascade_mode = "off";
defparam \__mem|mem[20][9] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N3
maxv_lcell \__mem|mem[24][9] (
// Equation(s):
// \__mem|Mux6~5  = (\__datapath|__T1|out [3] & ((\__mem|Mux6~4  & (\__mem|mem[28][9]~regout )) # (!\__mem|Mux6~4  & ((D1_mem[24][9]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux6~4 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[28][9]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(\__mem|Mux6~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~5 ),
	.regout(\__mem|mem[24][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][9] .lut_mask = "dda0";
defparam \__mem|mem[24][9] .operation_mode = "normal";
defparam \__mem|mem[24][9] .output_mode = "comb_only";
defparam \__mem|mem[24][9] .register_cascade_mode = "off";
defparam \__mem|mem[24][9] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxv_lcell \__mem|mem[30][9] (
// Equation(s):
// \__mem|mem[30][9]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , \__datapath|__Mux9_memDataIn|out[9]~19 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][9] .lut_mask = "0000";
defparam \__mem|mem[30][9] .operation_mode = "normal";
defparam \__mem|mem[30][9] .output_mode = "reg_only";
defparam \__mem|mem[30][9] .register_cascade_mode = "off";
defparam \__mem|mem[30][9] .sum_lutc_input = "datac";
defparam \__mem|mem[30][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxv_lcell \__mem|mem[18][9] (
// Equation(s):
// \__mem|mem[18][9]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[9]~19 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[18][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][9] .lut_mask = "ff00";
defparam \__mem|mem[18][9] .operation_mode = "normal";
defparam \__mem|mem[18][9] .output_mode = "reg_only";
defparam \__mem|mem[18][9] .register_cascade_mode = "off";
defparam \__mem|mem[18][9] .sum_lutc_input = "datac";
defparam \__mem|mem[18][9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxv_lcell \__mem|mem[22][9] (
// Equation(s):
// \__mem|Mux6~2  = (\__datapath|__T1|out [3] & (((\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & ((D1_mem[22][9]))) # (!\__datapath|__T1|out [2] & (\__mem|mem[18][9]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[18][9]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~2 ),
	.regout(\__mem|mem[22][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][9] .lut_mask = "fa44";
defparam \__mem|mem[22][9] .operation_mode = "normal";
defparam \__mem|mem[22][9] .output_mode = "comb_only";
defparam \__mem|mem[22][9] .register_cascade_mode = "off";
defparam \__mem|mem[22][9] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxv_lcell \__mem|mem[26][9] (
// Equation(s):
// \__mem|Mux6~3  = (\__datapath|__T1|out [3] & ((\__mem|Mux6~2  & (\__mem|mem[30][9]~regout )) # (!\__mem|Mux6~2  & ((D1_mem[26][9]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux6~2 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[30][9]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(\__mem|Mux6~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~3 ),
	.regout(\__mem|mem[26][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][9] .lut_mask = "bbc0";
defparam \__mem|mem[26][9] .operation_mode = "normal";
defparam \__mem|mem[26][9] .output_mode = "comb_only";
defparam \__mem|mem[26][9] .register_cascade_mode = "off";
defparam \__mem|mem[26][9] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxv_lcell \__mem|Mux6~6 (
// Equation(s):
// \__mem|Mux6~6_combout  = (\__datapath|__T1|out [0] & (\__datapath|__T1|out [1])) # (!\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1] & ((\__mem|Mux6~3 ))) # (!\__datapath|__T1|out [1] & (\__mem|Mux6~5 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|Mux6~5 ),
	.datad(\__mem|Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux6~6 .lut_mask = "dc98";
defparam \__mem|Mux6~6 .operation_mode = "normal";
defparam \__mem|Mux6~6 .output_mode = "comb_only";
defparam \__mem|Mux6~6 .register_cascade_mode = "off";
defparam \__mem|Mux6~6 .sum_lutc_input = "datac";
defparam \__mem|Mux6~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxv_lcell \__mem|Mux6~9 (
// Equation(s):
// \__mem|Mux6~9_combout  = (\__datapath|__T1|out [0] & ((\__mem|Mux6~6_combout  & ((\__mem|Mux6~8 ))) # (!\__mem|Mux6~6_combout  & (\__mem|Mux6~1 )))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux6~6_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux6~1 ),
	.datab(\__mem|Mux6~8 ),
	.datac(\__datapath|__T1|out [0]),
	.datad(\__mem|Mux6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux6~9 .lut_mask = "cfa0";
defparam \__mem|Mux6~9 .operation_mode = "normal";
defparam \__mem|Mux6~9 .output_mode = "comb_only";
defparam \__mem|Mux6~9 .register_cascade_mode = "off";
defparam \__mem|Mux6~9 .sum_lutc_input = "datac";
defparam \__mem|Mux6~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N1
maxv_lcell \__mem|mem[12][9] (
// Equation(s):
// \__mem|mem[12][9]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[9]~19 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][9] .lut_mask = "ff00";
defparam \__mem|mem[12][9] .operation_mode = "normal";
defparam \__mem|mem[12][9] .output_mode = "reg_only";
defparam \__mem|mem[12][9] .register_cascade_mode = "off";
defparam \__mem|mem[12][9] .sum_lutc_input = "datac";
defparam \__mem|mem[12][9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N2
maxv_lcell \__mem|mem[13][9] (
// Equation(s):
// \__mem|Mux6~17  = (\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1]) # ((D1_mem[13][9])))) # (!\__datapath|__T1|out [0] & (!\__datapath|__T1|out [1] & ((\__mem|mem[12][9]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(\__mem|mem[12][9]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~17 ),
	.regout(\__mem|mem[13][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][9] .lut_mask = "b9a8";
defparam \__mem|mem[13][9] .operation_mode = "normal";
defparam \__mem|mem[13][9] .output_mode = "comb_only";
defparam \__mem|mem[13][9] .register_cascade_mode = "off";
defparam \__mem|mem[13][9] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N1
maxv_lcell \__mem|mem[15][9] (
// Equation(s):
// \__mem|mem[15][9]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , \__datapath|__Mux9_memDataIn|out[9]~19 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][9] .lut_mask = "0000";
defparam \__mem|mem[15][9] .operation_mode = "normal";
defparam \__mem|mem[15][9] .output_mode = "reg_only";
defparam \__mem|mem[15][9] .register_cascade_mode = "off";
defparam \__mem|mem[15][9] .sum_lutc_input = "datac";
defparam \__mem|mem[15][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N5
maxv_lcell \__mem|mem[14][9] (
// Equation(s):
// \__mem|Mux6~18  = (\__mem|Mux6~17  & (((\__mem|mem[15][9]~regout )) # (!\__datapath|__T1|out [1]))) # (!\__mem|Mux6~17  & (\__datapath|__T1|out [1] & (D1_mem[14][9])))

	.clk(!\clk~combout ),
	.dataa(\__mem|Mux6~17 ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(\__mem|mem[15][9]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~18 ),
	.regout(\__mem|mem[14][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][9] .lut_mask = "ea62";
defparam \__mem|mem[14][9] .operation_mode = "normal";
defparam \__mem|mem[14][9] .output_mode = "comb_only";
defparam \__mem|mem[14][9] .register_cascade_mode = "off";
defparam \__mem|mem[14][9] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N1
maxv_lcell \__mem|mem[7][9] (
// Equation(s):
// \__mem|mem[7][9]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[9]~19 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][9] .lut_mask = "ff00";
defparam \__mem|mem[7][9] .operation_mode = "normal";
defparam \__mem|mem[7][9] .output_mode = "reg_only";
defparam \__mem|mem[7][9] .register_cascade_mode = "off";
defparam \__mem|mem[7][9] .sum_lutc_input = "datac";
defparam \__mem|mem[7][9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N5
maxv_lcell \__mem|mem[4][9] (
// Equation(s):
// \__mem|mem[4][9]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , \__datapath|__Mux9_memDataIn|out[9]~19 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][9] .lut_mask = "0000";
defparam \__mem|mem[4][9] .operation_mode = "normal";
defparam \__mem|mem[4][9] .output_mode = "reg_only";
defparam \__mem|mem[4][9] .register_cascade_mode = "off";
defparam \__mem|mem[4][9] .sum_lutc_input = "datac";
defparam \__mem|mem[4][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N0
maxv_lcell \__mem|mem[5][9] (
// Equation(s):
// \__mem|Mux6~10  = (\__datapath|__T1|out [0] & (((D1_mem[5][9]) # (\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & (\__mem|mem[4][9]~regout  & ((!\__datapath|__T1|out [1]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[4][9]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~10 ),
	.regout(\__mem|mem[5][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][9] .lut_mask = "cce2";
defparam \__mem|mem[5][9] .operation_mode = "normal";
defparam \__mem|mem[5][9] .output_mode = "comb_only";
defparam \__mem|mem[5][9] .register_cascade_mode = "off";
defparam \__mem|mem[5][9] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N3
maxv_lcell \__mem|mem[6][9] (
// Equation(s):
// \__mem|Mux6~11  = (\__datapath|__T1|out [1] & ((\__mem|Mux6~10  & (\__mem|mem[7][9]~regout )) # (!\__mem|Mux6~10  & ((D1_mem[6][9]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux6~10 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[7][9]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(\__mem|Mux6~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~11 ),
	.regout(\__mem|mem[6][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][9] .lut_mask = "dda0";
defparam \__mem|mem[6][9] .operation_mode = "normal";
defparam \__mem|mem[6][9] .output_mode = "comb_only";
defparam \__mem|mem[6][9] .register_cascade_mode = "off";
defparam \__mem|mem[6][9] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N9
maxv_lcell \__mem|mem[1][9] (
// Equation(s):
// \__mem|mem[1][9]~regout  = DFFEAS(((\__datapath|__T1|out [4]) # ((\__datapath|__Mux9_memDataIn|out[9]~19 ))) # (!\__mem|Decoder0~12_combout ), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~12_combout ),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][9] .lut_mask = "ffdd";
defparam \__mem|mem[1][9] .operation_mode = "normal";
defparam \__mem|mem[1][9] .output_mode = "reg_only";
defparam \__mem|mem[1][9] .register_cascade_mode = "off";
defparam \__mem|mem[1][9] .sum_lutc_input = "datac";
defparam \__mem|mem[1][9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N3
maxv_lcell \__mem|mem[0][9] (
// Equation(s):
// \__mem|mem[0][9]~regout  = DFFEAS(((\__datapath|__T1|out [4]) # ((\__datapath|__Mux9_memDataIn|out[9]~19 ))) # (!\__mem|Decoder0~20_combout ), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~20_combout ),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][9] .lut_mask = "ffdd";
defparam \__mem|mem[0][9] .operation_mode = "normal";
defparam \__mem|mem[0][9] .output_mode = "reg_only";
defparam \__mem|mem[0][9] .register_cascade_mode = "off";
defparam \__mem|mem[0][9] .sum_lutc_input = "datac";
defparam \__mem|mem[0][9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N2
maxv_lcell \__mem|mem[2][9] (
// Equation(s):
// \__mem|mem[2][9]~regout  = DFFEAS(((\__datapath|__T1|out [4]) # ((\__datapath|__Mux9_memDataIn|out[9]~19 ) # (!\__mem|Decoder0~4_combout ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [4]),
	.datac(\__mem|Decoder0~4_combout ),
	.datad(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][9] .lut_mask = "ffcf";
defparam \__mem|mem[2][9] .operation_mode = "normal";
defparam \__mem|mem[2][9] .output_mode = "reg_only";
defparam \__mem|mem[2][9] .register_cascade_mode = "off";
defparam \__mem|mem[2][9] .sum_lutc_input = "datac";
defparam \__mem|mem[2][9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N8
maxv_lcell \__mem|Mux6~14 (
// Equation(s):
// \__mem|Mux6~14_combout  = (\__datapath|__T1|out [1] & (((\__mem|mem[2][9]~regout ) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[0][9]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(gnd),
	.dataa(\__mem|mem[0][9]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|mem[2][9]~regout ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux6~14 .lut_mask = "cce2";
defparam \__mem|Mux6~14 .operation_mode = "normal";
defparam \__mem|Mux6~14 .output_mode = "comb_only";
defparam \__mem|Mux6~14 .register_cascade_mode = "off";
defparam \__mem|Mux6~14 .sum_lutc_input = "datac";
defparam \__mem|Mux6~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N2
maxv_lcell \__mem|mem[3][9] (
// Equation(s):
// \__mem|Mux6~15  = (\__datapath|__T1|out [0] & ((\__mem|Mux6~14_combout  & ((D1_mem[3][9]))) # (!\__mem|Mux6~14_combout  & (\__mem|mem[1][9]~regout )))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux6~14_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[1][9]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(\__mem|Mux6~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~15 ),
	.regout(\__mem|mem[3][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][9] .lut_mask = "f588";
defparam \__mem|mem[3][9] .operation_mode = "normal";
defparam \__mem|mem[3][9] .output_mode = "comb_only";
defparam \__mem|mem[3][9] .register_cascade_mode = "off";
defparam \__mem|mem[3][9] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N6
maxv_lcell \__mem|mem[11][9] (
// Equation(s):
// \__mem|mem[11][9]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[9]~19 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][9] .lut_mask = "ff00";
defparam \__mem|mem[11][9] .operation_mode = "normal";
defparam \__mem|mem[11][9] .output_mode = "reg_only";
defparam \__mem|mem[11][9] .register_cascade_mode = "off";
defparam \__mem|mem[11][9] .sum_lutc_input = "datac";
defparam \__mem|mem[11][9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxv_lcell \__mem|mem[8][9] (
// Equation(s):
// \__mem|mem[8][9]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , \__datapath|__Mux9_memDataIn|out[9]~19 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][9] .lut_mask = "0000";
defparam \__mem|mem[8][9] .operation_mode = "normal";
defparam \__mem|mem[8][9] .output_mode = "reg_only";
defparam \__mem|mem[8][9] .register_cascade_mode = "off";
defparam \__mem|mem[8][9] .sum_lutc_input = "datac";
defparam \__mem|mem[8][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N0
maxv_lcell \__mem|mem[10][9] (
// Equation(s):
// \__mem|Mux6~12  = (\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0]) # ((D1_mem[10][9])))) # (!\__datapath|__T1|out [1] & (!\__datapath|__T1|out [0] & ((\__mem|mem[8][9]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(\__mem|mem[8][9]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~12 ),
	.regout(\__mem|mem[10][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][9] .lut_mask = "b9a8";
defparam \__mem|mem[10][9] .operation_mode = "normal";
defparam \__mem|mem[10][9] .output_mode = "comb_only";
defparam \__mem|mem[10][9] .register_cascade_mode = "off";
defparam \__mem|mem[10][9] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N7
maxv_lcell \__mem|mem[9][9] (
// Equation(s):
// \__mem|Mux6~13  = (\__datapath|__T1|out [0] & ((\__mem|Mux6~12  & (\__mem|mem[11][9]~regout )) # (!\__mem|Mux6~12  & ((D1_mem[9][9]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux6~12 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[11][9]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[9]~19 ),
	.datad(\__mem|Mux6~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~13 ),
	.regout(\__mem|mem[9][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][9] .lut_mask = "bbc0";
defparam \__mem|mem[9][9] .operation_mode = "normal";
defparam \__mem|mem[9][9] .output_mode = "comb_only";
defparam \__mem|mem[9][9] .register_cascade_mode = "off";
defparam \__mem|mem[9][9] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N2
maxv_lcell \__mem|Mux6~16 (
// Equation(s):
// \__mem|Mux6~16_combout  = (\__datapath|__T1|out [2] & (\__datapath|__T1|out [3])) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((\__mem|Mux6~13 ))) # (!\__datapath|__T1|out [3] & (\__mem|Mux6~15 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__mem|Mux6~15 ),
	.datad(\__mem|Mux6~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux6~16 .lut_mask = "dc98";
defparam \__mem|Mux6~16 .operation_mode = "normal";
defparam \__mem|Mux6~16 .output_mode = "comb_only";
defparam \__mem|Mux6~16 .register_cascade_mode = "off";
defparam \__mem|Mux6~16 .sum_lutc_input = "datac";
defparam \__mem|Mux6~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N3
maxv_lcell \__mem|Mux6~19 (
// Equation(s):
// \__mem|Mux6~19_combout  = (\__datapath|__T1|out [2] & ((\__mem|Mux6~16_combout  & (\__mem|Mux6~18 )) # (!\__mem|Mux6~16_combout  & ((\__mem|Mux6~11 ))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux6~16_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux6~18 ),
	.datab(\__mem|Mux6~11 ),
	.datac(\__datapath|__T1|out [2]),
	.datad(\__mem|Mux6~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux6~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux6~19 .lut_mask = "afc0";
defparam \__mem|Mux6~19 .operation_mode = "normal";
defparam \__mem|Mux6~19 .output_mode = "comb_only";
defparam \__mem|Mux6~19 .register_cascade_mode = "off";
defparam \__mem|Mux6~19 .sum_lutc_input = "datac";
defparam \__mem|Mux6~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxv_lcell \__mem|out[9] (
// Equation(s):
// \__mem|out [9] = DFFEAS(((\__datapath|__T1|out [4] & (\__mem|Mux6~9_combout )) # (!\__datapath|__T1|out [4] & ((\__mem|Mux6~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__mem|Mux6~9_combout ),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__mem|Mux6~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[9] .lut_mask = "cfc0";
defparam \__mem|out[9] .operation_mode = "normal";
defparam \__mem|out[9] .output_mode = "reg_only";
defparam \__mem|out[9] .register_cascade_mode = "off";
defparam \__mem|out[9] .sum_lutc_input = "datac";
defparam \__mem|out[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxv_lcell \__datapath|__Mux6_RF_dataIn|out[9]~6 (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[9]~6_combout  = (\__controller|Mux6_RF_dataIn~regout  & (\__datapath|__T1|out [9])) # (!\__controller|Mux6_RF_dataIn~regout  & (((\__mem|out [9]))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [9]),
	.datab(\__mem|out [9]),
	.datac(\__controller|Mux6_RF_dataIn~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[9]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux6_RF_dataIn|out[9]~6 .lut_mask = "acac";
defparam \__datapath|__Mux6_RF_dataIn|out[9]~6 .operation_mode = "normal";
defparam \__datapath|__Mux6_RF_dataIn|out[9]~6 .output_mode = "comb_only";
defparam \__datapath|__Mux6_RF_dataIn|out[9]~6 .register_cascade_mode = "off";
defparam \__datapath|__Mux6_RF_dataIn|out[9]~6 .sum_lutc_input = "datac";
defparam \__datapath|__Mux6_RF_dataIn|out[9]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxv_lcell \__datapath|__RF|r2|out[9] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux6~3  = (\__datapath|__IR|out [10] & ((\__datapath|__RF|__mux1|Mux6~2  & (\__datapath|__RF|r3|out [9])) # (!\__datapath|__RF|__mux1|Mux6~2  & ((F3_out[9]))))) # (!\__datapath|__IR|out [10] & (((\__datapath|__RF|__mux1|Mux6~2 ))))
// \__datapath|__RF|r2|out [9] = DFFEAS(\__datapath|__RF|__mux1|Mux6~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[9]~6_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [10]),
	.datab(\__datapath|__RF|r3|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[9]~6_combout ),
	.datad(\__datapath|__RF|__mux1|Mux6~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux6~3 ),
	.regout(\__datapath|__RF|r2|out [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[9] .lut_mask = "dda0";
defparam \__datapath|__RF|r2|out[9] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[9] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[9] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[9] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxv_lcell \__datapath|__RF|__mux1|Mux6~4 (
// Equation(s):
// \__datapath|__RF|__mux1|Mux6~4_combout  = (\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux6~1 )))) # (!\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux6~3 ))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [11]),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux6~3 ),
	.datad(\__datapath|__RF|__mux1|Mux6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|__mux1|Mux6~4 .lut_mask = "fa50";
defparam \__datapath|__RF|__mux1|Mux6~4 .operation_mode = "normal";
defparam \__datapath|__RF|__mux1|Mux6~4 .output_mode = "comb_only";
defparam \__datapath|__RF|__mux1|Mux6~4 .register_cascade_mode = "off";
defparam \__datapath|__RF|__mux1|Mux6~4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|__mux1|Mux6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxv_lcell \__datapath|__tmpA|out[9] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux6~0  = (\__controller|Mux2_alu_A [2] & (((F10_out[9])))) # (!\__controller|Mux2_alu_A [2] & (((\__datapath|__IR|out [2]))))

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux2_alu_A [2]),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux6~4_combout ),
	.datad(\__datapath|__IR|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux6~0 ),
	.regout(\__datapath|__tmpA|out [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[9] .lut_mask = "f5a0";
defparam \__datapath|__tmpA|out[9] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[9] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[9] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[9] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxv_lcell \__datapath|__Mux2_alu_A|Mux6~2 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux6~2_combout  = (\__datapath|__Mux2_alu_A|Mux6~1_combout  & ((\__datapath|__RF|__mux1|Mux6~4_combout ) # ((\__datapath|__Mux2_alu_A|Mux2~0_combout  & \__datapath|__Mux2_alu_A|Mux6~0 )))) # 
// (!\__datapath|__Mux2_alu_A|Mux6~1_combout  & (\__datapath|__Mux2_alu_A|Mux2~0_combout  & (\__datapath|__Mux2_alu_A|Mux6~0 )))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux6~1_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux2~0_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux6~0 ),
	.datad(\__datapath|__RF|__mux1|Mux6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux6~2 .lut_mask = "eac0";
defparam \__datapath|__Mux2_alu_A|Mux6~2 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux6~2 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux6~2 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux6~2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxv_lcell \__datapath|__alu|__add|out[10]~40 (
// Equation(s):
// \__datapath|__alu|__add|out[10]~40_combout  = \__datapath|__Mux1_alu_B|Mux5~0_combout  $ (\__datapath|__Mux2_alu_A|Mux5~1_combout  $ ((!(!\__datapath|__alu|__add|out[7]~17  & \__datapath|__alu|__add|out[9]~32 ) # (\__datapath|__alu|__add|out[7]~17  & 
// \__datapath|__alu|__add|out[9]~32COUT1_108 ))))
// \__datapath|__alu|__add|out[10]~42  = CARRY((\__datapath|__Mux1_alu_B|Mux5~0_combout  & ((\__datapath|__Mux2_alu_A|Mux5~1_combout ) # (!\__datapath|__alu|__add|out[9]~32 ))) # (!\__datapath|__Mux1_alu_B|Mux5~0_combout  & 
// (\__datapath|__Mux2_alu_A|Mux5~1_combout  & !\__datapath|__alu|__add|out[9]~32 )))
// \__datapath|__alu|__add|out[10]~42COUT1_110  = CARRY((\__datapath|__Mux1_alu_B|Mux5~0_combout  & ((\__datapath|__Mux2_alu_A|Mux5~1_combout ) # (!\__datapath|__alu|__add|out[9]~32COUT1_108 ))) # (!\__datapath|__Mux1_alu_B|Mux5~0_combout  & 
// (\__datapath|__Mux2_alu_A|Mux5~1_combout  & !\__datapath|__alu|__add|out[9]~32COUT1_108 )))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux5~0_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__add|out[7]~17 ),
	.cin0(\__datapath|__alu|__add|out[9]~32 ),
	.cin1(\__datapath|__alu|__add|out[9]~32COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[10]~40_combout ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__add|out[10]~42 ),
	.cout1(\__datapath|__alu|__add|out[10]~42COUT1_110 ));
// synopsys translate_off
defparam \__datapath|__alu|__add|out[10]~40 .cin0_used = "true";
defparam \__datapath|__alu|__add|out[10]~40 .cin1_used = "true";
defparam \__datapath|__alu|__add|out[10]~40 .cin_used = "true";
defparam \__datapath|__alu|__add|out[10]~40 .lut_mask = "698e";
defparam \__datapath|__alu|__add|out[10]~40 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__add|out[10]~40 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[10]~40 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[10]~40 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__add|out[10]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxv_lcell \__datapath|__alu|__add|Add0~8 (
// Equation(s):
// \__datapath|__alu|__add|Add0~8_combout  = (\__controller|ALU_op~regout  & (((!\__datapath|__Mux2_alu_A|Mux5~1_combout )) # (!\__datapath|__Mux1_alu_B|Mux5~0_combout ))) # (!\__controller|ALU_op~regout  & (((\__datapath|__alu|__add|out[10]~40_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux5~0_combout ),
	.datab(\__controller|ALU_op~regout ),
	.datac(\__datapath|__Mux2_alu_A|Mux5~1_combout ),
	.datad(\__datapath|__alu|__add|out[10]~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|Add0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|Add0~8 .lut_mask = "7f4c";
defparam \__datapath|__alu|__add|Add0~8 .operation_mode = "normal";
defparam \__datapath|__alu|__add|Add0~8 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|Add0~8 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|Add0~8 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|Add0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxv_lcell \__datapath|__T1|out[10] (
// Equation(s):
// \__datapath|__T1|out [10] = DFFEAS((!\__controller|T1write~regout  & (((\__datapath|__alu|__add|Add0~8_combout )))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|T1write~regout ),
	.datab(vcc),
	.datac(\__datapath|__alu|__add|Add0~8_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[10] .lut_mask = "5050";
defparam \__datapath|__T1|out[10] .operation_mode = "normal";
defparam \__datapath|__T1|out[10] .output_mode = "reg_only";
defparam \__datapath|__T1|out[10] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[10] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxv_lcell \__datapath|__Mux9_memDataIn|out[10]~20 (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[10]~20_combout  = ((\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux5~1 ))) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux5~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux5~3 ),
	.datad(\__datapath|__RF|__mux2|Mux5~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[10]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux9_memDataIn|out[10]~20 .lut_mask = "fc30";
defparam \__datapath|__Mux9_memDataIn|out[10]~20 .operation_mode = "normal";
defparam \__datapath|__Mux9_memDataIn|out[10]~20 .output_mode = "comb_only";
defparam \__datapath|__Mux9_memDataIn|out[10]~20 .register_cascade_mode = "off";
defparam \__datapath|__Mux9_memDataIn|out[10]~20 .sum_lutc_input = "datac";
defparam \__datapath|__Mux9_memDataIn|out[10]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxv_lcell \__mem|mem[18][10] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[10]~21  = (\__controller|Mux9_memDataIn~regout  & (((\__datapath|__Mux9_memDataIn|out[10]~20_combout )))) # (!\__controller|Mux9_memDataIn~regout  & (((\__datapath|__RF|__mux1|Mux5~4_combout ))))
// \__mem|mem[18][10]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[10]~21 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux9_memDataIn~regout ),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux5~4_combout ),
	.datad(\__datapath|__Mux9_memDataIn|out[10]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.regout(\__mem|mem[18][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][10] .lut_mask = "fa50";
defparam \__mem|mem[18][10] .operation_mode = "normal";
defparam \__mem|mem[18][10] .output_mode = "reg_and_comb";
defparam \__mem|mem[18][10] .register_cascade_mode = "off";
defparam \__mem|mem[18][10] .sum_lutc_input = "datac";
defparam \__mem|mem[18][10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N4
maxv_lcell \__mem|mem[19][10] (
// Equation(s):
// \__mem|mem[19][10]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[10]~21 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][10] .lut_mask = "ff00";
defparam \__mem|mem[19][10] .operation_mode = "normal";
defparam \__mem|mem[19][10] .output_mode = "reg_only";
defparam \__mem|mem[19][10] .register_cascade_mode = "off";
defparam \__mem|mem[19][10] .sum_lutc_input = "datac";
defparam \__mem|mem[19][10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N9
maxv_lcell \__mem|mem[23][10] (
// Equation(s):
// \__mem|Mux5~7  = (\__datapath|__T1|out [2] & (((D1_mem[23][10]) # (\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & (\__mem|mem[19][10]~regout  & ((!\__datapath|__T1|out [3]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[19][10]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~7 ),
	.regout(\__mem|mem[23][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][10] .lut_mask = "aae4";
defparam \__mem|mem[23][10] .operation_mode = "normal";
defparam \__mem|mem[23][10] .output_mode = "comb_only";
defparam \__mem|mem[23][10] .register_cascade_mode = "off";
defparam \__mem|mem[23][10] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N3
maxv_lcell \__mem|mem[31][10] (
// Equation(s):
// \__mem|mem[31][10]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , \__datapath|__Mux9_memDataIn|out[10]~21 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][10] .lut_mask = "0000";
defparam \__mem|mem[31][10] .operation_mode = "normal";
defparam \__mem|mem[31][10] .output_mode = "reg_only";
defparam \__mem|mem[31][10] .register_cascade_mode = "off";
defparam \__mem|mem[31][10] .sum_lutc_input = "datac";
defparam \__mem|mem[31][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N9
maxv_lcell \__mem|mem[27][10] (
// Equation(s):
// \__mem|Mux5~8  = (\__mem|Mux5~7  & ((\__mem|mem[31][10]~regout ) # ((!\__datapath|__T1|out [3])))) # (!\__mem|Mux5~7  & (((D1_mem[27][10] & \__datapath|__T1|out [3]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|Mux5~7 ),
	.datab(\__mem|mem[31][10]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~8 ),
	.regout(\__mem|mem[27][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][10] .lut_mask = "d8aa";
defparam \__mem|mem[27][10] .operation_mode = "normal";
defparam \__mem|mem[27][10] .output_mode = "comb_only";
defparam \__mem|mem[27][10] .register_cascade_mode = "off";
defparam \__mem|mem[27][10] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxv_lcell \__mem|mem[30][10] (
// Equation(s):
// \__mem|mem[30][10]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , \__datapath|__Mux9_memDataIn|out[10]~21 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][10] .lut_mask = "0000";
defparam \__mem|mem[30][10] .operation_mode = "normal";
defparam \__mem|mem[30][10] .output_mode = "reg_only";
defparam \__mem|mem[30][10] .register_cascade_mode = "off";
defparam \__mem|mem[30][10] .sum_lutc_input = "datac";
defparam \__mem|mem[30][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxv_lcell \__mem|mem[26][10] (
// Equation(s):
// \__mem|Mux5~0  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[26][10]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[18][10]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[18][10]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~0 ),
	.regout(\__mem|mem[26][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][10] .lut_mask = "fc22";
defparam \__mem|mem[26][10] .operation_mode = "normal";
defparam \__mem|mem[26][10] .output_mode = "comb_only";
defparam \__mem|mem[26][10] .register_cascade_mode = "off";
defparam \__mem|mem[26][10] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxv_lcell \__mem|mem[22][10] (
// Equation(s):
// \__mem|Mux5~1  = (\__datapath|__T1|out [2] & ((\__mem|Mux5~0  & (\__mem|mem[30][10]~regout )) # (!\__mem|Mux5~0  & ((D1_mem[22][10]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux5~0 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[30][10]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(\__mem|Mux5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~1 ),
	.regout(\__mem|mem[22][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][10] .lut_mask = "bbc0";
defparam \__mem|mem[22][10] .operation_mode = "normal";
defparam \__mem|mem[22][10] .output_mode = "comb_only";
defparam \__mem|mem[22][10] .register_cascade_mode = "off";
defparam \__mem|mem[22][10] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N5
maxv_lcell \__mem|mem[28][10] (
// Equation(s):
// \__mem|mem[28][10]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , \__datapath|__Mux9_memDataIn|out[10]~21 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][10] .lut_mask = "0000";
defparam \__mem|mem[28][10] .operation_mode = "normal";
defparam \__mem|mem[28][10] .output_mode = "reg_only";
defparam \__mem|mem[28][10] .register_cascade_mode = "off";
defparam \__mem|mem[28][10] .sum_lutc_input = "datac";
defparam \__mem|mem[28][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y1_N9
maxv_lcell \__mem|mem[16][10] (
// Equation(s):
// \__mem|mem[16][10]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , \__datapath|__Mux9_memDataIn|out[10]~21 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][10] .lut_mask = "0000";
defparam \__mem|mem[16][10] .operation_mode = "normal";
defparam \__mem|mem[16][10] .output_mode = "reg_only";
defparam \__mem|mem[16][10] .register_cascade_mode = "off";
defparam \__mem|mem[16][10] .sum_lutc_input = "datac";
defparam \__mem|mem[16][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y1_N5
maxv_lcell \__mem|mem[24][10] (
// Equation(s):
// \__mem|Mux5~4  = (\__datapath|__T1|out [3] & (((D1_mem[24][10]) # (\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & (\__mem|mem[16][10]~regout  & ((!\__datapath|__T1|out [2]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[16][10]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~4 ),
	.regout(\__mem|mem[24][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][10] .lut_mask = "aae4";
defparam \__mem|mem[24][10] .operation_mode = "normal";
defparam \__mem|mem[24][10] .output_mode = "comb_only";
defparam \__mem|mem[24][10] .register_cascade_mode = "off";
defparam \__mem|mem[24][10] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N0
maxv_lcell \__mem|mem[20][10] (
// Equation(s):
// \__mem|Mux5~5  = (\__datapath|__T1|out [2] & ((\__mem|Mux5~4  & (\__mem|mem[28][10]~regout )) # (!\__mem|Mux5~4  & ((D1_mem[20][10]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux5~4 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[28][10]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(\__mem|Mux5~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~5 ),
	.regout(\__mem|mem[20][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][10] .lut_mask = "bbc0";
defparam \__mem|mem[20][10] .operation_mode = "normal";
defparam \__mem|mem[20][10] .output_mode = "comb_only";
defparam \__mem|mem[20][10] .register_cascade_mode = "off";
defparam \__mem|mem[20][10] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxv_lcell \__mem|mem[17][10] (
// Equation(s):
// \__mem|mem[17][10]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , \__datapath|__Mux9_memDataIn|out[10]~21 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[17][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][10] .lut_mask = "0000";
defparam \__mem|mem[17][10] .operation_mode = "normal";
defparam \__mem|mem[17][10] .output_mode = "reg_only";
defparam \__mem|mem[17][10] .register_cascade_mode = "off";
defparam \__mem|mem[17][10] .sum_lutc_input = "datac";
defparam \__mem|mem[17][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxv_lcell \__mem|mem[21][10] (
// Equation(s):
// \__mem|Mux5~2  = (\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3]) # ((D1_mem[21][10])))) # (!\__datapath|__T1|out [2] & (!\__datapath|__T1|out [3] & ((\__mem|mem[17][10]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(\__mem|mem[17][10]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~2 ),
	.regout(\__mem|mem[21][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][10] .lut_mask = "b9a8";
defparam \__mem|mem[21][10] .operation_mode = "normal";
defparam \__mem|mem[21][10] .output_mode = "comb_only";
defparam \__mem|mem[21][10] .register_cascade_mode = "off";
defparam \__mem|mem[21][10] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxv_lcell \__mem|mem[29][10] (
// Equation(s):
// \__mem|mem[29][10]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , \__datapath|__Mux9_memDataIn|out[10]~21 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][10] .lut_mask = "0000";
defparam \__mem|mem[29][10] .operation_mode = "normal";
defparam \__mem|mem[29][10] .output_mode = "reg_only";
defparam \__mem|mem[29][10] .register_cascade_mode = "off";
defparam \__mem|mem[29][10] .sum_lutc_input = "datac";
defparam \__mem|mem[29][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxv_lcell \__mem|mem[25][10] (
// Equation(s):
// \__mem|Mux5~3  = (\__datapath|__T1|out [3] & ((\__mem|Mux5~2  & ((\__mem|mem[29][10]~regout ))) # (!\__mem|Mux5~2  & (D1_mem[25][10])))) # (!\__datapath|__T1|out [3] & (\__mem|Mux5~2 ))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|Mux5~2 ),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(\__mem|mem[29][10]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~3 ),
	.regout(\__mem|mem[25][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][10] .lut_mask = "ec64";
defparam \__mem|mem[25][10] .operation_mode = "normal";
defparam \__mem|mem[25][10] .output_mode = "comb_only";
defparam \__mem|mem[25][10] .register_cascade_mode = "off";
defparam \__mem|mem[25][10] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxv_lcell \__mem|Mux5~6 (
// Equation(s):
// \__mem|Mux5~6_combout  = (\__datapath|__T1|out [1] & (\__datapath|__T1|out [0])) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((\__mem|Mux5~3 ))) # (!\__datapath|__T1|out [0] & (\__mem|Mux5~5 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__mem|Mux5~5 ),
	.datad(\__mem|Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux5~6 .lut_mask = "dc98";
defparam \__mem|Mux5~6 .operation_mode = "normal";
defparam \__mem|Mux5~6 .output_mode = "comb_only";
defparam \__mem|Mux5~6 .register_cascade_mode = "off";
defparam \__mem|Mux5~6 .sum_lutc_input = "datac";
defparam \__mem|Mux5~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxv_lcell \__mem|Mux5~9 (
// Equation(s):
// \__mem|Mux5~9_combout  = (\__datapath|__T1|out [1] & ((\__mem|Mux5~6_combout  & (\__mem|Mux5~8 )) # (!\__mem|Mux5~6_combout  & ((\__mem|Mux5~1 ))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux5~6_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|Mux5~8 ),
	.datac(\__mem|Mux5~1 ),
	.datad(\__mem|Mux5~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux5~9 .lut_mask = "dda0";
defparam \__mem|Mux5~9 .operation_mode = "normal";
defparam \__mem|Mux5~9 .output_mode = "comb_only";
defparam \__mem|Mux5~9 .register_cascade_mode = "off";
defparam \__mem|Mux5~9 .sum_lutc_input = "datac";
defparam \__mem|Mux5~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N7
maxv_lcell \__mem|mem[11][10] (
// Equation(s):
// \__mem|mem[11][10]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[10]~21 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][10] .lut_mask = "ff00";
defparam \__mem|mem[11][10] .operation_mode = "normal";
defparam \__mem|mem[11][10] .output_mode = "reg_only";
defparam \__mem|mem[11][10] .register_cascade_mode = "off";
defparam \__mem|mem[11][10] .sum_lutc_input = "datac";
defparam \__mem|mem[11][10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N9
maxv_lcell \__mem|mem[8][10] (
// Equation(s):
// \__mem|mem[8][10]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , \__datapath|__Mux9_memDataIn|out[10]~21 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][10] .lut_mask = "0000";
defparam \__mem|mem[8][10] .operation_mode = "normal";
defparam \__mem|mem[8][10] .output_mode = "reg_only";
defparam \__mem|mem[8][10] .register_cascade_mode = "off";
defparam \__mem|mem[8][10] .sum_lutc_input = "datac";
defparam \__mem|mem[8][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N6
maxv_lcell \__mem|mem[9][10] (
// Equation(s):
// \__mem|Mux5~10  = (\__datapath|__T1|out [0] & (((D1_mem[9][10]) # (\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & (\__mem|mem[8][10]~regout  & ((!\__datapath|__T1|out [1]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[8][10]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~10 ),
	.regout(\__mem|mem[9][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][10] .lut_mask = "aae4";
defparam \__mem|mem[9][10] .operation_mode = "normal";
defparam \__mem|mem[9][10] .output_mode = "comb_only";
defparam \__mem|mem[9][10] .register_cascade_mode = "off";
defparam \__mem|mem[9][10] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N5
maxv_lcell \__mem|mem[10][10] (
// Equation(s):
// \__mem|Mux5~11  = (\__datapath|__T1|out [1] & ((\__mem|Mux5~10  & (\__mem|mem[11][10]~regout )) # (!\__mem|Mux5~10  & ((D1_mem[10][10]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux5~10 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[11][10]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(\__mem|Mux5~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~11 ),
	.regout(\__mem|mem[10][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][10] .lut_mask = "dda0";
defparam \__mem|mem[10][10] .operation_mode = "normal";
defparam \__mem|mem[10][10] .output_mode = "comb_only";
defparam \__mem|mem[10][10] .register_cascade_mode = "off";
defparam \__mem|mem[10][10] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N0
maxv_lcell \__mem|mem[15][10] (
// Equation(s):
// \__mem|mem[15][10]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , \__datapath|__Mux9_memDataIn|out[10]~21 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][10] .lut_mask = "0000";
defparam \__mem|mem[15][10] .operation_mode = "normal";
defparam \__mem|mem[15][10] .output_mode = "reg_only";
defparam \__mem|mem[15][10] .register_cascade_mode = "off";
defparam \__mem|mem[15][10] .sum_lutc_input = "datac";
defparam \__mem|mem[15][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N5
maxv_lcell \__mem|mem[12][10] (
// Equation(s):
// \__mem|mem[12][10]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , \__datapath|__Mux9_memDataIn|out[10]~21 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][10] .lut_mask = "0000";
defparam \__mem|mem[12][10] .operation_mode = "normal";
defparam \__mem|mem[12][10] .output_mode = "reg_only";
defparam \__mem|mem[12][10] .register_cascade_mode = "off";
defparam \__mem|mem[12][10] .sum_lutc_input = "datac";
defparam \__mem|mem[12][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N7
maxv_lcell \__mem|mem[14][10] (
// Equation(s):
// \__mem|Mux5~17  = (\__datapath|__T1|out [0] & (((\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1] & ((D1_mem[14][10]))) # (!\__datapath|__T1|out [1] & (\__mem|mem[12][10]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[12][10]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~17 ),
	.regout(\__mem|mem[14][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][10] .lut_mask = "fc22";
defparam \__mem|mem[14][10] .operation_mode = "normal";
defparam \__mem|mem[14][10] .output_mode = "comb_only";
defparam \__mem|mem[14][10] .register_cascade_mode = "off";
defparam \__mem|mem[14][10] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N7
maxv_lcell \__mem|mem[13][10] (
// Equation(s):
// \__mem|Mux5~18  = (\__datapath|__T1|out [0] & ((\__mem|Mux5~17  & (\__mem|mem[15][10]~regout )) # (!\__mem|Mux5~17  & ((D1_mem[13][10]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux5~17 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[15][10]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(\__mem|Mux5~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~18 ),
	.regout(\__mem|mem[13][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][10] .lut_mask = "dda0";
defparam \__mem|mem[13][10] .operation_mode = "normal";
defparam \__mem|mem[13][10] .output_mode = "comb_only";
defparam \__mem|mem[13][10] .register_cascade_mode = "off";
defparam \__mem|mem[13][10] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N8
maxv_lcell \__mem|mem[7][10] (
// Equation(s):
// \__mem|mem[7][10]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[10]~21 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][10] .lut_mask = "ff00";
defparam \__mem|mem[7][10] .operation_mode = "normal";
defparam \__mem|mem[7][10] .output_mode = "reg_only";
defparam \__mem|mem[7][10] .register_cascade_mode = "off";
defparam \__mem|mem[7][10] .sum_lutc_input = "datac";
defparam \__mem|mem[7][10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N9
maxv_lcell \__mem|mem[4][10] (
// Equation(s):
// \__mem|mem[4][10]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[10]~21 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][10] .lut_mask = "ff00";
defparam \__mem|mem[4][10] .operation_mode = "normal";
defparam \__mem|mem[4][10] .output_mode = "reg_only";
defparam \__mem|mem[4][10] .register_cascade_mode = "off";
defparam \__mem|mem[4][10] .sum_lutc_input = "datac";
defparam \__mem|mem[4][10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N8
maxv_lcell \__mem|mem[6][10] (
// Equation(s):
// \__mem|Mux5~12  = (\__datapath|__T1|out [1] & (((D1_mem[6][10]) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[4][10]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[4][10]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~12 ),
	.regout(\__mem|mem[6][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][10] .lut_mask = "aae4";
defparam \__mem|mem[6][10] .operation_mode = "normal";
defparam \__mem|mem[6][10] .output_mode = "comb_only";
defparam \__mem|mem[6][10] .register_cascade_mode = "off";
defparam \__mem|mem[6][10] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N4
maxv_lcell \__mem|mem[5][10] (
// Equation(s):
// \__mem|Mux5~13  = (\__datapath|__T1|out [0] & ((\__mem|Mux5~12  & (\__mem|mem[7][10]~regout )) # (!\__mem|Mux5~12  & ((D1_mem[5][10]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux5~12 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[7][10]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(\__mem|Mux5~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~13 ),
	.regout(\__mem|mem[5][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][10] .lut_mask = "bbc0";
defparam \__mem|mem[5][10] .operation_mode = "normal";
defparam \__mem|mem[5][10] .output_mode = "comb_only";
defparam \__mem|mem[5][10] .register_cascade_mode = "off";
defparam \__mem|mem[5][10] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N8
maxv_lcell \__mem|mem[2][10] (
// Equation(s):
// \__mem|mem[2][10]~regout  = DFFEAS((\__mem|Decoder0~4_combout  & (((!\__datapath|__T1|out [4] & \__datapath|__Mux9_memDataIn|out[10]~21 )))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~4_combout ),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][10] .lut_mask = "0a00";
defparam \__mem|mem[2][10] .operation_mode = "normal";
defparam \__mem|mem[2][10] .output_mode = "reg_only";
defparam \__mem|mem[2][10] .register_cascade_mode = "off";
defparam \__mem|mem[2][10] .sum_lutc_input = "datac";
defparam \__mem|mem[2][10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N2
maxv_lcell \__mem|mem[0][10] (
// Equation(s):
// \__mem|mem[0][10]~regout  = DFFEAS((\__mem|Decoder0~20_combout  & (((!\__datapath|__T1|out [4] & \__datapath|__Mux9_memDataIn|out[10]~21 )))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~20_combout ),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][10] .lut_mask = "0a00";
defparam \__mem|mem[0][10] .operation_mode = "normal";
defparam \__mem|mem[0][10] .output_mode = "reg_only";
defparam \__mem|mem[0][10] .register_cascade_mode = "off";
defparam \__mem|mem[0][10] .sum_lutc_input = "datac";
defparam \__mem|mem[0][10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N8
maxv_lcell \__mem|mem[1][10] (
// Equation(s):
// \__mem|mem[1][10]~regout  = DFFEAS((\__mem|Decoder0~12_combout  & (!\__datapath|__T1|out [4] & (\__datapath|__Mux9_memDataIn|out[10]~21 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~12_combout ),
	.datab(\__datapath|__T1|out [4]),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][10] .lut_mask = "2020";
defparam \__mem|mem[1][10] .operation_mode = "normal";
defparam \__mem|mem[1][10] .output_mode = "reg_only";
defparam \__mem|mem[1][10] .register_cascade_mode = "off";
defparam \__mem|mem[1][10] .sum_lutc_input = "datac";
defparam \__mem|mem[1][10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N5
maxv_lcell \__mem|Mux5~14 (
// Equation(s):
// \__mem|Mux5~14_combout  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((\__mem|mem[1][10]~regout ))) # (!\__datapath|__T1|out [0] & (\__mem|mem[0][10]~regout ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[0][10]~regout ),
	.datac(\__datapath|__T1|out [0]),
	.datad(\__mem|mem[1][10]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux5~14 .lut_mask = "f4a4";
defparam \__mem|Mux5~14 .operation_mode = "normal";
defparam \__mem|Mux5~14 .output_mode = "comb_only";
defparam \__mem|Mux5~14 .register_cascade_mode = "off";
defparam \__mem|Mux5~14 .sum_lutc_input = "datac";
defparam \__mem|Mux5~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N2
maxv_lcell \__mem|mem[3][10] (
// Equation(s):
// \__mem|Mux5~15  = (\__mem|Mux5~14_combout  & (((D1_mem[3][10]) # (!\__datapath|__T1|out [1])))) # (!\__mem|Mux5~14_combout  & (\__mem|mem[2][10]~regout  & ((\__datapath|__T1|out [1]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[2][10]~regout ),
	.datab(\__mem|Mux5~14_combout ),
	.datac(\__datapath|__Mux9_memDataIn|out[10]~21 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~15 ),
	.regout(\__mem|mem[3][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][10] .lut_mask = "e2cc";
defparam \__mem|mem[3][10] .operation_mode = "normal";
defparam \__mem|mem[3][10] .output_mode = "comb_only";
defparam \__mem|mem[3][10] .register_cascade_mode = "off";
defparam \__mem|mem[3][10] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N3
maxv_lcell \__mem|Mux5~16 (
// Equation(s):
// \__mem|Mux5~16_combout  = (\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3]) # ((\__mem|Mux5~13 )))) # (!\__datapath|__T1|out [2] & (!\__datapath|__T1|out [3] & ((\__mem|Mux5~15 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__mem|Mux5~13 ),
	.datad(\__mem|Mux5~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux5~16 .lut_mask = "b9a8";
defparam \__mem|Mux5~16 .operation_mode = "normal";
defparam \__mem|Mux5~16 .output_mode = "comb_only";
defparam \__mem|Mux5~16 .register_cascade_mode = "off";
defparam \__mem|Mux5~16 .sum_lutc_input = "datac";
defparam \__mem|Mux5~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxv_lcell \__mem|Mux5~19 (
// Equation(s):
// \__mem|Mux5~19_combout  = (\__mem|Mux5~16_combout  & (((\__mem|Mux5~18 ) # (!\__datapath|__T1|out [3])))) # (!\__mem|Mux5~16_combout  & (\__mem|Mux5~11  & ((\__datapath|__T1|out [3]))))

	.clk(gnd),
	.dataa(\__mem|Mux5~11 ),
	.datab(\__mem|Mux5~18 ),
	.datac(\__mem|Mux5~16_combout ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux5~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux5~19 .lut_mask = "caf0";
defparam \__mem|Mux5~19 .operation_mode = "normal";
defparam \__mem|Mux5~19 .output_mode = "comb_only";
defparam \__mem|Mux5~19 .register_cascade_mode = "off";
defparam \__mem|Mux5~19 .sum_lutc_input = "datac";
defparam \__mem|Mux5~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxv_lcell \__mem|out[10] (
// Equation(s):
// \__mem|out [10] = DFFEAS((\__datapath|__T1|out [4] & (\__mem|Mux5~9_combout )) # (!\__datapath|__T1|out [4] & (((\__mem|Mux5~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(\__mem|Mux5~9_combout ),
	.datac(vcc),
	.datad(\__mem|Mux5~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[10] .lut_mask = "dd88";
defparam \__mem|out[10] .operation_mode = "normal";
defparam \__mem|out[10] .output_mode = "reg_only";
defparam \__mem|out[10] .register_cascade_mode = "off";
defparam \__mem|out[10] .sum_lutc_input = "datac";
defparam \__mem|out[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N5
maxv_lcell \__datapath|__Mux6_RF_dataIn|out[10]~7 (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[10]~7_combout  = ((\__controller|Mux6_RF_dataIn~regout  & (\__datapath|__T1|out [10])) # (!\__controller|Mux6_RF_dataIn~regout  & ((\__mem|out [10]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [10]),
	.datac(\__mem|out [10]),
	.datad(\__controller|Mux6_RF_dataIn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[10]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux6_RF_dataIn|out[10]~7 .lut_mask = "ccf0";
defparam \__datapath|__Mux6_RF_dataIn|out[10]~7 .operation_mode = "normal";
defparam \__datapath|__Mux6_RF_dataIn|out[10]~7 .output_mode = "comb_only";
defparam \__datapath|__Mux6_RF_dataIn|out[10]~7 .register_cascade_mode = "off";
defparam \__datapath|__Mux6_RF_dataIn|out[10]~7 .sum_lutc_input = "datac";
defparam \__datapath|__Mux6_RF_dataIn|out[10]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxv_lcell \__datapath|__RF|r7|out[10] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux5~1  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|__mux2|Mux5~0  & ((F8_out[10]))) # (!\__datapath|__RF|__mux2|Mux5~0  & (\__datapath|__RF|r5|out [10])))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & 
// (((\__datapath|__RF|__mux2|Mux5~0 ))))
// \__datapath|__RF|r7|out [10] = DFFEAS(\__datapath|__RF|__mux2|Mux5~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[10]~7_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r5|out [10]),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[10]~7_combout ),
	.datad(\__datapath|__RF|__mux2|Mux5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux5~1 ),
	.regout(\__datapath|__RF|r7|out [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[10] .lut_mask = "f388";
defparam \__datapath|__RF|r7|out[10] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[10] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[10] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[10] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxv_lcell \__datapath|__Mux1_alu_B|Mux5~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux5~0_combout  = (\__datapath|__Mux1_alu_B|Mux0~0_combout  & ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux5~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux5~3 )))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux0~0_combout ),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux5~1 ),
	.datad(\__datapath|__RF|__mux2|Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux5~0 .lut_mask = "a280";
defparam \__datapath|__Mux1_alu_B|Mux5~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux5~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux5~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux5~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxv_lcell \__datapath|__alu|__add|out[11]~50 (
// Equation(s):
// \__datapath|__alu|__add|out[11]~50_combout  = \__datapath|__Mux2_alu_A|Mux4~1_combout  $ (\__datapath|__Mux1_alu_B|Mux4~0_combout  $ (((!\__datapath|__alu|__add|out[7]~17  & \__datapath|__alu|__add|out[10]~42 ) # (\__datapath|__alu|__add|out[7]~17  & 
// \__datapath|__alu|__add|out[10]~42COUT1_110 ))))
// \__datapath|__alu|__add|out[11]~52  = CARRY((\__datapath|__Mux2_alu_A|Mux4~1_combout  & (!\__datapath|__Mux1_alu_B|Mux4~0_combout  & !\__datapath|__alu|__add|out[10]~42 )) # (!\__datapath|__Mux2_alu_A|Mux4~1_combout  & 
// ((!\__datapath|__alu|__add|out[10]~42 ) # (!\__datapath|__Mux1_alu_B|Mux4~0_combout ))))
// \__datapath|__alu|__add|out[11]~52COUT1_112  = CARRY((\__datapath|__Mux2_alu_A|Mux4~1_combout  & (!\__datapath|__Mux1_alu_B|Mux4~0_combout  & !\__datapath|__alu|__add|out[10]~42COUT1_110 )) # (!\__datapath|__Mux2_alu_A|Mux4~1_combout  & 
// ((!\__datapath|__alu|__add|out[10]~42COUT1_110 ) # (!\__datapath|__Mux1_alu_B|Mux4~0_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux4~1_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux4~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__add|out[7]~17 ),
	.cin0(\__datapath|__alu|__add|out[10]~42 ),
	.cin1(\__datapath|__alu|__add|out[10]~42COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[11]~50_combout ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__add|out[11]~52 ),
	.cout1(\__datapath|__alu|__add|out[11]~52COUT1_112 ));
// synopsys translate_off
defparam \__datapath|__alu|__add|out[11]~50 .cin0_used = "true";
defparam \__datapath|__alu|__add|out[11]~50 .cin1_used = "true";
defparam \__datapath|__alu|__add|out[11]~50 .cin_used = "true";
defparam \__datapath|__alu|__add|out[11]~50 .lut_mask = "9617";
defparam \__datapath|__alu|__add|out[11]~50 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__add|out[11]~50 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[11]~50 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[11]~50 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__add|out[11]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxv_lcell \__datapath|__alu|__add|out[12]~60 (
// Equation(s):
// \__datapath|__alu|__add|out[12]~60_combout  = \__datapath|__Mux2_alu_A|Mux3~1_combout  $ (\__datapath|__Mux1_alu_B|Mux3~0_combout  $ ((!(!\__datapath|__alu|__add|out[7]~17  & \__datapath|__alu|__add|out[11]~52 ) # (\__datapath|__alu|__add|out[7]~17  & 
// \__datapath|__alu|__add|out[11]~52COUT1_112 ))))
// \__datapath|__alu|__add|out[12]~62  = CARRY((\__datapath|__Mux2_alu_A|Mux3~1_combout  & ((\__datapath|__Mux1_alu_B|Mux3~0_combout ) # (!\__datapath|__alu|__add|out[11]~52COUT1_112 ))) # (!\__datapath|__Mux2_alu_A|Mux3~1_combout  & 
// (\__datapath|__Mux1_alu_B|Mux3~0_combout  & !\__datapath|__alu|__add|out[11]~52COUT1_112 )))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux3~1_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__add|out[7]~17 ),
	.cin0(\__datapath|__alu|__add|out[11]~52 ),
	.cin1(\__datapath|__alu|__add|out[11]~52COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[12]~60_combout ),
	.regout(),
	.cout(\__datapath|__alu|__add|out[12]~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|out[12]~60 .cin0_used = "true";
defparam \__datapath|__alu|__add|out[12]~60 .cin1_used = "true";
defparam \__datapath|__alu|__add|out[12]~60 .cin_used = "true";
defparam \__datapath|__alu|__add|out[12]~60 .lut_mask = "698e";
defparam \__datapath|__alu|__add|out[12]~60 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__add|out[12]~60 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[12]~60 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[12]~60 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__add|out[12]~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxv_lcell \__datapath|__alu|__add|Add0~12 (
// Equation(s):
// \__datapath|__alu|__add|Add0~12_combout  = (\__controller|ALU_op~regout  & (((!\__datapath|__Mux1_alu_B|Mux3~0_combout )) # (!\__datapath|__Mux2_alu_A|Mux3~1_combout ))) # (!\__controller|ALU_op~regout  & (((\__datapath|__alu|__add|out[12]~60_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux3~1_combout ),
	.datab(\__controller|ALU_op~regout ),
	.datac(\__datapath|__alu|__add|out[12]~60_combout ),
	.datad(\__datapath|__Mux1_alu_B|Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|Add0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|Add0~12 .lut_mask = "74fc";
defparam \__datapath|__alu|__add|Add0~12 .operation_mode = "normal";
defparam \__datapath|__alu|__add|Add0~12 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|Add0~12 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|Add0~12 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|Add0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxv_lcell \__datapath|__T1|out[12] (
// Equation(s):
// \__datapath|__T1|out [12] = DFFEAS((!\__controller|T1write~regout  & (((\__datapath|__alu|__add|Add0~12_combout )))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|T1write~regout ),
	.datab(vcc),
	.datac(\__datapath|__alu|__add|Add0~12_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[12] .lut_mask = "5050";
defparam \__datapath|__T1|out[12] .operation_mode = "normal";
defparam \__datapath|__T1|out[12] .output_mode = "reg_only";
defparam \__datapath|__T1|out[12] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[12] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \__datapath|__Mux6_RF_dataIn|out[12]~11 (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[12]~11_combout  = ((\__controller|Mux6_RF_dataIn~regout  & ((\__datapath|__T1|out [12]))) # (!\__controller|Mux6_RF_dataIn~regout  & (\__mem|out [12])))

	.clk(gnd),
	.dataa(\__mem|out [12]),
	.datab(vcc),
	.datac(\__datapath|__T1|out [12]),
	.datad(\__controller|Mux6_RF_dataIn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[12]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux6_RF_dataIn|out[12]~11 .lut_mask = "f0aa";
defparam \__datapath|__Mux6_RF_dataIn|out[12]~11 .operation_mode = "normal";
defparam \__datapath|__Mux6_RF_dataIn|out[12]~11 .output_mode = "comb_only";
defparam \__datapath|__Mux6_RF_dataIn|out[12]~11 .register_cascade_mode = "off";
defparam \__datapath|__Mux6_RF_dataIn|out[12]~11 .sum_lutc_input = "datac";
defparam \__datapath|__Mux6_RF_dataIn|out[12]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxv_lcell \__datapath|__RF|r2|out[12] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux3~3  = (\__datapath|__IR|out [10] & ((\__datapath|__RF|__mux1|Mux3~2  & (\__datapath|__RF|r3|out [12])) # (!\__datapath|__RF|__mux1|Mux3~2  & ((F3_out[12]))))) # (!\__datapath|__IR|out [10] & (((\__datapath|__RF|__mux1|Mux3~2 
// ))))
// \__datapath|__RF|r2|out [12] = DFFEAS(\__datapath|__RF|__mux1|Mux3~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[12]~11_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r3|out [12]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[12]~11_combout ),
	.datad(\__datapath|__RF|__mux1|Mux3~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux3~3 ),
	.regout(\__datapath|__RF|r2|out [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[12] .lut_mask = "bbc0";
defparam \__datapath|__RF|r2|out[12] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[12] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[12] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[12] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxv_lcell \__datapath|__RF|__mux1|Mux3~4 (
// Equation(s):
// \__datapath|__RF|__mux1|Mux3~4_combout  = (\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux3~1 )))) # (!\__datapath|__IR|out [11] & (\__datapath|__RF|__mux1|Mux3~3 ))

	.clk(gnd),
	.dataa(\__datapath|__RF|__mux1|Mux3~3 ),
	.datab(\__datapath|__IR|out [11]),
	.datac(vcc),
	.datad(\__datapath|__RF|__mux1|Mux3~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|__mux1|Mux3~4 .lut_mask = "ee22";
defparam \__datapath|__RF|__mux1|Mux3~4 .operation_mode = "normal";
defparam \__datapath|__RF|__mux1|Mux3~4 .output_mode = "comb_only";
defparam \__datapath|__RF|__mux1|Mux3~4 .register_cascade_mode = "off";
defparam \__datapath|__RF|__mux1|Mux3~4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|__mux1|Mux3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N8
maxv_lcell \__datapath|__tmpA|out[12] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux3~0  = ((\__controller|Mux2_alu_A [2] & ((F10_out[12]))) # (!\__controller|Mux2_alu_A [2] & (\__datapath|__IR|out [5])))

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__datapath|__IR|out [5]),
	.datac(\__datapath|__RF|__mux1|Mux3~4_combout ),
	.datad(\__controller|Mux2_alu_A [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux3~0 ),
	.regout(\__datapath|__tmpA|out [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[12] .lut_mask = "f0cc";
defparam \__datapath|__tmpA|out[12] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[12] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[12] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[12] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxv_lcell \__datapath|__Mux2_alu_A|Mux3~1 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux3~1_combout  = (\__datapath|__Mux2_alu_A|Mux3~0  & ((\__datapath|__Mux2_alu_A|Mux2~0_combout ) # ((\__datapath|__Mux2_alu_A|Mux6~1_combout  & \__datapath|__RF|__mux1|Mux3~4_combout )))) # (!\__datapath|__Mux2_alu_A|Mux3~0  & 
// (((\__datapath|__Mux2_alu_A|Mux6~1_combout  & \__datapath|__RF|__mux1|Mux3~4_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux3~0 ),
	.datab(\__datapath|__Mux2_alu_A|Mux2~0_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux6~1_combout ),
	.datad(\__datapath|__RF|__mux1|Mux3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux3~1 .lut_mask = "f888";
defparam \__datapath|__Mux2_alu_A|Mux3~1 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux3~1 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux3~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux3~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxv_lcell \__datapath|__RF|r4|out[14] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux1~0  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__Mux5_RF_read2|Mux1~0  & (\__datapath|__RF|r6|out [14])) # 
// (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((F5_out[14])))))
// \__datapath|__RF|r4|out [14] = DFFEAS(\__datapath|__RF|__mux2|Mux1~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , \__datapath|__Mux6_RF_dataIn|out[14]~9_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r6|out [14]),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[14]~9_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux1~0 ),
	.regout(\__datapath|__RF|r4|out [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[14] .lut_mask = "ee30";
defparam \__datapath|__RF|r4|out[14] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[14] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[14] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[14] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r4|out[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxv_lcell \__datapath|__RF|r6|out[14] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux1~0  = (\__datapath|__IR|out [10] & ((\__datapath|__IR|out [9]) # ((F7_out[14])))) # (!\__datapath|__IR|out [10] & (!\__datapath|__IR|out [9] & ((\__datapath|__RF|r4|out [14]))))
// \__datapath|__RF|r6|out [14] = DFFEAS(\__datapath|__RF|__mux1|Mux1~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[14]~9_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [10]),
	.datab(\__datapath|__IR|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[14]~9_combout ),
	.datad(\__datapath|__RF|r4|out [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux1~0 ),
	.regout(\__datapath|__RF|r6|out [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[14] .lut_mask = "b9a8";
defparam \__datapath|__RF|r6|out[14] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[14] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[14] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[14] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxv_lcell \__datapath|__RF|r5|out[14] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux1~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux1~0  & (\__datapath|__RF|r7|out [14])) # (!\__datapath|__RF|__mux1|Mux1~0  & ((F6_out[14]))))) # (!\__datapath|__IR|out [9] & (((\__datapath|__RF|__mux1|Mux1~0 ))))
// \__datapath|__RF|r5|out [14] = DFFEAS(\__datapath|__RF|__mux1|Mux1~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[14]~9_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r7|out [14]),
	.datab(\__datapath|__IR|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[14]~9_combout ),
	.datad(\__datapath|__RF|__mux1|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux1~1 ),
	.regout(\__datapath|__RF|r5|out [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[14] .lut_mask = "bbc0";
defparam \__datapath|__RF|r5|out[14] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[14] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[14] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[14] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxv_lcell \__datapath|__RF|r1|out[14] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux1~2  = (\__datapath|__IR|out [9] & ((\__datapath|__IR|out [10]) # ((F2_out[14])))) # (!\__datapath|__IR|out [9] & (!\__datapath|__IR|out [10] & ((\__datapath|__RF|r0|out [14]))))
// \__datapath|__RF|r1|out [14] = DFFEAS(\__datapath|__RF|__mux1|Mux1~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[14]~9_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[14]~9_combout ),
	.datad(\__datapath|__RF|r0|out [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux1~2 ),
	.regout(\__datapath|__RF|r1|out [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[14] .lut_mask = "b9a8";
defparam \__datapath|__RF|r1|out[14] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[14] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[14] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[14] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxv_lcell \__datapath|__RF|r0|out[14] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux1~2  = (\__datapath|__Mux5_RF_read2|Mux1~0  & (((\__datapath|__Mux5_RF_read2|Mux2~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__Mux5_RF_read2|Mux2~0  & (\__datapath|__RF|r1|out [14])) # 
// (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((F1_out[14])))))
// \__datapath|__RF|r0|out [14] = DFFEAS(\__datapath|__RF|__mux2|Mux1~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , \__datapath|__Mux6_RF_dataIn|out[14]~9_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r1|out [14]),
	.datab(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[14]~9_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux1~2 ),
	.regout(\__datapath|__RF|r0|out [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[14] .lut_mask = "ee30";
defparam \__datapath|__RF|r0|out[14] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[14] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r0|out[14] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[14] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r0|out[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxv_lcell \__datapath|__RF|r2|out[14] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux1~3  = (\__datapath|__IR|out [10] & ((\__datapath|__RF|__mux1|Mux1~2  & (\__datapath|__RF|r3|out [14])) # (!\__datapath|__RF|__mux1|Mux1~2  & ((F3_out[14]))))) # (!\__datapath|__IR|out [10] & (((\__datapath|__RF|__mux1|Mux1~2 
// ))))
// \__datapath|__RF|r2|out [14] = DFFEAS(\__datapath|__RF|__mux1|Mux1~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[14]~9_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [10]),
	.datab(\__datapath|__RF|r3|out [14]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[14]~9_combout ),
	.datad(\__datapath|__RF|__mux1|Mux1~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux1~3 ),
	.regout(\__datapath|__RF|r2|out [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[14] .lut_mask = "dda0";
defparam \__datapath|__RF|r2|out[14] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[14] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[14] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[14] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxv_lcell \__datapath|__RF|r3|out[14] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux1~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux1~2  & ((F4_out[14]))) # (!\__datapath|__RF|__mux2|Mux1~2  & (\__datapath|__RF|r2|out [14])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux1~2 ))))
// \__datapath|__RF|r3|out [14] = DFFEAS(\__datapath|__RF|__mux2|Mux1~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[14]~9_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datab(\__datapath|__RF|r2|out [14]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[14]~9_combout ),
	.datad(\__datapath|__RF|__mux2|Mux1~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux1~3 ),
	.regout(\__datapath|__RF|r3|out [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[14] .lut_mask = "f588";
defparam \__datapath|__RF|r3|out[14] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[14] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[14] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[14] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxv_lcell \__datapath|__RF|__mux1|Mux1~4 (
// Equation(s):
// \__datapath|__RF|__mux1|Mux1~4_combout  = (\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux1~1 )))) # (!\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux1~3 ))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [11]),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux1~1 ),
	.datad(\__datapath|__RF|__mux1|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|__mux1|Mux1~4 .lut_mask = "f5a0";
defparam \__datapath|__RF|__mux1|Mux1~4 .operation_mode = "normal";
defparam \__datapath|__RF|__mux1|Mux1~4 .output_mode = "comb_only";
defparam \__datapath|__RF|__mux1|Mux1~4 .register_cascade_mode = "off";
defparam \__datapath|__RF|__mux1|Mux1~4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|__mux1|Mux1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxv_lcell \__datapath|__tmpA|out[14] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux1~0  = ((\__controller|Mux2_alu_A [2] & ((F10_out[14]))) # (!\__controller|Mux2_alu_A [2] & (\__datapath|__IR|out [7])))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [7]),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux1~4_combout ),
	.datad(\__controller|Mux2_alu_A [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux1~0 ),
	.regout(\__datapath|__tmpA|out [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[14] .lut_mask = "f0aa";
defparam \__datapath|__tmpA|out[14] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[14] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[14] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[14] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxv_lcell \__datapath|__Mux2_alu_A|Mux1~1 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux1~1_combout  = (\__datapath|__Mux2_alu_A|Mux6~1_combout  & ((\__datapath|__RF|__mux1|Mux1~4_combout ) # ((\__datapath|__Mux2_alu_A|Mux1~0  & \__datapath|__Mux2_alu_A|Mux2~0_combout )))) # 
// (!\__datapath|__Mux2_alu_A|Mux6~1_combout  & (\__datapath|__Mux2_alu_A|Mux1~0  & (\__datapath|__Mux2_alu_A|Mux2~0_combout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux6~1_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux1~0 ),
	.datac(\__datapath|__Mux2_alu_A|Mux2~0_combout ),
	.datad(\__datapath|__RF|__mux1|Mux1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux1~1 .lut_mask = "eac0";
defparam \__datapath|__Mux2_alu_A|Mux1~1 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux1~1 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux1~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux1~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxv_lcell \__datapath|__RF|r6|out[13] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux2~0  = (\__datapath|__IR|out [9] & (\__datapath|__IR|out [10])) # (!\__datapath|__IR|out [9] & ((\__datapath|__IR|out [10] & (F7_out[13])) # (!\__datapath|__IR|out [10] & ((\__datapath|__RF|r4|out [13])))))
// \__datapath|__RF|r6|out [13] = DFFEAS(\__datapath|__RF|__mux1|Mux2~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[13]~12_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[13]~12_combout ),
	.datad(\__datapath|__RF|r4|out [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux2~0 ),
	.regout(\__datapath|__RF|r6|out [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[13] .lut_mask = "d9c8";
defparam \__datapath|__RF|r6|out[13] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[13] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[13] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[13] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxv_lcell \__datapath|__RF|r4|out[13] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux2~0  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__Mux5_RF_read2|Mux1~0  & (\__datapath|__RF|r6|out [13])) # 
// (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((F5_out[13])))))
// \__datapath|__RF|r4|out [13] = DFFEAS(\__datapath|__RF|__mux2|Mux2~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , \__datapath|__Mux6_RF_dataIn|out[13]~12_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r6|out [13]),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[13]~12_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux2~0 ),
	.regout(\__datapath|__RF|r4|out [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[13] .lut_mask = "ee30";
defparam \__datapath|__RF|r4|out[13] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[13] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[13] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[13] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r4|out[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxv_lcell \__datapath|__RF|r5|out[13] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux2~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux2~0  & (\__datapath|__RF|r7|out [13])) # (!\__datapath|__RF|__mux1|Mux2~0  & ((F6_out[13]))))) # (!\__datapath|__IR|out [9] & (((\__datapath|__RF|__mux1|Mux2~0 ))))
// \__datapath|__RF|r5|out [13] = DFFEAS(\__datapath|__RF|__mux1|Mux2~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[13]~12_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__RF|r7|out [13]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[13]~12_combout ),
	.datad(\__datapath|__RF|__mux1|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux2~1 ),
	.regout(\__datapath|__RF|r5|out [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[13] .lut_mask = "dda0";
defparam \__datapath|__RF|r5|out[13] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[13] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[13] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[13] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N4
maxv_lcell \__datapath|__RF|r1|out[13] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux2~2  = (\__datapath|__IR|out [9] & (((F2_out[13]) # (\__datapath|__IR|out [10])))) # (!\__datapath|__IR|out [9] & (\__datapath|__RF|r0|out [13] & ((!\__datapath|__IR|out [10]))))
// \__datapath|__RF|r1|out [13] = DFFEAS(\__datapath|__RF|__mux1|Mux2~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[13]~12_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r0|out [13]),
	.datab(\__datapath|__IR|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[13]~12_combout ),
	.datad(\__datapath|__IR|out [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux2~2 ),
	.regout(\__datapath|__RF|r1|out [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[13] .lut_mask = "cce2";
defparam \__datapath|__RF|r1|out[13] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[13] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[13] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[13] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N6
maxv_lcell \__datapath|__RF|r0|out[13] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux2~2  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|r1|out [13]) # ((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & (((F1_out[13] & !\__datapath|__Mux5_RF_read2|Mux1~0 ))))
// \__datapath|__RF|r0|out [13] = DFFEAS(\__datapath|__RF|__mux2|Mux2~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , \__datapath|__Mux6_RF_dataIn|out[13]~12_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r1|out [13]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[13]~12_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux2~2 ),
	.regout(\__datapath|__RF|r0|out [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[13] .lut_mask = "aad8";
defparam \__datapath|__RF|r0|out[13] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[13] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r0|out[13] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[13] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r0|out[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxv_lcell \__datapath|__RF|r2|out[13] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux2~3  = (\__datapath|__IR|out [10] & ((\__datapath|__RF|__mux1|Mux2~2  & (\__datapath|__RF|r3|out [13])) # (!\__datapath|__RF|__mux1|Mux2~2  & ((F3_out[13]))))) # (!\__datapath|__IR|out [10] & (((\__datapath|__RF|__mux1|Mux2~2 
// ))))
// \__datapath|__RF|r2|out [13] = DFFEAS(\__datapath|__RF|__mux1|Mux2~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[13]~12_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [10]),
	.datab(\__datapath|__RF|r3|out [13]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[13]~12_combout ),
	.datad(\__datapath|__RF|__mux1|Mux2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux2~3 ),
	.regout(\__datapath|__RF|r2|out [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[13] .lut_mask = "dda0";
defparam \__datapath|__RF|r2|out[13] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[13] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[13] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[13] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxv_lcell \__datapath|__RF|r3|out[13] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux2~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux2~2  & ((F4_out[13]))) # (!\__datapath|__RF|__mux2|Mux2~2  & (\__datapath|__RF|r2|out [13])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux2~2 ))))
// \__datapath|__RF|r3|out [13] = DFFEAS(\__datapath|__RF|__mux2|Mux2~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[13]~12_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r2|out [13]),
	.datab(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[13]~12_combout ),
	.datad(\__datapath|__RF|__mux2|Mux2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux2~3 ),
	.regout(\__datapath|__RF|r3|out [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[13] .lut_mask = "f388";
defparam \__datapath|__RF|r3|out[13] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[13] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[13] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[13] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxv_lcell \__datapath|__RF|__mux1|Mux2~4 (
// Equation(s):
// \__datapath|__RF|__mux1|Mux2~4_combout  = ((\__datapath|__IR|out [11] & (\__datapath|__RF|__mux1|Mux2~1 )) # (!\__datapath|__IR|out [11] & ((\__datapath|__RF|__mux1|Mux2~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__IR|out [11]),
	.datac(\__datapath|__RF|__mux1|Mux2~1 ),
	.datad(\__datapath|__RF|__mux1|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|__mux1|Mux2~4 .lut_mask = "f3c0";
defparam \__datapath|__RF|__mux1|Mux2~4 .operation_mode = "normal";
defparam \__datapath|__RF|__mux1|Mux2~4 .output_mode = "comb_only";
defparam \__datapath|__RF|__mux1|Mux2~4 .register_cascade_mode = "off";
defparam \__datapath|__RF|__mux1|Mux2~4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|__mux1|Mux2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxv_lcell \__datapath|__tmpA|out[13] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux2~1  = (\__datapath|__Mux2_alu_A|Mux2~0_combout  & ((\__controller|Mux2_alu_A [2] & ((F10_out[13]))) # (!\__controller|Mux2_alu_A [2] & (\__datapath|__IR|out [6]))))

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux2_alu_A [2]),
	.datab(\__datapath|__IR|out [6]),
	.datac(\__datapath|__RF|__mux1|Mux2~4_combout ),
	.datad(\__datapath|__Mux2_alu_A|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux2~1 ),
	.regout(\__datapath|__tmpA|out [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[13] .lut_mask = "e400";
defparam \__datapath|__tmpA|out[13] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[13] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[13] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[13] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxv_lcell \__datapath|__Mux2_alu_A|Mux2~2 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux2~2_combout  = (\__datapath|__Mux2_alu_A|Mux2~1 ) # ((\__datapath|__Mux2_alu_A|Mux8~0_combout  & (\__controller|Mux2_alu_A [0] & \__datapath|__RF|__mux1|Mux2~4_combout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux8~0_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux2~1 ),
	.datac(\__controller|Mux2_alu_A [0]),
	.datad(\__datapath|__RF|__mux1|Mux2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux2~2 .lut_mask = "eccc";
defparam \__datapath|__Mux2_alu_A|Mux2~2 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux2~2 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux2~2 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux2~2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxv_lcell \__datapath|__alu|__add|out[13]~65 (
// Equation(s):
// \__datapath|__alu|__add|out[13]~65_combout  = \__datapath|__Mux1_alu_B|Mux2~0_combout  $ (\__datapath|__Mux2_alu_A|Mux2~2_combout  $ ((\__datapath|__alu|__add|out[12]~62 )))
// \__datapath|__alu|__add|out[13]~67  = CARRY((\__datapath|__Mux1_alu_B|Mux2~0_combout  & (!\__datapath|__Mux2_alu_A|Mux2~2_combout  & !\__datapath|__alu|__add|out[12]~62 )) # (!\__datapath|__Mux1_alu_B|Mux2~0_combout  & 
// ((!\__datapath|__alu|__add|out[12]~62 ) # (!\__datapath|__Mux2_alu_A|Mux2~2_combout ))))
// \__datapath|__alu|__add|out[13]~67COUT1_114  = CARRY((\__datapath|__Mux1_alu_B|Mux2~0_combout  & (!\__datapath|__Mux2_alu_A|Mux2~2_combout  & !\__datapath|__alu|__add|out[12]~62 )) # (!\__datapath|__Mux1_alu_B|Mux2~0_combout  & 
// ((!\__datapath|__alu|__add|out[12]~62 ) # (!\__datapath|__Mux2_alu_A|Mux2~2_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux2~0_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux2~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__add|out[12]~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[13]~65_combout ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__add|out[13]~67 ),
	.cout1(\__datapath|__alu|__add|out[13]~67COUT1_114 ));
// synopsys translate_off
defparam \__datapath|__alu|__add|out[13]~65 .cin_used = "true";
defparam \__datapath|__alu|__add|out[13]~65 .lut_mask = "9617";
defparam \__datapath|__alu|__add|out[13]~65 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__add|out[13]~65 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[13]~65 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[13]~65 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__add|out[13]~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxv_lcell \__datapath|__alu|__add|Add0~13 (
// Equation(s):
// \__datapath|__alu|__add|Add0~13_combout  = (\__controller|ALU_op~regout  & (((!\__datapath|__Mux2_alu_A|Mux2~2_combout )) # (!\__datapath|__Mux1_alu_B|Mux2~0_combout ))) # (!\__controller|ALU_op~regout  & (((\__datapath|__alu|__add|out[13]~65_combout ))))

	.clk(gnd),
	.dataa(\__controller|ALU_op~regout ),
	.datab(\__datapath|__Mux1_alu_B|Mux2~0_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux2~2_combout ),
	.datad(\__datapath|__alu|__add|out[13]~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|Add0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|Add0~13 .lut_mask = "7f2a";
defparam \__datapath|__alu|__add|Add0~13 .operation_mode = "normal";
defparam \__datapath|__alu|__add|Add0~13 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|Add0~13 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|Add0~13 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|Add0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxv_lcell \__datapath|__T1|out[13] (
// Equation(s):
// \__datapath|__T1|out [13] = DFFEAS((!\__controller|T1write~regout  & (((\__datapath|__alu|__add|Add0~13_combout )))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|T1write~regout ),
	.datab(vcc),
	.datac(\__datapath|__alu|__add|Add0~13_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[13] .lut_mask = "5050";
defparam \__datapath|__T1|out[13] .operation_mode = "normal";
defparam \__datapath|__T1|out[13] .output_mode = "reg_only";
defparam \__datapath|__T1|out[13] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[13] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxv_lcell \__datapath|__Mux6_RF_dataIn|out[13]~12 (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[13]~12_combout  = ((\__controller|Mux6_RF_dataIn~regout  & ((\__datapath|__T1|out [13]))) # (!\__controller|Mux6_RF_dataIn~regout  & (\__mem|out [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__mem|out [13]),
	.datac(\__datapath|__T1|out [13]),
	.datad(\__controller|Mux6_RF_dataIn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[13]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux6_RF_dataIn|out[13]~12 .lut_mask = "f0cc";
defparam \__datapath|__Mux6_RF_dataIn|out[13]~12 .operation_mode = "normal";
defparam \__datapath|__Mux6_RF_dataIn|out[13]~12 .output_mode = "comb_only";
defparam \__datapath|__Mux6_RF_dataIn|out[13]~12 .register_cascade_mode = "off";
defparam \__datapath|__Mux6_RF_dataIn|out[13]~12 .sum_lutc_input = "datac";
defparam \__datapath|__Mux6_RF_dataIn|out[13]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxv_lcell \__datapath|__RF|r7|out[13] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux2~1  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|__mux2|Mux2~0  & ((F8_out[13]))) # (!\__datapath|__RF|__mux2|Mux2~0  & (\__datapath|__RF|r5|out [13])))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & 
// (((\__datapath|__RF|__mux2|Mux2~0 ))))
// \__datapath|__RF|r7|out [13] = DFFEAS(\__datapath|__RF|__mux2|Mux2~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[13]~12_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r5|out [13]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[13]~12_combout ),
	.datad(\__datapath|__RF|__mux2|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux2~1 ),
	.regout(\__datapath|__RF|r7|out [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[13] .lut_mask = "f588";
defparam \__datapath|__RF|r7|out[13] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[13] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[13] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[13] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxv_lcell \__datapath|__Mux1_alu_B|Mux2~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux2~0_combout  = (\__datapath|__Mux1_alu_B|Mux0~0_combout  & ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux2~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux2~3 )))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux0~0_combout ),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux2~1 ),
	.datad(\__datapath|__RF|__mux2|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux2~0 .lut_mask = "a280";
defparam \__datapath|__Mux1_alu_B|Mux2~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux2~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux2~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux2~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxv_lcell \__datapath|__alu|__add|out[14]~70 (
// Equation(s):
// \__datapath|__alu|__add|out[14]~70_combout  = \__datapath|__Mux1_alu_B|Mux1~0_combout  $ (\__datapath|__Mux2_alu_A|Mux1~1_combout  $ ((!(!\__datapath|__alu|__add|out[12]~62  & \__datapath|__alu|__add|out[13]~67 ) # (\__datapath|__alu|__add|out[12]~62  & 
// \__datapath|__alu|__add|out[13]~67COUT1_114 ))))
// \__datapath|__alu|__add|out[14]~72  = CARRY((\__datapath|__Mux1_alu_B|Mux1~0_combout  & ((\__datapath|__Mux2_alu_A|Mux1~1_combout ) # (!\__datapath|__alu|__add|out[13]~67 ))) # (!\__datapath|__Mux1_alu_B|Mux1~0_combout  & 
// (\__datapath|__Mux2_alu_A|Mux1~1_combout  & !\__datapath|__alu|__add|out[13]~67 )))
// \__datapath|__alu|__add|out[14]~72COUT1_116  = CARRY((\__datapath|__Mux1_alu_B|Mux1~0_combout  & ((\__datapath|__Mux2_alu_A|Mux1~1_combout ) # (!\__datapath|__alu|__add|out[13]~67COUT1_114 ))) # (!\__datapath|__Mux1_alu_B|Mux1~0_combout  & 
// (\__datapath|__Mux2_alu_A|Mux1~1_combout  & !\__datapath|__alu|__add|out[13]~67COUT1_114 )))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux1~0_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__add|out[12]~62 ),
	.cin0(\__datapath|__alu|__add|out[13]~67 ),
	.cin1(\__datapath|__alu|__add|out[13]~67COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[14]~70_combout ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__add|out[14]~72 ),
	.cout1(\__datapath|__alu|__add|out[14]~72COUT1_116 ));
// synopsys translate_off
defparam \__datapath|__alu|__add|out[14]~70 .cin0_used = "true";
defparam \__datapath|__alu|__add|out[14]~70 .cin1_used = "true";
defparam \__datapath|__alu|__add|out[14]~70 .cin_used = "true";
defparam \__datapath|__alu|__add|out[14]~70 .lut_mask = "698e";
defparam \__datapath|__alu|__add|out[14]~70 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__add|out[14]~70 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[14]~70 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[14]~70 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__add|out[14]~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxv_lcell \__datapath|__alu|__add|Add0~14 (
// Equation(s):
// \__datapath|__alu|__add|Add0~14_combout  = (\__controller|ALU_op~regout  & (((!\__datapath|__Mux2_alu_A|Mux1~1_combout )) # (!\__datapath|__Mux1_alu_B|Mux1~0_combout ))) # (!\__controller|ALU_op~regout  & (((\__datapath|__alu|__add|out[14]~70_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux1~0_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux1~1_combout ),
	.datac(\__datapath|__alu|__add|out[14]~70_combout ),
	.datad(\__controller|ALU_op~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|Add0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|Add0~14 .lut_mask = "77f0";
defparam \__datapath|__alu|__add|Add0~14 .operation_mode = "normal";
defparam \__datapath|__alu|__add|Add0~14 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|Add0~14 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|Add0~14 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|Add0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxv_lcell \__datapath|__T1|out[14] (
// Equation(s):
// \__datapath|__T1|out [14] = DFFEAS((((!\__controller|T1write~regout  & \__datapath|__alu|__add|Add0~14_combout ))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|T1write~regout ),
	.datad(\__datapath|__alu|__add|Add0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[14] .lut_mask = "0f00";
defparam \__datapath|__T1|out[14] .operation_mode = "normal";
defparam \__datapath|__T1|out[14] .output_mode = "reg_only";
defparam \__datapath|__T1|out[14] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[14] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxv_lcell \__datapath|__Mux9_memDataIn|out[14]~4 (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[14]~4_combout  = ((\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux1~1 ))) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux1~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__RF|__mux2|Mux1~3 ),
	.datac(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datad(\__datapath|__RF|__mux2|Mux1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[14]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux9_memDataIn|out[14]~4 .lut_mask = "fc0c";
defparam \__datapath|__Mux9_memDataIn|out[14]~4 .operation_mode = "normal";
defparam \__datapath|__Mux9_memDataIn|out[14]~4 .output_mode = "comb_only";
defparam \__datapath|__Mux9_memDataIn|out[14]~4 .register_cascade_mode = "off";
defparam \__datapath|__Mux9_memDataIn|out[14]~4 .sum_lutc_input = "datac";
defparam \__datapath|__Mux9_memDataIn|out[14]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxv_lcell \__mem|mem[18][14] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[14]~5  = ((\__controller|Mux9_memDataIn~regout  & ((\__datapath|__Mux9_memDataIn|out[14]~4_combout ))) # (!\__controller|Mux9_memDataIn~regout  & (\__datapath|__RF|__mux1|Mux1~4_combout )))
// \__mem|mem[18][14]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[14]~5 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__datapath|__RF|__mux1|Mux1~4_combout ),
	.datac(\__controller|Mux9_memDataIn~regout ),
	.datad(\__datapath|__Mux9_memDataIn|out[14]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.regout(\__mem|mem[18][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][14] .lut_mask = "fc0c";
defparam \__mem|mem[18][14] .operation_mode = "normal";
defparam \__mem|mem[18][14] .output_mode = "reg_and_comb";
defparam \__mem|mem[18][14] .register_cascade_mode = "off";
defparam \__mem|mem[18][14] .sum_lutc_input = "datac";
defparam \__mem|mem[18][14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxv_lcell \__mem|mem[31][14] (
// Equation(s):
// \__mem|mem[31][14]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , \__datapath|__Mux9_memDataIn|out[14]~5 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][14] .lut_mask = "0000";
defparam \__mem|mem[31][14] .operation_mode = "normal";
defparam \__mem|mem[31][14] .output_mode = "reg_only";
defparam \__mem|mem[31][14] .register_cascade_mode = "off";
defparam \__mem|mem[31][14] .sum_lutc_input = "datac";
defparam \__mem|mem[31][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxv_lcell \__mem|mem[19][14] (
// Equation(s):
// \__mem|mem[19][14]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[14]~5 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][14] .lut_mask = "ff00";
defparam \__mem|mem[19][14] .operation_mode = "normal";
defparam \__mem|mem[19][14] .output_mode = "reg_only";
defparam \__mem|mem[19][14] .register_cascade_mode = "off";
defparam \__mem|mem[19][14] .sum_lutc_input = "datac";
defparam \__mem|mem[19][14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N1
maxv_lcell \__mem|mem[23][14] (
// Equation(s):
// \__mem|Mux1~7  = (\__datapath|__T1|out [3] & (((\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & ((D1_mem[23][14]))) # (!\__datapath|__T1|out [2] & (\__mem|mem[19][14]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[19][14]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~7 ),
	.regout(\__mem|mem[23][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][14] .lut_mask = "fa44";
defparam \__mem|mem[23][14] .operation_mode = "normal";
defparam \__mem|mem[23][14] .output_mode = "comb_only";
defparam \__mem|mem[23][14] .register_cascade_mode = "off";
defparam \__mem|mem[23][14] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxv_lcell \__mem|mem[27][14] (
// Equation(s):
// \__mem|Mux1~8  = (\__datapath|__T1|out [3] & ((\__mem|Mux1~7  & (\__mem|mem[31][14]~regout )) # (!\__mem|Mux1~7  & ((D1_mem[27][14]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux1~7 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[31][14]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(\__mem|Mux1~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~8 ),
	.regout(\__mem|mem[27][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][14] .lut_mask = "dda0";
defparam \__mem|mem[27][14] .operation_mode = "normal";
defparam \__mem|mem[27][14] .output_mode = "comb_only";
defparam \__mem|mem[27][14] .register_cascade_mode = "off";
defparam \__mem|mem[27][14] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N5
maxv_lcell \__mem|mem[30][14] (
// Equation(s):
// \__mem|mem[30][14]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , \__datapath|__Mux9_memDataIn|out[14]~5 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][14] .lut_mask = "0000";
defparam \__mem|mem[30][14] .operation_mode = "normal";
defparam \__mem|mem[30][14] .output_mode = "reg_only";
defparam \__mem|mem[30][14] .register_cascade_mode = "off";
defparam \__mem|mem[30][14] .sum_lutc_input = "datac";
defparam \__mem|mem[30][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxv_lcell \__mem|mem[26][14] (
// Equation(s):
// \__mem|Mux1~0  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[26][14]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[18][14]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[18][14]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~0 ),
	.regout(\__mem|mem[26][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][14] .lut_mask = "fa44";
defparam \__mem|mem[26][14] .operation_mode = "normal";
defparam \__mem|mem[26][14] .output_mode = "comb_only";
defparam \__mem|mem[26][14] .register_cascade_mode = "off";
defparam \__mem|mem[26][14] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N0
maxv_lcell \__mem|mem[22][14] (
// Equation(s):
// \__mem|Mux1~1  = (\__datapath|__T1|out [2] & ((\__mem|Mux1~0  & (\__mem|mem[30][14]~regout )) # (!\__mem|Mux1~0  & ((D1_mem[22][14]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux1~0 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[30][14]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(\__mem|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~1 ),
	.regout(\__mem|mem[22][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][14] .lut_mask = "bbc0";
defparam \__mem|mem[22][14] .operation_mode = "normal";
defparam \__mem|mem[22][14] .output_mode = "comb_only";
defparam \__mem|mem[22][14] .register_cascade_mode = "off";
defparam \__mem|mem[22][14] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N2
maxv_lcell \__mem|mem[28][14] (
// Equation(s):
// \__mem|mem[28][14]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , \__datapath|__Mux9_memDataIn|out[14]~5 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][14] .lut_mask = "0000";
defparam \__mem|mem[28][14] .operation_mode = "normal";
defparam \__mem|mem[28][14] .output_mode = "reg_only";
defparam \__mem|mem[28][14] .register_cascade_mode = "off";
defparam \__mem|mem[28][14] .sum_lutc_input = "datac";
defparam \__mem|mem[28][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N1
maxv_lcell \__mem|mem[16][14] (
// Equation(s):
// \__mem|mem[16][14]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , \__datapath|__Mux9_memDataIn|out[14]~5 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][14] .lut_mask = "0000";
defparam \__mem|mem[16][14] .operation_mode = "normal";
defparam \__mem|mem[16][14] .output_mode = "reg_only";
defparam \__mem|mem[16][14] .register_cascade_mode = "off";
defparam \__mem|mem[16][14] .sum_lutc_input = "datac";
defparam \__mem|mem[16][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N3
maxv_lcell \__mem|mem[24][14] (
// Equation(s):
// \__mem|Mux1~4  = (\__datapath|__T1|out [3] & (((D1_mem[24][14]) # (\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & (\__mem|mem[16][14]~regout  & ((!\__datapath|__T1|out [2]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[16][14]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~4 ),
	.regout(\__mem|mem[24][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][14] .lut_mask = "aae4";
defparam \__mem|mem[24][14] .operation_mode = "normal";
defparam \__mem|mem[24][14] .output_mode = "comb_only";
defparam \__mem|mem[24][14] .register_cascade_mode = "off";
defparam \__mem|mem[24][14] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N7
maxv_lcell \__mem|mem[20][14] (
// Equation(s):
// \__mem|Mux1~5  = (\__datapath|__T1|out [2] & ((\__mem|Mux1~4  & (\__mem|mem[28][14]~regout )) # (!\__mem|Mux1~4  & ((D1_mem[20][14]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux1~4 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[28][14]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(\__mem|Mux1~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~5 ),
	.regout(\__mem|mem[20][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][14] .lut_mask = "bbc0";
defparam \__mem|mem[20][14] .operation_mode = "normal";
defparam \__mem|mem[20][14] .output_mode = "comb_only";
defparam \__mem|mem[20][14] .register_cascade_mode = "off";
defparam \__mem|mem[20][14] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxv_lcell \__mem|mem[29][14] (
// Equation(s):
// \__mem|mem[29][14]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , \__datapath|__Mux9_memDataIn|out[14]~5 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][14] .lut_mask = "0000";
defparam \__mem|mem[29][14] .operation_mode = "normal";
defparam \__mem|mem[29][14] .output_mode = "reg_only";
defparam \__mem|mem[29][14] .register_cascade_mode = "off";
defparam \__mem|mem[29][14] .sum_lutc_input = "datac";
defparam \__mem|mem[29][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxv_lcell \__mem|mem[17][14] (
// Equation(s):
// \__mem|mem[17][14]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , \__datapath|__Mux9_memDataIn|out[14]~5 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[17][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][14] .lut_mask = "0000";
defparam \__mem|mem[17][14] .operation_mode = "normal";
defparam \__mem|mem[17][14] .output_mode = "reg_only";
defparam \__mem|mem[17][14] .register_cascade_mode = "off";
defparam \__mem|mem[17][14] .sum_lutc_input = "datac";
defparam \__mem|mem[17][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxv_lcell \__mem|mem[21][14] (
// Equation(s):
// \__mem|Mux1~2  = (\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3]) # ((D1_mem[21][14])))) # (!\__datapath|__T1|out [2] & (!\__datapath|__T1|out [3] & ((\__mem|mem[17][14]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(\__mem|mem[17][14]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~2 ),
	.regout(\__mem|mem[21][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][14] .lut_mask = "b9a8";
defparam \__mem|mem[21][14] .operation_mode = "normal";
defparam \__mem|mem[21][14] .output_mode = "comb_only";
defparam \__mem|mem[21][14] .register_cascade_mode = "off";
defparam \__mem|mem[21][14] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxv_lcell \__mem|mem[25][14] (
// Equation(s):
// \__mem|Mux1~3  = (\__datapath|__T1|out [3] & ((\__mem|Mux1~2  & (\__mem|mem[29][14]~regout )) # (!\__mem|Mux1~2  & ((D1_mem[25][14]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux1~2 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[29][14]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(\__mem|Mux1~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~3 ),
	.regout(\__mem|mem[25][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][14] .lut_mask = "dda0";
defparam \__mem|mem[25][14] .operation_mode = "normal";
defparam \__mem|mem[25][14] .output_mode = "comb_only";
defparam \__mem|mem[25][14] .register_cascade_mode = "off";
defparam \__mem|mem[25][14] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N1
maxv_lcell \__mem|Mux1~6 (
// Equation(s):
// \__mem|Mux1~6_combout  = (\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1]) # ((\__mem|Mux1~3 )))) # (!\__datapath|__T1|out [0] & (!\__datapath|__T1|out [1] & (\__mem|Mux1~5 )))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|Mux1~5 ),
	.datad(\__mem|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux1~6 .lut_mask = "ba98";
defparam \__mem|Mux1~6 .operation_mode = "normal";
defparam \__mem|Mux1~6 .output_mode = "comb_only";
defparam \__mem|Mux1~6 .register_cascade_mode = "off";
defparam \__mem|Mux1~6 .sum_lutc_input = "datac";
defparam \__mem|Mux1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N2
maxv_lcell \__mem|Mux1~9 (
// Equation(s):
// \__mem|Mux1~9_combout  = (\__datapath|__T1|out [1] & ((\__mem|Mux1~6_combout  & (\__mem|Mux1~8 )) # (!\__mem|Mux1~6_combout  & ((\__mem|Mux1~1 ))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux1~6_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux1~8 ),
	.datab(\__mem|Mux1~1 ),
	.datac(\__datapath|__T1|out [1]),
	.datad(\__mem|Mux1~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux1~9 .lut_mask = "afc0";
defparam \__mem|Mux1~9 .operation_mode = "normal";
defparam \__mem|Mux1~9 .output_mode = "comb_only";
defparam \__mem|Mux1~9 .register_cascade_mode = "off";
defparam \__mem|Mux1~9 .sum_lutc_input = "datac";
defparam \__mem|Mux1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N5
maxv_lcell \__mem|mem[7][14] (
// Equation(s):
// \__mem|mem[7][14]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , \__datapath|__Mux9_memDataIn|out[14]~5 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][14] .lut_mask = "0000";
defparam \__mem|mem[7][14] .operation_mode = "normal";
defparam \__mem|mem[7][14] .output_mode = "reg_only";
defparam \__mem|mem[7][14] .register_cascade_mode = "off";
defparam \__mem|mem[7][14] .sum_lutc_input = "datac";
defparam \__mem|mem[7][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N0
maxv_lcell \__mem|mem[4][14] (
// Equation(s):
// \__mem|mem[4][14]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[14]~5 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][14] .lut_mask = "ff00";
defparam \__mem|mem[4][14] .operation_mode = "normal";
defparam \__mem|mem[4][14] .output_mode = "reg_only";
defparam \__mem|mem[4][14] .register_cascade_mode = "off";
defparam \__mem|mem[4][14] .sum_lutc_input = "datac";
defparam \__mem|mem[4][14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N7
maxv_lcell \__mem|mem[6][14] (
// Equation(s):
// \__mem|Mux1~12  = (\__datapath|__T1|out [1] & (((D1_mem[6][14]) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[4][14]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[4][14]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~12 ),
	.regout(\__mem|mem[6][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][14] .lut_mask = "aae4";
defparam \__mem|mem[6][14] .operation_mode = "normal";
defparam \__mem|mem[6][14] .output_mode = "comb_only";
defparam \__mem|mem[6][14] .register_cascade_mode = "off";
defparam \__mem|mem[6][14] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N6
maxv_lcell \__mem|mem[5][14] (
// Equation(s):
// \__mem|Mux1~13  = (\__datapath|__T1|out [0] & ((\__mem|Mux1~12  & (\__mem|mem[7][14]~regout )) # (!\__mem|Mux1~12  & ((D1_mem[5][14]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux1~12 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[7][14]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(\__mem|Mux1~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~13 ),
	.regout(\__mem|mem[5][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][14] .lut_mask = "bbc0";
defparam \__mem|mem[5][14] .operation_mode = "normal";
defparam \__mem|mem[5][14] .output_mode = "comb_only";
defparam \__mem|mem[5][14] .register_cascade_mode = "off";
defparam \__mem|mem[5][14] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N3
maxv_lcell \__mem|mem[2][14] (
// Equation(s):
// \__mem|mem[2][14]~regout  = DFFEAS((!\__datapath|__T1|out [4] & (((\__mem|Decoder0~4_combout  & \__datapath|__Mux9_memDataIn|out[14]~5 )))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(\__mem|Decoder0~4_combout ),
	.datad(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][14] .lut_mask = "5000";
defparam \__mem|mem[2][14] .operation_mode = "normal";
defparam \__mem|mem[2][14] .output_mode = "reg_only";
defparam \__mem|mem[2][14] .register_cascade_mode = "off";
defparam \__mem|mem[2][14] .sum_lutc_input = "datac";
defparam \__mem|mem[2][14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N0
maxv_lcell \__mem|mem[0][14] (
// Equation(s):
// \__mem|mem[0][14]~regout  = DFFEAS((\__mem|Decoder0~20_combout  & (((!\__datapath|__T1|out [4] & \__datapath|__Mux9_memDataIn|out[14]~5 )))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~20_combout ),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][14] .lut_mask = "0a00";
defparam \__mem|mem[0][14] .operation_mode = "normal";
defparam \__mem|mem[0][14] .output_mode = "reg_only";
defparam \__mem|mem[0][14] .register_cascade_mode = "off";
defparam \__mem|mem[0][14] .sum_lutc_input = "datac";
defparam \__mem|mem[0][14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N2
maxv_lcell \__mem|mem[1][14] (
// Equation(s):
// \__mem|mem[1][14]~regout  = DFFEAS(((\__mem|Decoder0~12_combout  & (!\__datapath|__T1|out [4] & \__datapath|__Mux9_memDataIn|out[14]~5 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__mem|Decoder0~12_combout ),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][14] .lut_mask = "0c00";
defparam \__mem|mem[1][14] .operation_mode = "normal";
defparam \__mem|mem[1][14] .output_mode = "reg_only";
defparam \__mem|mem[1][14] .register_cascade_mode = "off";
defparam \__mem|mem[1][14] .sum_lutc_input = "datac";
defparam \__mem|mem[1][14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N0
maxv_lcell \__mem|Mux1~14 (
// Equation(s):
// \__mem|Mux1~14_combout  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((\__mem|mem[1][14]~regout ))) # (!\__datapath|__T1|out [0] & (\__mem|mem[0][14]~regout ))))

	.clk(gnd),
	.dataa(\__mem|mem[0][14]~regout ),
	.datab(\__mem|mem[1][14]~regout ),
	.datac(\__datapath|__T1|out [1]),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux1~14 .lut_mask = "fc0a";
defparam \__mem|Mux1~14 .operation_mode = "normal";
defparam \__mem|Mux1~14 .output_mode = "comb_only";
defparam \__mem|Mux1~14 .register_cascade_mode = "off";
defparam \__mem|Mux1~14 .sum_lutc_input = "datac";
defparam \__mem|Mux1~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N1
maxv_lcell \__mem|mem[3][14] (
// Equation(s):
// \__mem|Mux1~15  = (\__datapath|__T1|out [1] & ((\__mem|Mux1~14_combout  & ((D1_mem[3][14]))) # (!\__mem|Mux1~14_combout  & (\__mem|mem[2][14]~regout )))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux1~14_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[2][14]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(\__mem|Mux1~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~15 ),
	.regout(\__mem|mem[3][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][14] .lut_mask = "f388";
defparam \__mem|mem[3][14] .operation_mode = "normal";
defparam \__mem|mem[3][14] .output_mode = "comb_only";
defparam \__mem|mem[3][14] .register_cascade_mode = "off";
defparam \__mem|mem[3][14] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N7
maxv_lcell \__mem|Mux1~16 (
// Equation(s):
// \__mem|Mux1~16_combout  = (\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3]) # ((\__mem|Mux1~13 )))) # (!\__datapath|__T1|out [2] & (!\__datapath|__T1|out [3] & ((\__mem|Mux1~15 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__mem|Mux1~13 ),
	.datad(\__mem|Mux1~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux1~16 .lut_mask = "b9a8";
defparam \__mem|Mux1~16 .operation_mode = "normal";
defparam \__mem|Mux1~16 .output_mode = "comb_only";
defparam \__mem|Mux1~16 .register_cascade_mode = "off";
defparam \__mem|Mux1~16 .sum_lutc_input = "datac";
defparam \__mem|Mux1~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N2
maxv_lcell \__mem|mem[15][14] (
// Equation(s):
// \__mem|mem[15][14]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , \__datapath|__Mux9_memDataIn|out[14]~5 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][14] .lut_mask = "0000";
defparam \__mem|mem[15][14] .operation_mode = "normal";
defparam \__mem|mem[15][14] .output_mode = "reg_only";
defparam \__mem|mem[15][14] .register_cascade_mode = "off";
defparam \__mem|mem[15][14] .sum_lutc_input = "datac";
defparam \__mem|mem[15][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y1_N7
maxv_lcell \__mem|mem[12][14] (
// Equation(s):
// \__mem|mem[12][14]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[14]~5 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][14] .lut_mask = "ff00";
defparam \__mem|mem[12][14] .operation_mode = "normal";
defparam \__mem|mem[12][14] .output_mode = "reg_only";
defparam \__mem|mem[12][14] .register_cascade_mode = "off";
defparam \__mem|mem[12][14] .sum_lutc_input = "datac";
defparam \__mem|mem[12][14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N8
maxv_lcell \__mem|mem[14][14] (
// Equation(s):
// \__mem|Mux1~17  = (\__datapath|__T1|out [1] & (((D1_mem[14][14]) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[12][14]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[12][14]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~17 ),
	.regout(\__mem|mem[14][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][14] .lut_mask = "aae4";
defparam \__mem|mem[14][14] .operation_mode = "normal";
defparam \__mem|mem[14][14] .output_mode = "comb_only";
defparam \__mem|mem[14][14] .register_cascade_mode = "off";
defparam \__mem|mem[14][14] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N4
maxv_lcell \__mem|mem[13][14] (
// Equation(s):
// \__mem|Mux1~18  = (\__datapath|__T1|out [0] & ((\__mem|Mux1~17  & (\__mem|mem[15][14]~regout )) # (!\__mem|Mux1~17  & ((D1_mem[13][14]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux1~17 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[15][14]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(\__mem|Mux1~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~18 ),
	.regout(\__mem|mem[13][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][14] .lut_mask = "dda0";
defparam \__mem|mem[13][14] .operation_mode = "normal";
defparam \__mem|mem[13][14] .output_mode = "comb_only";
defparam \__mem|mem[13][14] .register_cascade_mode = "off";
defparam \__mem|mem[13][14] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y3_N9
maxv_lcell \__mem|mem[8][14] (
// Equation(s):
// \__mem|mem[8][14]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[14]~5 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][14] .lut_mask = "ff00";
defparam \__mem|mem[8][14] .operation_mode = "normal";
defparam \__mem|mem[8][14] .output_mode = "reg_only";
defparam \__mem|mem[8][14] .register_cascade_mode = "off";
defparam \__mem|mem[8][14] .sum_lutc_input = "datac";
defparam \__mem|mem[8][14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N5
maxv_lcell \__mem|mem[9][14] (
// Equation(s):
// \__mem|Mux1~10  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((D1_mem[9][14]))) # (!\__datapath|__T1|out [0] & (\__mem|mem[8][14]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[8][14]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~10 ),
	.regout(\__mem|mem[9][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][14] .lut_mask = "fa44";
defparam \__mem|mem[9][14] .operation_mode = "normal";
defparam \__mem|mem[9][14] .output_mode = "comb_only";
defparam \__mem|mem[9][14] .register_cascade_mode = "off";
defparam \__mem|mem[9][14] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N3
maxv_lcell \__mem|mem[11][14] (
// Equation(s):
// \__mem|mem[11][14]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[14]~5 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][14] .lut_mask = "ff00";
defparam \__mem|mem[11][14] .operation_mode = "normal";
defparam \__mem|mem[11][14] .output_mode = "reg_only";
defparam \__mem|mem[11][14] .register_cascade_mode = "off";
defparam \__mem|mem[11][14] .sum_lutc_input = "datac";
defparam \__mem|mem[11][14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N2
maxv_lcell \__mem|mem[10][14] (
// Equation(s):
// \__mem|Mux1~11  = (\__datapath|__T1|out [1] & ((\__mem|Mux1~10  & ((\__mem|mem[11][14]~regout ))) # (!\__mem|Mux1~10  & (D1_mem[10][14])))) # (!\__datapath|__T1|out [1] & (\__mem|Mux1~10 ))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|Mux1~10 ),
	.datac(\__datapath|__Mux9_memDataIn|out[14]~5 ),
	.datad(\__mem|mem[11][14]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~11 ),
	.regout(\__mem|mem[10][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][14] .lut_mask = "ec64";
defparam \__mem|mem[10][14] .operation_mode = "normal";
defparam \__mem|mem[10][14] .output_mode = "comb_only";
defparam \__mem|mem[10][14] .register_cascade_mode = "off";
defparam \__mem|mem[10][14] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N9
maxv_lcell \__mem|Mux1~19 (
// Equation(s):
// \__mem|Mux1~19_combout  = (\__datapath|__T1|out [3] & ((\__mem|Mux1~16_combout  & (\__mem|Mux1~18 )) # (!\__mem|Mux1~16_combout  & ((\__mem|Mux1~11 ))))) # (!\__datapath|__T1|out [3] & (\__mem|Mux1~16_combout ))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|Mux1~16_combout ),
	.datac(\__mem|Mux1~18 ),
	.datad(\__mem|Mux1~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux1~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux1~19 .lut_mask = "e6c4";
defparam \__mem|Mux1~19 .operation_mode = "normal";
defparam \__mem|Mux1~19 .output_mode = "comb_only";
defparam \__mem|Mux1~19 .register_cascade_mode = "off";
defparam \__mem|Mux1~19 .sum_lutc_input = "datac";
defparam \__mem|Mux1~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxv_lcell \__mem|out[14] (
// Equation(s):
// \__mem|out [14] = DFFEAS((\__datapath|__T1|out [4] & (((\__mem|Mux1~9_combout )))) # (!\__datapath|__T1|out [4] & (((\__mem|Mux1~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(\__mem|Mux1~9_combout ),
	.datad(\__mem|Mux1~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[14] .lut_mask = "f5a0";
defparam \__mem|out[14] .operation_mode = "normal";
defparam \__mem|out[14] .output_mode = "reg_only";
defparam \__mem|out[14] .register_cascade_mode = "off";
defparam \__mem|out[14] .sum_lutc_input = "datac";
defparam \__mem|out[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxv_lcell \__datapath|__Mux6_RF_dataIn|out[14]~9 (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[14]~9_combout  = (\__controller|Mux6_RF_dataIn~regout  & (\__datapath|__T1|out [14])) # (!\__controller|Mux6_RF_dataIn~regout  & (((\__mem|out [14]))))

	.clk(gnd),
	.dataa(\__controller|Mux6_RF_dataIn~regout ),
	.datab(\__datapath|__T1|out [14]),
	.datac(vcc),
	.datad(\__mem|out [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[14]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux6_RF_dataIn|out[14]~9 .lut_mask = "dd88";
defparam \__datapath|__Mux6_RF_dataIn|out[14]~9 .operation_mode = "normal";
defparam \__datapath|__Mux6_RF_dataIn|out[14]~9 .output_mode = "comb_only";
defparam \__datapath|__Mux6_RF_dataIn|out[14]~9 .register_cascade_mode = "off";
defparam \__datapath|__Mux6_RF_dataIn|out[14]~9 .sum_lutc_input = "datac";
defparam \__datapath|__Mux6_RF_dataIn|out[14]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxv_lcell \__datapath|__RF|r7|out[14] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux1~1  = (\__datapath|__RF|__mux2|Mux1~0  & (((F8_out[14]) # (!\__datapath|__Mux5_RF_read2|Mux2~0 )))) # (!\__datapath|__RF|__mux2|Mux1~0  & (\__datapath|__RF|r5|out [14] & ((\__datapath|__Mux5_RF_read2|Mux2~0 ))))
// \__datapath|__RF|r7|out [14] = DFFEAS(\__datapath|__RF|__mux2|Mux1~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[14]~9_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r5|out [14]),
	.datab(\__datapath|__RF|__mux2|Mux1~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[14]~9_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux1~1 ),
	.regout(\__datapath|__RF|r7|out [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[14] .lut_mask = "e2cc";
defparam \__datapath|__RF|r7|out[14] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[14] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[14] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[14] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxv_lcell \__datapath|__Mux1_alu_B|Mux1~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux1~0_combout  = (\__datapath|__Mux1_alu_B|Mux0~0_combout  & ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux1~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux1~3 )))))

	.clk(gnd),
	.dataa(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datab(\__datapath|__Mux1_alu_B|Mux0~0_combout ),
	.datac(\__datapath|__RF|__mux2|Mux1~1 ),
	.datad(\__datapath|__RF|__mux2|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux1~0 .lut_mask = "c480";
defparam \__datapath|__Mux1_alu_B|Mux1~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux1~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux1~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux1~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxv_lcell \__datapath|__alu|__add|out[15]~75 (
// Equation(s):
// \__datapath|__alu|__add|out[15]~75_combout  = \__datapath|__Mux1_alu_B|Mux0~1_combout  $ ((((!\__datapath|__alu|__add|out[12]~62  & \__datapath|__alu|__add|out[14]~72 ) # (\__datapath|__alu|__add|out[12]~62  & \__datapath|__alu|__add|out[14]~72COUT1_116 ) 
// $ (\__datapath|__Mux2_alu_A|Mux0~1_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux0~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux2_alu_A|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__add|out[12]~62 ),
	.cin0(\__datapath|__alu|__add|out[14]~72 ),
	.cin1(\__datapath|__alu|__add|out[14]~72COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|out[15]~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|out[15]~75 .cin0_used = "true";
defparam \__datapath|__alu|__add|out[15]~75 .cin1_used = "true";
defparam \__datapath|__alu|__add|out[15]~75 .cin_used = "true";
defparam \__datapath|__alu|__add|out[15]~75 .lut_mask = "a55a";
defparam \__datapath|__alu|__add|out[15]~75 .operation_mode = "normal";
defparam \__datapath|__alu|__add|out[15]~75 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|out[15]~75 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|out[15]~75 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__add|out[15]~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxv_lcell \__datapath|__T1|out[15] (
// Equation(s):
// \__datapath|__T1|out [15] = DFFEAS((!\__controller|T1write~regout  & ((\__controller|ALU_op~regout  & (!\__datapath|__alu|__nand|out~0_combout )) # (!\__controller|ALU_op~regout  & ((\__datapath|__alu|__add|out[15]~75_combout ))))), !GLOBAL(\clk~combout 
// ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|T1write~regout ),
	.datab(\__controller|ALU_op~regout ),
	.datac(\__datapath|__alu|__nand|out~0_combout ),
	.datad(\__datapath|__alu|__add|out[15]~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[15] .lut_mask = "1504";
defparam \__datapath|__T1|out[15] .operation_mode = "normal";
defparam \__datapath|__T1|out[15] .output_mode = "reg_only";
defparam \__datapath|__T1|out[15] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[15] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxv_lcell \__datapath|__Mux9_memDataIn|out[15]~6 (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[15]~6_combout  = (\__datapath|__Mux5_RF_read2|Mux0~0  & (((\__datapath|__RF|__mux2|Mux0~1 )))) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & (((\__datapath|__RF|__mux2|Mux0~3 ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux2|Mux0~1 ),
	.datad(\__datapath|__RF|__mux2|Mux0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[15]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux9_memDataIn|out[15]~6 .lut_mask = "f5a0";
defparam \__datapath|__Mux9_memDataIn|out[15]~6 .operation_mode = "normal";
defparam \__datapath|__Mux9_memDataIn|out[15]~6 .output_mode = "comb_only";
defparam \__datapath|__Mux9_memDataIn|out[15]~6 .register_cascade_mode = "off";
defparam \__datapath|__Mux9_memDataIn|out[15]~6 .sum_lutc_input = "datac";
defparam \__datapath|__Mux9_memDataIn|out[15]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxv_lcell \__mem|mem[17][15] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[15]~7  = ((\__controller|Mux9_memDataIn~regout  & ((\__datapath|__Mux9_memDataIn|out[15]~6_combout ))) # (!\__controller|Mux9_memDataIn~regout  & (\__datapath|__RF|__mux1|Mux0~4_combout )))
// \__mem|mem[17][15]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[15]~7 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__controller|Mux9_memDataIn~regout ),
	.datac(\__datapath|__RF|__mux1|Mux0~4_combout ),
	.datad(\__datapath|__Mux9_memDataIn|out[15]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.regout(\__mem|mem[17][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][15] .lut_mask = "fc30";
defparam \__mem|mem[17][15] .operation_mode = "normal";
defparam \__mem|mem[17][15] .output_mode = "reg_and_comb";
defparam \__mem|mem[17][15] .register_cascade_mode = "off";
defparam \__mem|mem[17][15] .sum_lutc_input = "datac";
defparam \__mem|mem[17][15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N1
maxv_lcell \__mem|mem[31][15] (
// Equation(s):
// \__mem|mem[31][15]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , \__datapath|__Mux9_memDataIn|out[15]~7 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][15] .lut_mask = "0000";
defparam \__mem|mem[31][15] .operation_mode = "normal";
defparam \__mem|mem[31][15] .output_mode = "reg_only";
defparam \__mem|mem[31][15] .register_cascade_mode = "off";
defparam \__mem|mem[31][15] .sum_lutc_input = "datac";
defparam \__mem|mem[31][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N0
maxv_lcell \__mem|mem[19][15] (
// Equation(s):
// \__mem|mem[19][15]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , \__datapath|__Mux9_memDataIn|out[15]~7 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][15] .lut_mask = "0000";
defparam \__mem|mem[19][15] .operation_mode = "normal";
defparam \__mem|mem[19][15] .output_mode = "reg_only";
defparam \__mem|mem[19][15] .register_cascade_mode = "off";
defparam \__mem|mem[19][15] .sum_lutc_input = "datac";
defparam \__mem|mem[19][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N4
maxv_lcell \__mem|mem[27][15] (
// Equation(s):
// \__mem|Mux0~7  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[27][15]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[19][15]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[19][15]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~7 ),
	.regout(\__mem|mem[27][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][15] .lut_mask = "fa44";
defparam \__mem|mem[27][15] .operation_mode = "normal";
defparam \__mem|mem[27][15] .output_mode = "comb_only";
defparam \__mem|mem[27][15] .register_cascade_mode = "off";
defparam \__mem|mem[27][15] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N2
maxv_lcell \__mem|mem[23][15] (
// Equation(s):
// \__mem|Mux0~8  = (\__datapath|__T1|out [2] & ((\__mem|Mux0~7  & (\__mem|mem[31][15]~regout )) # (!\__mem|Mux0~7  & ((D1_mem[23][15]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux0~7 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[31][15]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(\__mem|Mux0~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~8 ),
	.regout(\__mem|mem[23][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][15] .lut_mask = "dda0";
defparam \__mem|mem[23][15] .operation_mode = "normal";
defparam \__mem|mem[23][15] .output_mode = "comb_only";
defparam \__mem|mem[23][15] .register_cascade_mode = "off";
defparam \__mem|mem[23][15] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxv_lcell \__mem|mem[25][15] (
// Equation(s):
// \__mem|Mux0~0  = (\__datapath|__T1|out [3] & (((D1_mem[25][15]) # (\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & (\__mem|mem[17][15]~regout  & ((!\__datapath|__T1|out [2]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[17][15]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~0 ),
	.regout(\__mem|mem[25][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][15] .lut_mask = "aae4";
defparam \__mem|mem[25][15] .operation_mode = "normal";
defparam \__mem|mem[25][15] .output_mode = "comb_only";
defparam \__mem|mem[25][15] .register_cascade_mode = "off";
defparam \__mem|mem[25][15] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxv_lcell \__mem|mem[29][15] (
// Equation(s):
// \__mem|mem[29][15]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , \__datapath|__Mux9_memDataIn|out[15]~7 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][15] .lut_mask = "0000";
defparam \__mem|mem[29][15] .operation_mode = "normal";
defparam \__mem|mem[29][15] .output_mode = "reg_only";
defparam \__mem|mem[29][15] .register_cascade_mode = "off";
defparam \__mem|mem[29][15] .sum_lutc_input = "datac";
defparam \__mem|mem[29][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxv_lcell \__mem|mem[21][15] (
// Equation(s):
// \__mem|Mux0~1  = (\__datapath|__T1|out [2] & ((\__mem|Mux0~0  & ((\__mem|mem[29][15]~regout ))) # (!\__mem|Mux0~0  & (D1_mem[21][15])))) # (!\__datapath|__T1|out [2] & (\__mem|Mux0~0 ))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|Mux0~0 ),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(\__mem|mem[29][15]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~1 ),
	.regout(\__mem|mem[21][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][15] .lut_mask = "ec64";
defparam \__mem|mem[21][15] .operation_mode = "normal";
defparam \__mem|mem[21][15] .output_mode = "comb_only";
defparam \__mem|mem[21][15] .register_cascade_mode = "off";
defparam \__mem|mem[21][15] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N0
maxv_lcell \__mem|mem[28][15] (
// Equation(s):
// \__mem|mem[28][15]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , \__datapath|__Mux9_memDataIn|out[15]~7 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][15] .lut_mask = "0000";
defparam \__mem|mem[28][15] .operation_mode = "normal";
defparam \__mem|mem[28][15] .output_mode = "reg_only";
defparam \__mem|mem[28][15] .register_cascade_mode = "off";
defparam \__mem|mem[28][15] .sum_lutc_input = "datac";
defparam \__mem|mem[28][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N8
maxv_lcell \__mem|mem[16][15] (
// Equation(s):
// \__mem|mem[16][15]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , \__datapath|__Mux9_memDataIn|out[15]~7 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][15] .lut_mask = "0000";
defparam \__mem|mem[16][15] .operation_mode = "normal";
defparam \__mem|mem[16][15] .output_mode = "reg_only";
defparam \__mem|mem[16][15] .register_cascade_mode = "off";
defparam \__mem|mem[16][15] .sum_lutc_input = "datac";
defparam \__mem|mem[16][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N1
maxv_lcell \__mem|mem[20][15] (
// Equation(s):
// \__mem|Mux0~4  = (\__datapath|__T1|out [3] & (\__datapath|__T1|out [2])) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & (D1_mem[20][15])) # (!\__datapath|__T1|out [2] & ((\__mem|mem[16][15]~regout )))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(\__mem|mem[16][15]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~4 ),
	.regout(\__mem|mem[20][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][15] .lut_mask = "d9c8";
defparam \__mem|mem[20][15] .operation_mode = "normal";
defparam \__mem|mem[20][15] .output_mode = "comb_only";
defparam \__mem|mem[20][15] .register_cascade_mode = "off";
defparam \__mem|mem[20][15] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N4
maxv_lcell \__mem|mem[24][15] (
// Equation(s):
// \__mem|Mux0~5  = (\__datapath|__T1|out [3] & ((\__mem|Mux0~4  & (\__mem|mem[28][15]~regout )) # (!\__mem|Mux0~4  & ((D1_mem[24][15]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux0~4 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[28][15]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(\__mem|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~5 ),
	.regout(\__mem|mem[24][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][15] .lut_mask = "dda0";
defparam \__mem|mem[24][15] .operation_mode = "normal";
defparam \__mem|mem[24][15] .output_mode = "comb_only";
defparam \__mem|mem[24][15] .register_cascade_mode = "off";
defparam \__mem|mem[24][15] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxv_lcell \__mem|mem[30][15] (
// Equation(s):
// \__mem|mem[30][15]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , \__datapath|__Mux9_memDataIn|out[15]~7 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][15] .lut_mask = "0000";
defparam \__mem|mem[30][15] .operation_mode = "normal";
defparam \__mem|mem[30][15] .output_mode = "reg_only";
defparam \__mem|mem[30][15] .register_cascade_mode = "off";
defparam \__mem|mem[30][15] .sum_lutc_input = "datac";
defparam \__mem|mem[30][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxv_lcell \__mem|mem[18][15] (
// Equation(s):
// \__mem|mem[18][15]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , \__datapath|__Mux9_memDataIn|out[15]~7 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[18][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][15] .lut_mask = "0000";
defparam \__mem|mem[18][15] .operation_mode = "normal";
defparam \__mem|mem[18][15] .output_mode = "reg_only";
defparam \__mem|mem[18][15] .register_cascade_mode = "off";
defparam \__mem|mem[18][15] .sum_lutc_input = "datac";
defparam \__mem|mem[18][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxv_lcell \__mem|mem[22][15] (
// Equation(s):
// \__mem|Mux0~2  = (\__datapath|__T1|out [2] & (((D1_mem[22][15]) # (\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & (\__mem|mem[18][15]~regout  & ((!\__datapath|__T1|out [3]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[18][15]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~2 ),
	.regout(\__mem|mem[22][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][15] .lut_mask = "cce2";
defparam \__mem|mem[22][15] .operation_mode = "normal";
defparam \__mem|mem[22][15] .output_mode = "comb_only";
defparam \__mem|mem[22][15] .register_cascade_mode = "off";
defparam \__mem|mem[22][15] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxv_lcell \__mem|mem[26][15] (
// Equation(s):
// \__mem|Mux0~3  = (\__datapath|__T1|out [3] & ((\__mem|Mux0~2  & (\__mem|mem[30][15]~regout )) # (!\__mem|Mux0~2  & ((D1_mem[26][15]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux0~2 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[30][15]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(\__mem|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~3 ),
	.regout(\__mem|mem[26][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][15] .lut_mask = "bbc0";
defparam \__mem|mem[26][15] .operation_mode = "normal";
defparam \__mem|mem[26][15] .output_mode = "comb_only";
defparam \__mem|mem[26][15] .register_cascade_mode = "off";
defparam \__mem|mem[26][15] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxv_lcell \__mem|Mux0~6 (
// Equation(s):
// \__mem|Mux0~6_combout  = (\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0]) # ((\__mem|Mux0~3 )))) # (!\__datapath|__T1|out [1] & (!\__datapath|__T1|out [0] & (\__mem|Mux0~5 )))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__mem|Mux0~5 ),
	.datad(\__mem|Mux0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux0~6 .lut_mask = "ba98";
defparam \__mem|Mux0~6 .operation_mode = "normal";
defparam \__mem|Mux0~6 .output_mode = "comb_only";
defparam \__mem|Mux0~6 .register_cascade_mode = "off";
defparam \__mem|Mux0~6 .sum_lutc_input = "datac";
defparam \__mem|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxv_lcell \__mem|Mux0~9 (
// Equation(s):
// \__mem|Mux0~9_combout  = (\__datapath|__T1|out [0] & ((\__mem|Mux0~6_combout  & (\__mem|Mux0~8 )) # (!\__mem|Mux0~6_combout  & ((\__mem|Mux0~1 ))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux0~8 ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__mem|Mux0~1 ),
	.datad(\__mem|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux0~9 .lut_mask = "bbc0";
defparam \__mem|Mux0~9 .operation_mode = "normal";
defparam \__mem|Mux0~9 .output_mode = "comb_only";
defparam \__mem|Mux0~9 .register_cascade_mode = "off";
defparam \__mem|Mux0~9 .sum_lutc_input = "datac";
defparam \__mem|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxv_lcell \__mem|mem[7][15] (
// Equation(s):
// \__mem|mem[7][15]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[15]~7 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][15] .lut_mask = "ff00";
defparam \__mem|mem[7][15] .operation_mode = "normal";
defparam \__mem|mem[7][15] .output_mode = "reg_only";
defparam \__mem|mem[7][15] .register_cascade_mode = "off";
defparam \__mem|mem[7][15] .sum_lutc_input = "datac";
defparam \__mem|mem[7][15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxv_lcell \__mem|mem[4][15] (
// Equation(s):
// \__mem|mem[4][15]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , \__datapath|__Mux9_memDataIn|out[15]~7 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][15] .lut_mask = "0000";
defparam \__mem|mem[4][15] .operation_mode = "normal";
defparam \__mem|mem[4][15] .output_mode = "reg_only";
defparam \__mem|mem[4][15] .register_cascade_mode = "off";
defparam \__mem|mem[4][15] .sum_lutc_input = "datac";
defparam \__mem|mem[4][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N4
maxv_lcell \__mem|mem[5][15] (
// Equation(s):
// \__mem|Mux0~10  = (\__datapath|__T1|out [1] & (\__datapath|__T1|out [0])) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & (D1_mem[5][15])) # (!\__datapath|__T1|out [0] & ((\__mem|mem[4][15]~regout )))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(\__mem|mem[4][15]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~10 ),
	.regout(\__mem|mem[5][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][15] .lut_mask = "d9c8";
defparam \__mem|mem[5][15] .operation_mode = "normal";
defparam \__mem|mem[5][15] .output_mode = "comb_only";
defparam \__mem|mem[5][15] .register_cascade_mode = "off";
defparam \__mem|mem[5][15] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxv_lcell \__mem|mem[6][15] (
// Equation(s):
// \__mem|Mux0~11  = (\__datapath|__T1|out [1] & ((\__mem|Mux0~10  & (\__mem|mem[7][15]~regout )) # (!\__mem|Mux0~10  & ((D1_mem[6][15]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux0~10 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[7][15]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(\__mem|Mux0~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~11 ),
	.regout(\__mem|mem[6][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][15] .lut_mask = "bbc0";
defparam \__mem|mem[6][15] .operation_mode = "normal";
defparam \__mem|mem[6][15] .output_mode = "comb_only";
defparam \__mem|mem[6][15] .register_cascade_mode = "off";
defparam \__mem|mem[6][15] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N1
maxv_lcell \__mem|mem[12][15] (
// Equation(s):
// \__mem|mem[12][15]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , \__datapath|__Mux9_memDataIn|out[15]~7 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][15] .lut_mask = "0000";
defparam \__mem|mem[12][15] .operation_mode = "normal";
defparam \__mem|mem[12][15] .output_mode = "reg_only";
defparam \__mem|mem[12][15] .register_cascade_mode = "off";
defparam \__mem|mem[12][15] .sum_lutc_input = "datac";
defparam \__mem|mem[12][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N4
maxv_lcell \__mem|mem[13][15] (
// Equation(s):
// \__mem|Mux0~17  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((D1_mem[13][15]))) # (!\__datapath|__T1|out [0] & (\__mem|mem[12][15]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[12][15]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~17 ),
	.regout(\__mem|mem[13][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][15] .lut_mask = "fa44";
defparam \__mem|mem[13][15] .operation_mode = "normal";
defparam \__mem|mem[13][15] .output_mode = "comb_only";
defparam \__mem|mem[13][15] .register_cascade_mode = "off";
defparam \__mem|mem[13][15] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N9
maxv_lcell \__mem|mem[15][15] (
// Equation(s):
// \__mem|mem[15][15]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , \__datapath|__Mux9_memDataIn|out[15]~7 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][15] .lut_mask = "0000";
defparam \__mem|mem[15][15] .operation_mode = "normal";
defparam \__mem|mem[15][15] .output_mode = "reg_only";
defparam \__mem|mem[15][15] .register_cascade_mode = "off";
defparam \__mem|mem[15][15] .sum_lutc_input = "datac";
defparam \__mem|mem[15][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N4
maxv_lcell \__mem|mem[14][15] (
// Equation(s):
// \__mem|Mux0~18  = (\__mem|Mux0~17  & ((\__mem|mem[15][15]~regout ) # ((!\__datapath|__T1|out [1])))) # (!\__mem|Mux0~17  & (((D1_mem[14][15] & \__datapath|__T1|out [1]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|Mux0~17 ),
	.datab(\__mem|mem[15][15]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~18 ),
	.regout(\__mem|mem[14][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][15] .lut_mask = "d8aa";
defparam \__mem|mem[14][15] .operation_mode = "normal";
defparam \__mem|mem[14][15] .output_mode = "comb_only";
defparam \__mem|mem[14][15] .register_cascade_mode = "off";
defparam \__mem|mem[14][15] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N8
maxv_lcell \__mem|mem[8][15] (
// Equation(s):
// \__mem|mem[8][15]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , \__datapath|__Mux9_memDataIn|out[15]~7 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][15] .lut_mask = "0000";
defparam \__mem|mem[8][15] .operation_mode = "normal";
defparam \__mem|mem[8][15] .output_mode = "reg_only";
defparam \__mem|mem[8][15] .register_cascade_mode = "off";
defparam \__mem|mem[8][15] .sum_lutc_input = "datac";
defparam \__mem|mem[8][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N6
maxv_lcell \__mem|mem[10][15] (
// Equation(s):
// \__mem|Mux0~12  = (\__datapath|__T1|out [1] & (((D1_mem[10][15]) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[8][15]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[8][15]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~12 ),
	.regout(\__mem|mem[10][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][15] .lut_mask = "aae4";
defparam \__mem|mem[10][15] .operation_mode = "normal";
defparam \__mem|mem[10][15] .output_mode = "comb_only";
defparam \__mem|mem[10][15] .register_cascade_mode = "off";
defparam \__mem|mem[10][15] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N0
maxv_lcell \__mem|mem[11][15] (
// Equation(s):
// \__mem|mem[11][15]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[15]~7 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][15] .lut_mask = "ff00";
defparam \__mem|mem[11][15] .operation_mode = "normal";
defparam \__mem|mem[11][15] .output_mode = "reg_only";
defparam \__mem|mem[11][15] .register_cascade_mode = "off";
defparam \__mem|mem[11][15] .sum_lutc_input = "datac";
defparam \__mem|mem[11][15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N3
maxv_lcell \__mem|mem[9][15] (
// Equation(s):
// \__mem|Mux0~13  = (\__datapath|__T1|out [0] & ((\__mem|Mux0~12  & ((\__mem|mem[11][15]~regout ))) # (!\__mem|Mux0~12  & (D1_mem[9][15])))) # (!\__datapath|__T1|out [0] & (\__mem|Mux0~12 ))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|Mux0~12 ),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(\__mem|mem[11][15]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~13 ),
	.regout(\__mem|mem[9][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][15] .lut_mask = "ec64";
defparam \__mem|mem[9][15] .operation_mode = "normal";
defparam \__mem|mem[9][15] .output_mode = "comb_only";
defparam \__mem|mem[9][15] .register_cascade_mode = "off";
defparam \__mem|mem[9][15] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N8
maxv_lcell \__mem|mem[1][15] (
// Equation(s):
// \__mem|mem[1][15]~regout  = DFFEAS((\__mem|Decoder0~12_combout  & (!\__datapath|__T1|out [4] & (\__datapath|__Mux9_memDataIn|out[15]~7 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~12_combout ),
	.datab(\__datapath|__T1|out [4]),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][15] .lut_mask = "2020";
defparam \__mem|mem[1][15] .operation_mode = "normal";
defparam \__mem|mem[1][15] .output_mode = "reg_only";
defparam \__mem|mem[1][15] .register_cascade_mode = "off";
defparam \__mem|mem[1][15] .sum_lutc_input = "datac";
defparam \__mem|mem[1][15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N4
maxv_lcell \__mem|mem[2][15] (
// Equation(s):
// \__mem|mem[2][15]~regout  = DFFEAS(((!\__datapath|__T1|out [4] & (\__mem|Decoder0~4_combout  & \__datapath|__Mux9_memDataIn|out[15]~7 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [4]),
	.datac(\__mem|Decoder0~4_combout ),
	.datad(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][15] .lut_mask = "3000";
defparam \__mem|mem[2][15] .operation_mode = "normal";
defparam \__mem|mem[2][15] .output_mode = "reg_only";
defparam \__mem|mem[2][15] .register_cascade_mode = "off";
defparam \__mem|mem[2][15] .sum_lutc_input = "datac";
defparam \__mem|mem[2][15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N9
maxv_lcell \__mem|mem[0][15] (
// Equation(s):
// \__mem|mem[0][15]~regout  = DFFEAS(((\__mem|Decoder0~20_combout  & (!\__datapath|__T1|out [4] & \__datapath|__Mux9_memDataIn|out[15]~7 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__mem|Decoder0~20_combout ),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][15] .lut_mask = "0c00";
defparam \__mem|mem[0][15] .operation_mode = "normal";
defparam \__mem|mem[0][15] .output_mode = "reg_only";
defparam \__mem|mem[0][15] .register_cascade_mode = "off";
defparam \__mem|mem[0][15] .sum_lutc_input = "datac";
defparam \__mem|mem[0][15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N3
maxv_lcell \__mem|Mux0~14 (
// Equation(s):
// \__mem|Mux0~14_combout  = (\__datapath|__T1|out [0] & (((\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1] & (\__mem|mem[2][15]~regout )) # (!\__datapath|__T1|out [1] & ((\__mem|mem[0][15]~regout )))))

	.clk(gnd),
	.dataa(\__mem|mem[2][15]~regout ),
	.datab(\__mem|mem[0][15]~regout ),
	.datac(\__datapath|__T1|out [0]),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux0~14 .lut_mask = "fa0c";
defparam \__mem|Mux0~14 .operation_mode = "normal";
defparam \__mem|Mux0~14 .output_mode = "comb_only";
defparam \__mem|Mux0~14 .register_cascade_mode = "off";
defparam \__mem|Mux0~14 .sum_lutc_input = "datac";
defparam \__mem|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N7
maxv_lcell \__mem|mem[3][15] (
// Equation(s):
// \__mem|Mux0~15  = (\__mem|Mux0~14_combout  & (((D1_mem[3][15]) # (!\__datapath|__T1|out [0])))) # (!\__mem|Mux0~14_combout  & (\__mem|mem[1][15]~regout  & ((\__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[1][15]~regout ),
	.datab(\__mem|Mux0~14_combout ),
	.datac(\__datapath|__Mux9_memDataIn|out[15]~7 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~15 ),
	.regout(\__mem|mem[3][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][15] .lut_mask = "e2cc";
defparam \__mem|mem[3][15] .operation_mode = "normal";
defparam \__mem|mem[3][15] .output_mode = "comb_only";
defparam \__mem|mem[3][15] .register_cascade_mode = "off";
defparam \__mem|mem[3][15] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N8
maxv_lcell \__mem|Mux0~16 (
// Equation(s):
// \__mem|Mux0~16_combout  = (\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2]) # ((\__mem|Mux0~13 )))) # (!\__datapath|__T1|out [3] & (!\__datapath|__T1|out [2] & ((\__mem|Mux0~15 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__mem|Mux0~13 ),
	.datad(\__mem|Mux0~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux0~16 .lut_mask = "b9a8";
defparam \__mem|Mux0~16 .operation_mode = "normal";
defparam \__mem|Mux0~16 .output_mode = "comb_only";
defparam \__mem|Mux0~16 .register_cascade_mode = "off";
defparam \__mem|Mux0~16 .sum_lutc_input = "datac";
defparam \__mem|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N2
maxv_lcell \__mem|Mux0~19 (
// Equation(s):
// \__mem|Mux0~19_combout  = (\__datapath|__T1|out [2] & ((\__mem|Mux0~16_combout  & ((\__mem|Mux0~18 ))) # (!\__mem|Mux0~16_combout  & (\__mem|Mux0~11 )))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux0~11 ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__mem|Mux0~18 ),
	.datad(\__mem|Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux0~19 .lut_mask = "f388";
defparam \__mem|Mux0~19 .operation_mode = "normal";
defparam \__mem|Mux0~19 .output_mode = "comb_only";
defparam \__mem|Mux0~19 .register_cascade_mode = "off";
defparam \__mem|Mux0~19 .sum_lutc_input = "datac";
defparam \__mem|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxv_lcell \__mem|out[15] (
// Equation(s):
// \__mem|out [15] = DFFEAS((\__datapath|__T1|out [4] & (\__mem|Mux0~9_combout )) # (!\__datapath|__T1|out [4] & (((\__mem|Mux0~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(\__mem|Mux0~9_combout ),
	.datac(vcc),
	.datad(\__mem|Mux0~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[15] .lut_mask = "dd88";
defparam \__mem|out[15] .operation_mode = "normal";
defparam \__mem|out[15] .output_mode = "reg_only";
defparam \__mem|out[15] .register_cascade_mode = "off";
defparam \__mem|out[15] .sum_lutc_input = "datac";
defparam \__mem|out[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxv_lcell \__datapath|__Mux6_RF_dataIn|out[15]~10 (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[15]~10_combout  = (\__controller|Mux6_RF_dataIn~regout  & (\__datapath|__T1|out [15])) # (!\__controller|Mux6_RF_dataIn~regout  & (((\__mem|out [15]))))

	.clk(gnd),
	.dataa(\__controller|Mux6_RF_dataIn~regout ),
	.datab(\__datapath|__T1|out [15]),
	.datac(vcc),
	.datad(\__mem|out [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[15]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux6_RF_dataIn|out[15]~10 .lut_mask = "dd88";
defparam \__datapath|__Mux6_RF_dataIn|out[15]~10 .operation_mode = "normal";
defparam \__datapath|__Mux6_RF_dataIn|out[15]~10 .output_mode = "comb_only";
defparam \__datapath|__Mux6_RF_dataIn|out[15]~10 .register_cascade_mode = "off";
defparam \__datapath|__Mux6_RF_dataIn|out[15]~10 .sum_lutc_input = "datac";
defparam \__datapath|__Mux6_RF_dataIn|out[15]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxv_lcell \__datapath|__RF|r7|out[15] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux0~1  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|__mux2|Mux0~0  & ((F8_out[15]))) # (!\__datapath|__RF|__mux2|Mux0~0  & (\__datapath|__RF|r5|out [15])))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & 
// (((\__datapath|__RF|__mux2|Mux0~0 ))))
// \__datapath|__RF|r7|out [15] = DFFEAS(\__datapath|__RF|__mux2|Mux0~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[15]~10_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r5|out [15]),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[15]~10_combout ),
	.datad(\__datapath|__RF|__mux2|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux0~1 ),
	.regout(\__datapath|__RF|r7|out [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[15] .lut_mask = "f388";
defparam \__datapath|__RF|r7|out[15] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[15] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[15] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[15] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxv_lcell \__datapath|__Mux1_alu_B|Mux0~1 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux0~1_combout  = (\__datapath|__Mux1_alu_B|Mux0~0_combout  & ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux0~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux0~3 )))))

	.clk(gnd),
	.dataa(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datab(\__datapath|__Mux1_alu_B|Mux0~0_combout ),
	.datac(\__datapath|__RF|__mux2|Mux0~1 ),
	.datad(\__datapath|__RF|__mux2|Mux0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux0~1 .lut_mask = "c480";
defparam \__datapath|__Mux1_alu_B|Mux0~1 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux0~1 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux0~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux0~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxv_lcell \__datapath|__alu|__carry_gen|Add0~78 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~78_cout0  = CARRY((\__datapath|__Mux2_alu_A|Mux15~3_combout  & (\__datapath|__Mux1_alu_B|Mux15~2_combout )))
// \__datapath|__alu|__carry_gen|Add0~78COUT1_95  = CARRY((\__datapath|__Mux2_alu_A|Mux15~3_combout  & (\__datapath|__Mux1_alu_B|Mux15~2_combout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux15~3_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux15~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~76 ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__carry_gen|Add0~78_cout0 ),
	.cout1(\__datapath|__alu|__carry_gen|Add0~78COUT1_95 ));
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~78 .lut_mask = "ff88";
defparam \__datapath|__alu|__carry_gen|Add0~78 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__carry_gen|Add0~78 .output_mode = "none";
defparam \__datapath|__alu|__carry_gen|Add0~78 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~78 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__carry_gen|Add0~78 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxv_lcell \__datapath|__alu|__carry_gen|Add0~73 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~73_cout0  = CARRY((\__datapath|__Mux2_alu_A|Mux14~4  & (!\__datapath|__Mux1_alu_B|Mux14~3_combout  & !\__datapath|__alu|__carry_gen|Add0~78_cout0 )) # (!\__datapath|__Mux2_alu_A|Mux14~4  & 
// ((!\__datapath|__alu|__carry_gen|Add0~78_cout0 ) # (!\__datapath|__Mux1_alu_B|Mux14~3_combout ))))
// \__datapath|__alu|__carry_gen|Add0~73COUT1_97  = CARRY((\__datapath|__Mux2_alu_A|Mux14~4  & (!\__datapath|__Mux1_alu_B|Mux14~3_combout  & !\__datapath|__alu|__carry_gen|Add0~78COUT1_95 )) # (!\__datapath|__Mux2_alu_A|Mux14~4  & 
// ((!\__datapath|__alu|__carry_gen|Add0~78COUT1_95 ) # (!\__datapath|__Mux1_alu_B|Mux14~3_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux14~4 ),
	.datab(\__datapath|__Mux1_alu_B|Mux14~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\__datapath|__alu|__carry_gen|Add0~78_cout0 ),
	.cin1(\__datapath|__alu|__carry_gen|Add0~78COUT1_95 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~71 ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__carry_gen|Add0~73_cout0 ),
	.cout1(\__datapath|__alu|__carry_gen|Add0~73COUT1_97 ));
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~73 .cin0_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~73 .cin1_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~73 .lut_mask = "ff17";
defparam \__datapath|__alu|__carry_gen|Add0~73 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__carry_gen|Add0~73 .output_mode = "none";
defparam \__datapath|__alu|__carry_gen|Add0~73 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~73 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__carry_gen|Add0~73 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxv_lcell \__datapath|__alu|__carry_gen|Add0~68 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~68_cout  = CARRY((\__datapath|__Mux1_alu_B|Mux13~3_combout  & ((\__datapath|__Mux2_alu_A|Mux13~2 ) # (!\__datapath|__alu|__carry_gen|Add0~73COUT1_97 ))) # (!\__datapath|__Mux1_alu_B|Mux13~3_combout  & 
// (\__datapath|__Mux2_alu_A|Mux13~2  & !\__datapath|__alu|__carry_gen|Add0~73COUT1_97 )))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux13~3_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux13~2 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\__datapath|__alu|__carry_gen|Add0~73_cout0 ),
	.cin1(\__datapath|__alu|__carry_gen|Add0~73COUT1_97 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~66 ),
	.regout(),
	.cout(\__datapath|__alu|__carry_gen|Add0~68_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~68 .cin0_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~68 .cin1_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~68 .lut_mask = "ff8e";
defparam \__datapath|__alu|__carry_gen|Add0~68 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__carry_gen|Add0~68 .output_mode = "none";
defparam \__datapath|__alu|__carry_gen|Add0~68 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~68 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__carry_gen|Add0~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxv_lcell \__datapath|__alu|__carry_gen|Add0~63 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~63_cout0  = CARRY((\__datapath|__Mux2_alu_A|Mux12~2  & (!\__datapath|__Mux1_alu_B|Mux12~2_combout  & !\__datapath|__alu|__carry_gen|Add0~68_cout )) # (!\__datapath|__Mux2_alu_A|Mux12~2  & 
// ((!\__datapath|__alu|__carry_gen|Add0~68_cout ) # (!\__datapath|__Mux1_alu_B|Mux12~2_combout ))))
// \__datapath|__alu|__carry_gen|Add0~63COUT1_99  = CARRY((\__datapath|__Mux2_alu_A|Mux12~2  & (!\__datapath|__Mux1_alu_B|Mux12~2_combout  & !\__datapath|__alu|__carry_gen|Add0~68_cout )) # (!\__datapath|__Mux2_alu_A|Mux12~2  & 
// ((!\__datapath|__alu|__carry_gen|Add0~68_cout ) # (!\__datapath|__Mux1_alu_B|Mux12~2_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux12~2 ),
	.datab(\__datapath|__Mux1_alu_B|Mux12~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__carry_gen|Add0~68_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~61 ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__carry_gen|Add0~63_cout0 ),
	.cout1(\__datapath|__alu|__carry_gen|Add0~63COUT1_99 ));
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~63 .cin_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~63 .lut_mask = "ff17";
defparam \__datapath|__alu|__carry_gen|Add0~63 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__carry_gen|Add0~63 .output_mode = "none";
defparam \__datapath|__alu|__carry_gen|Add0~63 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~63 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__carry_gen|Add0~63 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxv_lcell \__datapath|__alu|__carry_gen|Add0~58 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~58_cout0  = CARRY((\__datapath|__Mux2_alu_A|Mux11~2  & ((\__datapath|__Mux1_alu_B|Mux11~1_combout ) # (!\__datapath|__alu|__carry_gen|Add0~63_cout0 ))) # (!\__datapath|__Mux2_alu_A|Mux11~2  & 
// (\__datapath|__Mux1_alu_B|Mux11~1_combout  & !\__datapath|__alu|__carry_gen|Add0~63_cout0 )))
// \__datapath|__alu|__carry_gen|Add0~58COUT1_101  = CARRY((\__datapath|__Mux2_alu_A|Mux11~2  & ((\__datapath|__Mux1_alu_B|Mux11~1_combout ) # (!\__datapath|__alu|__carry_gen|Add0~63COUT1_99 ))) # (!\__datapath|__Mux2_alu_A|Mux11~2  & 
// (\__datapath|__Mux1_alu_B|Mux11~1_combout  & !\__datapath|__alu|__carry_gen|Add0~63COUT1_99 )))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux11~2 ),
	.datab(\__datapath|__Mux1_alu_B|Mux11~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__carry_gen|Add0~68_cout ),
	.cin0(\__datapath|__alu|__carry_gen|Add0~63_cout0 ),
	.cin1(\__datapath|__alu|__carry_gen|Add0~63COUT1_99 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~56 ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__carry_gen|Add0~58_cout0 ),
	.cout1(\__datapath|__alu|__carry_gen|Add0~58COUT1_101 ));
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~58 .cin0_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~58 .cin1_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~58 .cin_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~58 .lut_mask = "ff8e";
defparam \__datapath|__alu|__carry_gen|Add0~58 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__carry_gen|Add0~58 .output_mode = "none";
defparam \__datapath|__alu|__carry_gen|Add0~58 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~58 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__carry_gen|Add0~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxv_lcell \__datapath|__alu|__carry_gen|Add0~53 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~53_cout0  = CARRY((\__datapath|__Mux2_alu_A|Mux10~2  & (!\__datapath|__Mux1_alu_B|Mux10~1_combout  & !\__datapath|__alu|__carry_gen|Add0~58_cout0 )) # (!\__datapath|__Mux2_alu_A|Mux10~2  & 
// ((!\__datapath|__alu|__carry_gen|Add0~58_cout0 ) # (!\__datapath|__Mux1_alu_B|Mux10~1_combout ))))
// \__datapath|__alu|__carry_gen|Add0~53COUT1_103  = CARRY((\__datapath|__Mux2_alu_A|Mux10~2  & (!\__datapath|__Mux1_alu_B|Mux10~1_combout  & !\__datapath|__alu|__carry_gen|Add0~58COUT1_101 )) # (!\__datapath|__Mux2_alu_A|Mux10~2  & 
// ((!\__datapath|__alu|__carry_gen|Add0~58COUT1_101 ) # (!\__datapath|__Mux1_alu_B|Mux10~1_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux10~2 ),
	.datab(\__datapath|__Mux1_alu_B|Mux10~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__carry_gen|Add0~68_cout ),
	.cin0(\__datapath|__alu|__carry_gen|Add0~58_cout0 ),
	.cin1(\__datapath|__alu|__carry_gen|Add0~58COUT1_101 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~51 ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__carry_gen|Add0~53_cout0 ),
	.cout1(\__datapath|__alu|__carry_gen|Add0~53COUT1_103 ));
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~53 .cin0_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~53 .cin1_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~53 .cin_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~53 .lut_mask = "ff17";
defparam \__datapath|__alu|__carry_gen|Add0~53 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__carry_gen|Add0~53 .output_mode = "none";
defparam \__datapath|__alu|__carry_gen|Add0~53 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~53 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__carry_gen|Add0~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxv_lcell \__datapath|__alu|__carry_gen|Add0~48 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~48_cout0  = CARRY((\__datapath|__Mux1_alu_B|Mux9~0_combout  & ((\__datapath|__Mux2_alu_A|Mux9~2_combout ) # (!\__datapath|__alu|__carry_gen|Add0~53_cout0 ))) # (!\__datapath|__Mux1_alu_B|Mux9~0_combout  & 
// (\__datapath|__Mux2_alu_A|Mux9~2_combout  & !\__datapath|__alu|__carry_gen|Add0~53_cout0 )))
// \__datapath|__alu|__carry_gen|Add0~48COUT1_105  = CARRY((\__datapath|__Mux1_alu_B|Mux9~0_combout  & ((\__datapath|__Mux2_alu_A|Mux9~2_combout ) # (!\__datapath|__alu|__carry_gen|Add0~53COUT1_103 ))) # (!\__datapath|__Mux1_alu_B|Mux9~0_combout  & 
// (\__datapath|__Mux2_alu_A|Mux9~2_combout  & !\__datapath|__alu|__carry_gen|Add0~53COUT1_103 )))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux9~0_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux9~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__carry_gen|Add0~68_cout ),
	.cin0(\__datapath|__alu|__carry_gen|Add0~53_cout0 ),
	.cin1(\__datapath|__alu|__carry_gen|Add0~53COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~46 ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__carry_gen|Add0~48_cout0 ),
	.cout1(\__datapath|__alu|__carry_gen|Add0~48COUT1_105 ));
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~48 .cin0_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~48 .cin1_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~48 .cin_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~48 .lut_mask = "ff8e";
defparam \__datapath|__alu|__carry_gen|Add0~48 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__carry_gen|Add0~48 .output_mode = "none";
defparam \__datapath|__alu|__carry_gen|Add0~48 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~48 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__carry_gen|Add0~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxv_lcell \__datapath|__alu|__carry_gen|Add0~43 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~43_cout  = CARRY((\__datapath|__Mux1_alu_B|Mux8~0_combout  & (!\__datapath|__Mux2_alu_A|Mux8~3_combout  & !\__datapath|__alu|__carry_gen|Add0~48COUT1_105 )) # (!\__datapath|__Mux1_alu_B|Mux8~0_combout  & 
// ((!\__datapath|__alu|__carry_gen|Add0~48COUT1_105 ) # (!\__datapath|__Mux2_alu_A|Mux8~3_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux8~0_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux8~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__carry_gen|Add0~68_cout ),
	.cin0(\__datapath|__alu|__carry_gen|Add0~48_cout0 ),
	.cin1(\__datapath|__alu|__carry_gen|Add0~48COUT1_105 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~41 ),
	.regout(),
	.cout(\__datapath|__alu|__carry_gen|Add0~43_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~43 .cin0_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~43 .cin1_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~43 .cin_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~43 .lut_mask = "ff17";
defparam \__datapath|__alu|__carry_gen|Add0~43 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__carry_gen|Add0~43 .output_mode = "none";
defparam \__datapath|__alu|__carry_gen|Add0~43 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~43 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__carry_gen|Add0~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxv_lcell \__datapath|__alu|__carry_gen|Add0~38 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~38_cout0  = CARRY((\__datapath|__Mux1_alu_B|Mux7~0_combout  & ((\__datapath|__Mux2_alu_A|Mux7~2_combout ) # (!\__datapath|__alu|__carry_gen|Add0~43_cout ))) # (!\__datapath|__Mux1_alu_B|Mux7~0_combout  & 
// (\__datapath|__Mux2_alu_A|Mux7~2_combout  & !\__datapath|__alu|__carry_gen|Add0~43_cout )))
// \__datapath|__alu|__carry_gen|Add0~38COUT1_107  = CARRY((\__datapath|__Mux1_alu_B|Mux7~0_combout  & ((\__datapath|__Mux2_alu_A|Mux7~2_combout ) # (!\__datapath|__alu|__carry_gen|Add0~43_cout ))) # (!\__datapath|__Mux1_alu_B|Mux7~0_combout  & 
// (\__datapath|__Mux2_alu_A|Mux7~2_combout  & !\__datapath|__alu|__carry_gen|Add0~43_cout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux7~0_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux7~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__carry_gen|Add0~43_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~36 ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__carry_gen|Add0~38_cout0 ),
	.cout1(\__datapath|__alu|__carry_gen|Add0~38COUT1_107 ));
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~38 .cin_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~38 .lut_mask = "ff8e";
defparam \__datapath|__alu|__carry_gen|Add0~38 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__carry_gen|Add0~38 .output_mode = "none";
defparam \__datapath|__alu|__carry_gen|Add0~38 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~38 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__carry_gen|Add0~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxv_lcell \__datapath|__alu|__carry_gen|Add0~33 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~33_cout0  = CARRY((\__datapath|__Mux1_alu_B|Mux6~0_combout  & (!\__datapath|__Mux2_alu_A|Mux6~2_combout  & !\__datapath|__alu|__carry_gen|Add0~38_cout0 )) # (!\__datapath|__Mux1_alu_B|Mux6~0_combout  & 
// ((!\__datapath|__alu|__carry_gen|Add0~38_cout0 ) # (!\__datapath|__Mux2_alu_A|Mux6~2_combout ))))
// \__datapath|__alu|__carry_gen|Add0~33COUT1_109  = CARRY((\__datapath|__Mux1_alu_B|Mux6~0_combout  & (!\__datapath|__Mux2_alu_A|Mux6~2_combout  & !\__datapath|__alu|__carry_gen|Add0~38COUT1_107 )) # (!\__datapath|__Mux1_alu_B|Mux6~0_combout  & 
// ((!\__datapath|__alu|__carry_gen|Add0~38COUT1_107 ) # (!\__datapath|__Mux2_alu_A|Mux6~2_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux6~0_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux6~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__carry_gen|Add0~43_cout ),
	.cin0(\__datapath|__alu|__carry_gen|Add0~38_cout0 ),
	.cin1(\__datapath|__alu|__carry_gen|Add0~38COUT1_107 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~31 ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__carry_gen|Add0~33_cout0 ),
	.cout1(\__datapath|__alu|__carry_gen|Add0~33COUT1_109 ));
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~33 .cin0_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~33 .cin1_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~33 .cin_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~33 .lut_mask = "ff17";
defparam \__datapath|__alu|__carry_gen|Add0~33 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__carry_gen|Add0~33 .output_mode = "none";
defparam \__datapath|__alu|__carry_gen|Add0~33 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~33 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__carry_gen|Add0~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxv_lcell \__datapath|__alu|__carry_gen|Add0~28 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~28_cout0  = CARRY((\__datapath|__Mux1_alu_B|Mux5~0_combout  & ((\__datapath|__Mux2_alu_A|Mux5~1_combout ) # (!\__datapath|__alu|__carry_gen|Add0~33_cout0 ))) # (!\__datapath|__Mux1_alu_B|Mux5~0_combout  & 
// (\__datapath|__Mux2_alu_A|Mux5~1_combout  & !\__datapath|__alu|__carry_gen|Add0~33_cout0 )))
// \__datapath|__alu|__carry_gen|Add0~28COUT1_111  = CARRY((\__datapath|__Mux1_alu_B|Mux5~0_combout  & ((\__datapath|__Mux2_alu_A|Mux5~1_combout ) # (!\__datapath|__alu|__carry_gen|Add0~33COUT1_109 ))) # (!\__datapath|__Mux1_alu_B|Mux5~0_combout  & 
// (\__datapath|__Mux2_alu_A|Mux5~1_combout  & !\__datapath|__alu|__carry_gen|Add0~33COUT1_109 )))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux5~0_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__carry_gen|Add0~43_cout ),
	.cin0(\__datapath|__alu|__carry_gen|Add0~33_cout0 ),
	.cin1(\__datapath|__alu|__carry_gen|Add0~33COUT1_109 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~26 ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__carry_gen|Add0~28_cout0 ),
	.cout1(\__datapath|__alu|__carry_gen|Add0~28COUT1_111 ));
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~28 .cin0_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~28 .cin1_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~28 .cin_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~28 .lut_mask = "ff8e";
defparam \__datapath|__alu|__carry_gen|Add0~28 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__carry_gen|Add0~28 .output_mode = "none";
defparam \__datapath|__alu|__carry_gen|Add0~28 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~28 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__carry_gen|Add0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxv_lcell \__datapath|__alu|__carry_gen|Add0~23 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~23_cout0  = CARRY((\__datapath|__Mux2_alu_A|Mux4~1_combout  & (!\__datapath|__Mux1_alu_B|Mux4~0_combout  & !\__datapath|__alu|__carry_gen|Add0~28_cout0 )) # (!\__datapath|__Mux2_alu_A|Mux4~1_combout  & 
// ((!\__datapath|__alu|__carry_gen|Add0~28_cout0 ) # (!\__datapath|__Mux1_alu_B|Mux4~0_combout ))))
// \__datapath|__alu|__carry_gen|Add0~23COUT1_113  = CARRY((\__datapath|__Mux2_alu_A|Mux4~1_combout  & (!\__datapath|__Mux1_alu_B|Mux4~0_combout  & !\__datapath|__alu|__carry_gen|Add0~28COUT1_111 )) # (!\__datapath|__Mux2_alu_A|Mux4~1_combout  & 
// ((!\__datapath|__alu|__carry_gen|Add0~28COUT1_111 ) # (!\__datapath|__Mux1_alu_B|Mux4~0_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux4~1_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux4~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__carry_gen|Add0~43_cout ),
	.cin0(\__datapath|__alu|__carry_gen|Add0~28_cout0 ),
	.cin1(\__datapath|__alu|__carry_gen|Add0~28COUT1_111 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~21 ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__carry_gen|Add0~23_cout0 ),
	.cout1(\__datapath|__alu|__carry_gen|Add0~23COUT1_113 ));
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~23 .cin0_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~23 .cin1_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~23 .cin_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~23 .lut_mask = "ff17";
defparam \__datapath|__alu|__carry_gen|Add0~23 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__carry_gen|Add0~23 .output_mode = "none";
defparam \__datapath|__alu|__carry_gen|Add0~23 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~23 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__carry_gen|Add0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxv_lcell \__datapath|__alu|__carry_gen|Add0~18 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~18_cout  = CARRY((\__datapath|__Mux2_alu_A|Mux3~1_combout  & ((\__datapath|__Mux1_alu_B|Mux3~0_combout ) # (!\__datapath|__alu|__carry_gen|Add0~23COUT1_113 ))) # (!\__datapath|__Mux2_alu_A|Mux3~1_combout  & 
// (\__datapath|__Mux1_alu_B|Mux3~0_combout  & !\__datapath|__alu|__carry_gen|Add0~23COUT1_113 )))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux3~1_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__carry_gen|Add0~43_cout ),
	.cin0(\__datapath|__alu|__carry_gen|Add0~23_cout0 ),
	.cin1(\__datapath|__alu|__carry_gen|Add0~23COUT1_113 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~16 ),
	.regout(),
	.cout(\__datapath|__alu|__carry_gen|Add0~18_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~18 .cin0_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~18 .cin1_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~18 .cin_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~18 .lut_mask = "ff8e";
defparam \__datapath|__alu|__carry_gen|Add0~18 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__carry_gen|Add0~18 .output_mode = "none";
defparam \__datapath|__alu|__carry_gen|Add0~18 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~18 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__carry_gen|Add0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxv_lcell \__datapath|__alu|__carry_gen|Add0~13 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~13_cout0  = CARRY((\__datapath|__Mux2_alu_A|Mux2~2_combout  & (!\__datapath|__Mux1_alu_B|Mux2~0_combout  & !\__datapath|__alu|__carry_gen|Add0~18_cout )) # (!\__datapath|__Mux2_alu_A|Mux2~2_combout  & 
// ((!\__datapath|__alu|__carry_gen|Add0~18_cout ) # (!\__datapath|__Mux1_alu_B|Mux2~0_combout ))))
// \__datapath|__alu|__carry_gen|Add0~13COUT1_115  = CARRY((\__datapath|__Mux2_alu_A|Mux2~2_combout  & (!\__datapath|__Mux1_alu_B|Mux2~0_combout  & !\__datapath|__alu|__carry_gen|Add0~18_cout )) # (!\__datapath|__Mux2_alu_A|Mux2~2_combout  & 
// ((!\__datapath|__alu|__carry_gen|Add0~18_cout ) # (!\__datapath|__Mux1_alu_B|Mux2~0_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux2~2_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__carry_gen|Add0~18_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~11 ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__carry_gen|Add0~13_cout0 ),
	.cout1(\__datapath|__alu|__carry_gen|Add0~13COUT1_115 ));
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~13 .cin_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~13 .lut_mask = "ff17";
defparam \__datapath|__alu|__carry_gen|Add0~13 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__carry_gen|Add0~13 .output_mode = "none";
defparam \__datapath|__alu|__carry_gen|Add0~13 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~13 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__carry_gen|Add0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxv_lcell \__datapath|__alu|__carry_gen|Add0~8 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~8_cout0  = CARRY((\__datapath|__Mux2_alu_A|Mux1~1_combout  & ((\__datapath|__Mux1_alu_B|Mux1~0_combout ) # (!\__datapath|__alu|__carry_gen|Add0~13_cout0 ))) # (!\__datapath|__Mux2_alu_A|Mux1~1_combout  & 
// (\__datapath|__Mux1_alu_B|Mux1~0_combout  & !\__datapath|__alu|__carry_gen|Add0~13_cout0 )))
// \__datapath|__alu|__carry_gen|Add0~8COUT1_117  = CARRY((\__datapath|__Mux2_alu_A|Mux1~1_combout  & ((\__datapath|__Mux1_alu_B|Mux1~0_combout ) # (!\__datapath|__alu|__carry_gen|Add0~13COUT1_115 ))) # (!\__datapath|__Mux2_alu_A|Mux1~1_combout  & 
// (\__datapath|__Mux1_alu_B|Mux1~0_combout  & !\__datapath|__alu|__carry_gen|Add0~13COUT1_115 )))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux1~1_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__carry_gen|Add0~18_cout ),
	.cin0(\__datapath|__alu|__carry_gen|Add0~13_cout0 ),
	.cin1(\__datapath|__alu|__carry_gen|Add0~13COUT1_115 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~6 ),
	.regout(),
	.cout(),
	.cout0(\__datapath|__alu|__carry_gen|Add0~8_cout0 ),
	.cout1(\__datapath|__alu|__carry_gen|Add0~8COUT1_117 ));
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~8 .cin0_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~8 .cin1_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~8 .cin_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~8 .lut_mask = "ff8e";
defparam \__datapath|__alu|__carry_gen|Add0~8 .operation_mode = "arithmetic";
defparam \__datapath|__alu|__carry_gen|Add0~8 .output_mode = "none";
defparam \__datapath|__alu|__carry_gen|Add0~8 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~8 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__carry_gen|Add0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxv_lcell \__datapath|__alu|__carry_gen|Add0~0 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~0_combout  = ((((!\__datapath|__alu|__carry_gen|Add0~18_cout  & \__datapath|__alu|__carry_gen|Add0~8_cout0 ) # (\__datapath|__alu|__carry_gen|Add0~18_cout  & \__datapath|__alu|__carry_gen|Add0~8COUT1_117 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\__datapath|__alu|__carry_gen|Add0~18_cout ),
	.cin0(\__datapath|__alu|__carry_gen|Add0~8_cout0 ),
	.cin1(\__datapath|__alu|__carry_gen|Add0~8COUT1_117 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~0 .cin0_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~0 .cin1_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~0 .cin_used = "true";
defparam \__datapath|__alu|__carry_gen|Add0~0 .lut_mask = "f0f0";
defparam \__datapath|__alu|__carry_gen|Add0~0 .operation_mode = "normal";
defparam \__datapath|__alu|__carry_gen|Add0~0 .output_mode = "comb_only";
defparam \__datapath|__alu|__carry_gen|Add0~0 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~0 .sum_lutc_input = "cin";
defparam \__datapath|__alu|__carry_gen|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxv_lcell \__datapath|__alu|__carry_gen|Add0~5 (
// Equation(s):
// \__datapath|__alu|__carry_gen|Add0~5_combout  = (\__datapath|__Mux1_alu_B|Mux0~1_combout  & (((\__datapath|__Mux2_alu_A|Mux0~1_combout ) # (\__datapath|__alu|__carry_gen|Add0~0_combout )))) # (!\__datapath|__Mux1_alu_B|Mux0~1_combout  & 
// (((\__datapath|__Mux2_alu_A|Mux0~1_combout  & \__datapath|__alu|__carry_gen|Add0~0_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux0~1_combout ),
	.datab(vcc),
	.datac(\__datapath|__Mux2_alu_A|Mux0~1_combout ),
	.datad(\__datapath|__alu|__carry_gen|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|Add0~5 .lut_mask = "faa0";
defparam \__datapath|__alu|__carry_gen|Add0~5 .operation_mode = "normal";
defparam \__datapath|__alu|__carry_gen|Add0~5 .output_mode = "comb_only";
defparam \__datapath|__alu|__carry_gen|Add0~5 .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|Add0~5 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__carry_gen|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxv_lcell \__datapath|__alu|__carry_gen|tmp_carry (
// Equation(s):
// \__datapath|__alu|__carry_gen|tmp_carry~combout  = ((\__controller|ALU_op~regout  & (\__datapath|__alu|__carry_gen|tmp_carry~combout )) # (!\__controller|ALU_op~regout  & ((\__datapath|__alu|__carry_gen|Add0~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|ALU_op~regout ),
	.datac(\__datapath|__alu|__carry_gen|tmp_carry~combout ),
	.datad(\__datapath|__alu|__carry_gen|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__carry_gen|tmp_carry~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__carry_gen|tmp_carry .lut_mask = "f3c0";
defparam \__datapath|__alu|__carry_gen|tmp_carry .operation_mode = "normal";
defparam \__datapath|__alu|__carry_gen|tmp_carry .output_mode = "comb_only";
defparam \__datapath|__alu|__carry_gen|tmp_carry .register_cascade_mode = "off";
defparam \__datapath|__alu|__carry_gen|tmp_carry .sum_lutc_input = "datac";
defparam \__datapath|__alu|__carry_gen|tmp_carry .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxv_lcell \__datapath|__CZ|C (
// Equation(s):
// \__datapath|__CZ|C~combout  = ((GLOBAL(\__controller|CZ_en~regout ) & (\__datapath|__CZ|C~combout )) # (!GLOBAL(\__controller|CZ_en~regout ) & ((\__datapath|__alu|__carry_gen|tmp_carry~combout ))))

	.clk(gnd),
	.dataa(\__datapath|__CZ|C~combout ),
	.datab(vcc),
	.datac(\__controller|CZ_en~regout ),
	.datad(\__datapath|__alu|__carry_gen|tmp_carry~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__CZ|C~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__CZ|C .lut_mask = "afa0";
defparam \__datapath|__CZ|C .operation_mode = "normal";
defparam \__datapath|__CZ|C .output_mode = "comb_only";
defparam \__datapath|__CZ|C .register_cascade_mode = "off";
defparam \__datapath|__CZ|C .sum_lutc_input = "datac";
defparam \__datapath|__CZ|C .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxv_lcell \__datapath|__alu|zero~3 (
// Equation(s):
// \__datapath|__alu|zero~3_combout  = (\__datapath|__alu|__add|Add0~12_combout ) # (((\__datapath|__alu|__add|Add0~11_combout ) # (\__datapath|__alu|__add|Add0~13_combout )))

	.clk(gnd),
	.dataa(\__datapath|__alu|__add|Add0~12_combout ),
	.datab(vcc),
	.datac(\__datapath|__alu|__add|Add0~11_combout ),
	.datad(\__datapath|__alu|__add|Add0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|zero~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|zero~3 .lut_mask = "fffa";
defparam \__datapath|__alu|zero~3 .operation_mode = "normal";
defparam \__datapath|__alu|zero~3 .output_mode = "comb_only";
defparam \__datapath|__alu|zero~3 .register_cascade_mode = "off";
defparam \__datapath|__alu|zero~3 .sum_lutc_input = "datac";
defparam \__datapath|__alu|zero~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxv_lcell \__datapath|__alu|zero~4 (
// Equation(s):
// \__datapath|__alu|zero~4_combout  = (\__datapath|__alu|__add|Add0~14_combout ) # ((\__controller|ALU_op~regout  & (!\__datapath|__alu|__nand|out~0_combout )) # (!\__controller|ALU_op~regout  & ((\__datapath|__alu|__add|out[15]~75_combout ))))

	.clk(gnd),
	.dataa(\__controller|ALU_op~regout ),
	.datab(\__datapath|__alu|__nand|out~0_combout ),
	.datac(\__datapath|__alu|__add|Add0~14_combout ),
	.datad(\__datapath|__alu|__add|out[15]~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|zero~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|zero~4 .lut_mask = "f7f2";
defparam \__datapath|__alu|zero~4 .operation_mode = "normal";
defparam \__datapath|__alu|zero~4 .output_mode = "comb_only";
defparam \__datapath|__alu|zero~4 .register_cascade_mode = "off";
defparam \__datapath|__alu|zero~4 .sum_lutc_input = "datac";
defparam \__datapath|__alu|zero~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxv_lcell \__datapath|__alu|__add|Add0~7 (
// Equation(s):
// \__datapath|__alu|__add|Add0~7_combout  = (\__controller|ALU_op~regout  & (((!\__datapath|__Mux1_alu_B|Mux11~1_combout )) # (!\__datapath|__Mux2_alu_A|Mux11~2 ))) # (!\__controller|ALU_op~regout  & (((\__datapath|__alu|__add|out[4]~35_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux11~2 ),
	.datab(\__datapath|__Mux1_alu_B|Mux11~1_combout ),
	.datac(\__datapath|__alu|__add|out[4]~35_combout ),
	.datad(\__controller|ALU_op~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|Add0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|Add0~7 .lut_mask = "77f0";
defparam \__datapath|__alu|__add|Add0~7 .operation_mode = "normal";
defparam \__datapath|__alu|__add|Add0~7 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|Add0~7 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|Add0~7 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|Add0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxv_lcell \__datapath|__alu|zero~2 (
// Equation(s):
// \__datapath|__alu|zero~2_combout  = (\__datapath|__alu|__add|Add0~7_combout ) # ((\__datapath|__alu|__add|Add0~9_combout ) # ((\__datapath|__alu|__add|Add0~10_combout ) # (\__datapath|__alu|__add|Add0~8_combout )))

	.clk(gnd),
	.dataa(\__datapath|__alu|__add|Add0~7_combout ),
	.datab(\__datapath|__alu|__add|Add0~9_combout ),
	.datac(\__datapath|__alu|__add|Add0~10_combout ),
	.datad(\__datapath|__alu|__add|Add0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|zero~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|zero~2 .lut_mask = "fffe";
defparam \__datapath|__alu|zero~2 .operation_mode = "normal";
defparam \__datapath|__alu|zero~2 .output_mode = "comb_only";
defparam \__datapath|__alu|zero~2 .register_cascade_mode = "off";
defparam \__datapath|__alu|zero~2 .sum_lutc_input = "datac";
defparam \__datapath|__alu|zero~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxv_lcell \__datapath|__alu|zero~0 (
// Equation(s):
// \__datapath|__alu|zero~0_combout  = (\__datapath|__alu|__add|Add0~4_combout ) # ((\__datapath|__alu|__add|Add0~5_combout ) # ((\__datapath|__alu|__add|Add0~6_combout ) # (\__datapath|__alu|__add|Add0~0_combout )))

	.clk(gnd),
	.dataa(\__datapath|__alu|__add|Add0~4_combout ),
	.datab(\__datapath|__alu|__add|Add0~5_combout ),
	.datac(\__datapath|__alu|__add|Add0~6_combout ),
	.datad(\__datapath|__alu|__add|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|zero~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|zero~0 .lut_mask = "fffe";
defparam \__datapath|__alu|zero~0 .operation_mode = "normal";
defparam \__datapath|__alu|zero~0 .output_mode = "comb_only";
defparam \__datapath|__alu|zero~0 .register_cascade_mode = "off";
defparam \__datapath|__alu|zero~0 .sum_lutc_input = "datac";
defparam \__datapath|__alu|zero~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxv_lcell \__datapath|__alu|zero~1 (
// Equation(s):
// \__datapath|__alu|zero~1_combout  = (\__datapath|__alu|__add|Add0~3_combout ) # ((\__datapath|__alu|__add|Add0~1_combout ) # ((\__datapath|__alu|__add|Add0~2_combout ) # (\__datapath|__alu|zero~0_combout )))

	.clk(gnd),
	.dataa(\__datapath|__alu|__add|Add0~3_combout ),
	.datab(\__datapath|__alu|__add|Add0~1_combout ),
	.datac(\__datapath|__alu|__add|Add0~2_combout ),
	.datad(\__datapath|__alu|zero~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|zero~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|zero~1 .lut_mask = "fffe";
defparam \__datapath|__alu|zero~1 .operation_mode = "normal";
defparam \__datapath|__alu|zero~1 .output_mode = "comb_only";
defparam \__datapath|__alu|zero~1 .register_cascade_mode = "off";
defparam \__datapath|__alu|zero~1 .sum_lutc_input = "datac";
defparam \__datapath|__alu|zero~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxv_lcell \__datapath|__alu|zero~5 (
// Equation(s):
// \__datapath|__alu|zero~5_combout  = (\__datapath|__alu|zero~3_combout ) # ((\__datapath|__alu|zero~4_combout ) # ((\__datapath|__alu|zero~2_combout ) # (\__datapath|__alu|zero~1_combout )))

	.clk(gnd),
	.dataa(\__datapath|__alu|zero~3_combout ),
	.datab(\__datapath|__alu|zero~4_combout ),
	.datac(\__datapath|__alu|zero~2_combout ),
	.datad(\__datapath|__alu|zero~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|zero~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|zero~5 .lut_mask = "fffe";
defparam \__datapath|__alu|zero~5 .operation_mode = "normal";
defparam \__datapath|__alu|zero~5 .output_mode = "comb_only";
defparam \__datapath|__alu|zero~5 .register_cascade_mode = "off";
defparam \__datapath|__alu|zero~5 .sum_lutc_input = "datac";
defparam \__datapath|__alu|zero~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxv_lcell \__datapath|__CZ|Z (
// Equation(s):
// \__datapath|__CZ|Z~combout  = ((GLOBAL(\__controller|CZ_en~regout ) & (\__datapath|__CZ|Z~combout )) # (!GLOBAL(\__controller|CZ_en~regout ) & ((!\__datapath|__alu|zero~5_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__CZ|Z~combout ),
	.datab(vcc),
	.datac(\__controller|CZ_en~regout ),
	.datad(\__datapath|__alu|zero~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__CZ|Z~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__CZ|Z .lut_mask = "a0af";
defparam \__datapath|__CZ|Z .operation_mode = "normal";
defparam \__datapath|__CZ|Z .output_mode = "comb_only";
defparam \__datapath|__CZ|Z .register_cascade_mode = "off";
defparam \__datapath|__CZ|Z .sum_lutc_input = "datac";
defparam \__datapath|__CZ|Z .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxv_lcell \__datapath|__Mux3_RF_wen|Mux0~1 (
// Equation(s):
// \__datapath|__Mux3_RF_wen|Mux0~1_combout  = (\__datapath|__IR|out [0] & ((\__datapath|__IR|out [1]) # ((!\__datapath|__CZ|Z~combout )))) # (!\__datapath|__IR|out [0] & (\__datapath|__IR|out [1] & (!\__datapath|__CZ|C~combout )))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [0]),
	.datab(\__datapath|__IR|out [1]),
	.datac(\__datapath|__CZ|C~combout ),
	.datad(\__datapath|__CZ|Z~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux3_RF_wen|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux3_RF_wen|Mux0~1 .lut_mask = "8cae";
defparam \__datapath|__Mux3_RF_wen|Mux0~1 .operation_mode = "normal";
defparam \__datapath|__Mux3_RF_wen|Mux0~1 .output_mode = "comb_only";
defparam \__datapath|__Mux3_RF_wen|Mux0~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux3_RF_wen|Mux0~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux3_RF_wen|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxv_lcell \__datapath|__Mux3_RF_wen|Mux0~2 (
// Equation(s):
// \__datapath|__Mux3_RF_wen|Mux0~2_combout  = (\__controller|Mux3_RF_wen [0] & (((\__datapath|__Mux3_RF_wen|Mux0~0_combout )))) # (!\__controller|Mux3_RF_wen [0] & (\__controller|Mux3_RF_wen [1] & ((\__datapath|__Mux3_RF_wen|Mux0~1_combout ))))

	.clk(gnd),
	.dataa(\__controller|Mux3_RF_wen [1]),
	.datab(\__controller|Mux3_RF_wen [0]),
	.datac(\__datapath|__Mux3_RF_wen|Mux0~0_combout ),
	.datad(\__datapath|__Mux3_RF_wen|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux3_RF_wen|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux3_RF_wen|Mux0~2 .lut_mask = "e2c0";
defparam \__datapath|__Mux3_RF_wen|Mux0~2 .operation_mode = "normal";
defparam \__datapath|__Mux3_RF_wen|Mux0~2 .output_mode = "comb_only";
defparam \__datapath|__Mux3_RF_wen|Mux0~2 .register_cascade_mode = "off";
defparam \__datapath|__Mux3_RF_wen|Mux0~2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux3_RF_wen|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxv_lcell \__datapath|__RF|a6 (
// Equation(s):
// \__datapath|__RF|a6~combout  = (!\__datapath|__Mux4_RF_wadd|Mux2~combout  & (\__datapath|__Mux4_RF_wadd|Mux0~combout  & (\__datapath|__Mux4_RF_wadd|Mux1~combout  & !\__datapath|__Mux3_RF_wen|Mux0~2_combout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux4_RF_wadd|Mux2~combout ),
	.datab(\__datapath|__Mux4_RF_wadd|Mux0~combout ),
	.datac(\__datapath|__Mux4_RF_wadd|Mux1~combout ),
	.datad(\__datapath|__Mux3_RF_wen|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|a6~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|a6 .lut_mask = "0040";
defparam \__datapath|__RF|a6 .operation_mode = "normal";
defparam \__datapath|__RF|a6 .output_mode = "comb_only";
defparam \__datapath|__RF|a6 .register_cascade_mode = "off";
defparam \__datapath|__RF|a6 .sum_lutc_input = "datac";
defparam \__datapath|__RF|a6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxv_lcell \__datapath|__RF|r6|out[8] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux7~0  = (\__datapath|__IR|out [10] & (((F7_out[8]) # (\__datapath|__IR|out [9])))) # (!\__datapath|__IR|out [10] & (\__datapath|__RF|r4|out [8] & ((!\__datapath|__IR|out [9]))))
// \__datapath|__RF|r6|out [8] = DFFEAS(\__datapath|__RF|__mux1|Mux7~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[8]~14_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [10]),
	.datab(\__datapath|__RF|r4|out [8]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[8]~14_combout ),
	.datad(\__datapath|__IR|out [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux7~0 ),
	.regout(\__datapath|__RF|r6|out [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[8] .lut_mask = "aae4";
defparam \__datapath|__RF|r6|out[8] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[8] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[8] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[8] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxv_lcell \__datapath|__RF|r7|out[8] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux7~1  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|__mux2|Mux7~0  & ((F8_out[8]))) # (!\__datapath|__RF|__mux2|Mux7~0  & (\__datapath|__RF|r5|out [8])))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & 
// (((\__datapath|__RF|__mux2|Mux7~0 ))))
// \__datapath|__RF|r7|out [8] = DFFEAS(\__datapath|__RF|__mux2|Mux7~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[8]~14_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r5|out [8]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[8]~14_combout ),
	.datad(\__datapath|__RF|__mux2|Mux7~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux7~1 ),
	.regout(\__datapath|__RF|r7|out [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[8] .lut_mask = "f588";
defparam \__datapath|__RF|r7|out[8] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[8] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[8] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[8] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxv_lcell \__datapath|__RF|r5|out[8] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux7~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux7~0  & (\__datapath|__RF|r7|out [8])) # (!\__datapath|__RF|__mux1|Mux7~0  & ((F6_out[8]))))) # (!\__datapath|__IR|out [9] & (((\__datapath|__RF|__mux1|Mux7~0 ))))
// \__datapath|__RF|r5|out [8] = DFFEAS(\__datapath|__RF|__mux1|Mux7~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[8]~14_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__RF|r7|out [8]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[8]~14_combout ),
	.datad(\__datapath|__RF|__mux1|Mux7~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux7~1 ),
	.regout(\__datapath|__RF|r5|out [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[8] .lut_mask = "dda0";
defparam \__datapath|__RF|r5|out[8] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[8] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[8] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[8] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N3
maxv_lcell \__datapath|__RF|r0|out[8] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux7~2  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|r1|out [8]) # ((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & (((F1_out[8] & !\__datapath|__Mux5_RF_read2|Mux1~0 ))))
// \__datapath|__RF|r0|out [8] = DFFEAS(\__datapath|__RF|__mux2|Mux7~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , \__datapath|__Mux6_RF_dataIn|out[8]~14_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r1|out [8]),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[8]~14_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux7~2 ),
	.regout(\__datapath|__RF|r0|out [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[8] .lut_mask = "ccb8";
defparam \__datapath|__RF|r0|out[8] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[8] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r0|out[8] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[8] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r0|out[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N8
maxv_lcell \__datapath|__RF|r1|out[8] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux7~2  = (\__datapath|__IR|out [10] & (((\__datapath|__IR|out [9])))) # (!\__datapath|__IR|out [10] & ((\__datapath|__IR|out [9] & ((F2_out[8]))) # (!\__datapath|__IR|out [9] & (\__datapath|__RF|r0|out [8]))))
// \__datapath|__RF|r1|out [8] = DFFEAS(\__datapath|__RF|__mux1|Mux7~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[8]~14_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r0|out [8]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[8]~14_combout ),
	.datad(\__datapath|__IR|out [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux7~2 ),
	.regout(\__datapath|__RF|r1|out [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[8] .lut_mask = "fc22";
defparam \__datapath|__RF|r1|out[8] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[8] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[8] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[8] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N0
maxv_lcell \__datapath|__RF|r3|out[8] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux7~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux7~2  & ((F4_out[8]))) # (!\__datapath|__RF|__mux2|Mux7~2  & (\__datapath|__RF|r2|out [8])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux7~2 ))))
// \__datapath|__RF|r3|out [8] = DFFEAS(\__datapath|__RF|__mux2|Mux7~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[8]~14_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r2|out [8]),
	.datab(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[8]~14_combout ),
	.datad(\__datapath|__RF|__mux2|Mux7~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux7~3 ),
	.regout(\__datapath|__RF|r3|out [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[8] .lut_mask = "f388";
defparam \__datapath|__RF|r3|out[8] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[8] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[8] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[8] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxv_lcell \__datapath|__Mux1_alu_B|Mux7~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux7~0_combout  = (\__datapath|__Mux1_alu_B|Mux0~0_combout  & ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux7~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux7~3 )))))

	.clk(gnd),
	.dataa(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datab(\__datapath|__RF|__mux2|Mux7~1 ),
	.datac(\__datapath|__Mux1_alu_B|Mux0~0_combout ),
	.datad(\__datapath|__RF|__mux2|Mux7~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux7~0 .lut_mask = "d080";
defparam \__datapath|__Mux1_alu_B|Mux7~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux7~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux7~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux7~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxv_lcell \__datapath|__alu|__add|Add0~11 (
// Equation(s):
// \__datapath|__alu|__add|Add0~11_combout  = (\__controller|ALU_op~regout  & (((!\__datapath|__Mux2_alu_A|Mux7~2_combout )) # (!\__datapath|__Mux1_alu_B|Mux7~0_combout ))) # (!\__controller|ALU_op~regout  & (((\__datapath|__alu|__add|out[8]~55_combout ))))

	.clk(gnd),
	.dataa(\__controller|ALU_op~regout ),
	.datab(\__datapath|__Mux1_alu_B|Mux7~0_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux7~2_combout ),
	.datad(\__datapath|__alu|__add|out[8]~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|Add0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|Add0~11 .lut_mask = "7f2a";
defparam \__datapath|__alu|__add|Add0~11 .operation_mode = "normal";
defparam \__datapath|__alu|__add|Add0~11 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|Add0~11 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|Add0~11 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|Add0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxv_lcell \__datapath|__T1|out[8] (
// Equation(s):
// \__datapath|__T1|out [8] = DFFEAS((((!\__controller|T1write~regout  & \__datapath|__alu|__add|Add0~11_combout ))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|T1write~regout ),
	.datad(\__datapath|__alu|__add|Add0~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[8] .lut_mask = "0f00";
defparam \__datapath|__T1|out[8] .operation_mode = "normal";
defparam \__datapath|__T1|out[8] .output_mode = "reg_only";
defparam \__datapath|__T1|out[8] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[8] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxv_lcell \__datapath|__Mux6_RF_dataIn|out[8]~14 (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[8]~14_combout  = ((\__controller|Mux6_RF_dataIn~regout  & ((\__datapath|__T1|out [8]))) # (!\__controller|Mux6_RF_dataIn~regout  & (\__mem|out [8])))

	.clk(gnd),
	.dataa(\__mem|out [8]),
	.datab(vcc),
	.datac(\__controller|Mux6_RF_dataIn~regout ),
	.datad(\__datapath|__T1|out [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[8]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux6_RF_dataIn|out[8]~14 .lut_mask = "fa0a";
defparam \__datapath|__Mux6_RF_dataIn|out[8]~14 .operation_mode = "normal";
defparam \__datapath|__Mux6_RF_dataIn|out[8]~14 .output_mode = "comb_only";
defparam \__datapath|__Mux6_RF_dataIn|out[8]~14 .register_cascade_mode = "off";
defparam \__datapath|__Mux6_RF_dataIn|out[8]~14 .sum_lutc_input = "datac";
defparam \__datapath|__Mux6_RF_dataIn|out[8]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N2
maxv_lcell \__datapath|__RF|r2|out[8] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux7~3  = (\__datapath|__IR|out [10] & ((\__datapath|__RF|__mux1|Mux7~2  & (\__datapath|__RF|r3|out [8])) # (!\__datapath|__RF|__mux1|Mux7~2  & ((F3_out[8]))))) # (!\__datapath|__IR|out [10] & (((\__datapath|__RF|__mux1|Mux7~2 ))))
// \__datapath|__RF|r2|out [8] = DFFEAS(\__datapath|__RF|__mux1|Mux7~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[8]~14_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r3|out [8]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[8]~14_combout ),
	.datad(\__datapath|__RF|__mux1|Mux7~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux7~3 ),
	.regout(\__datapath|__RF|r2|out [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[8] .lut_mask = "bbc0";
defparam \__datapath|__RF|r2|out[8] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[8] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[8] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[8] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxv_lcell \__datapath|__RF|__mux1|Mux7~4 (
// Equation(s):
// \__datapath|__RF|__mux1|Mux7~4_combout  = ((\__datapath|__IR|out [11] & ((\__datapath|__RF|__mux1|Mux7~1 ))) # (!\__datapath|__IR|out [11] & (\__datapath|__RF|__mux1|Mux7~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__IR|out [11]),
	.datac(\__datapath|__RF|__mux1|Mux7~3 ),
	.datad(\__datapath|__RF|__mux1|Mux7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|__mux1|Mux7~4 .lut_mask = "fc30";
defparam \__datapath|__RF|__mux1|Mux7~4 .operation_mode = "normal";
defparam \__datapath|__RF|__mux1|Mux7~4 .output_mode = "comb_only";
defparam \__datapath|__RF|__mux1|Mux7~4 .register_cascade_mode = "off";
defparam \__datapath|__RF|__mux1|Mux7~4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|__mux1|Mux7~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxv_lcell \__datapath|__Mux9_memDataIn|out[8]~14 (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[8]~14_combout  = ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux7~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux7~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__RF|__mux2|Mux7~1 ),
	.datac(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datad(\__datapath|__RF|__mux2|Mux7~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[8]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux9_memDataIn|out[8]~14 .lut_mask = "cfc0";
defparam \__datapath|__Mux9_memDataIn|out[8]~14 .operation_mode = "normal";
defparam \__datapath|__Mux9_memDataIn|out[8]~14 .output_mode = "comb_only";
defparam \__datapath|__Mux9_memDataIn|out[8]~14 .register_cascade_mode = "off";
defparam \__datapath|__Mux9_memDataIn|out[8]~14 .sum_lutc_input = "datac";
defparam \__datapath|__Mux9_memDataIn|out[8]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \__mem|mem[18][8] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[8]~15  = (\__controller|Mux9_memDataIn~regout  & (((\__datapath|__Mux9_memDataIn|out[8]~14_combout )))) # (!\__controller|Mux9_memDataIn~regout  & (\__datapath|__RF|__mux1|Mux7~4_combout ))
// \__mem|mem[18][8]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[8]~15 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux9_memDataIn~regout ),
	.datab(\__datapath|__RF|__mux1|Mux7~4_combout ),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[8]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.regout(\__mem|mem[18][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][8] .lut_mask = "ee44";
defparam \__mem|mem[18][8] .operation_mode = "normal";
defparam \__mem|mem[18][8] .output_mode = "reg_and_comb";
defparam \__mem|mem[18][8] .register_cascade_mode = "off";
defparam \__mem|mem[18][8] .sum_lutc_input = "datac";
defparam \__mem|mem[18][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxv_lcell \__mem|mem[31][8] (
// Equation(s):
// \__mem|mem[31][8]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[8]~15 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][8] .lut_mask = "ff00";
defparam \__mem|mem[31][8] .operation_mode = "normal";
defparam \__mem|mem[31][8] .output_mode = "reg_only";
defparam \__mem|mem[31][8] .register_cascade_mode = "off";
defparam \__mem|mem[31][8] .sum_lutc_input = "datac";
defparam \__mem|mem[31][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxv_lcell \__mem|mem[19][8] (
// Equation(s):
// \__mem|mem[19][8]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , \__datapath|__Mux9_memDataIn|out[8]~15 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][8] .lut_mask = "0000";
defparam \__mem|mem[19][8] .operation_mode = "normal";
defparam \__mem|mem[19][8] .output_mode = "reg_only";
defparam \__mem|mem[19][8] .register_cascade_mode = "off";
defparam \__mem|mem[19][8] .sum_lutc_input = "datac";
defparam \__mem|mem[19][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxv_lcell \__mem|mem[23][8] (
// Equation(s):
// \__mem|Mux7~7  = (\__datapath|__T1|out [3] & (((\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & ((D1_mem[23][8]))) # (!\__datapath|__T1|out [2] & (\__mem|mem[19][8]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[19][8]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~7 ),
	.regout(\__mem|mem[23][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][8] .lut_mask = "fc22";
defparam \__mem|mem[23][8] .operation_mode = "normal";
defparam \__mem|mem[23][8] .output_mode = "comb_only";
defparam \__mem|mem[23][8] .register_cascade_mode = "off";
defparam \__mem|mem[23][8] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxv_lcell \__mem|mem[27][8] (
// Equation(s):
// \__mem|Mux7~8  = (\__datapath|__T1|out [3] & ((\__mem|Mux7~7  & (\__mem|mem[31][8]~regout )) # (!\__mem|Mux7~7  & ((D1_mem[27][8]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux7~7 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[31][8]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__mem|Mux7~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~8 ),
	.regout(\__mem|mem[27][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][8] .lut_mask = "dda0";
defparam \__mem|mem[27][8] .operation_mode = "normal";
defparam \__mem|mem[27][8] .output_mode = "comb_only";
defparam \__mem|mem[27][8] .register_cascade_mode = "off";
defparam \__mem|mem[27][8] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxv_lcell \__mem|mem[30][8] (
// Equation(s):
// \__mem|mem[30][8]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[8]~15 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][8] .lut_mask = "ff00";
defparam \__mem|mem[30][8] .operation_mode = "normal";
defparam \__mem|mem[30][8] .output_mode = "reg_only";
defparam \__mem|mem[30][8] .register_cascade_mode = "off";
defparam \__mem|mem[30][8] .sum_lutc_input = "datac";
defparam \__mem|mem[30][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxv_lcell \__mem|mem[26][8] (
// Equation(s):
// \__mem|Mux7~0  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[26][8]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[18][8]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[18][8]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~0 ),
	.regout(\__mem|mem[26][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][8] .lut_mask = "fa44";
defparam \__mem|mem[26][8] .operation_mode = "normal";
defparam \__mem|mem[26][8] .output_mode = "comb_only";
defparam \__mem|mem[26][8] .register_cascade_mode = "off";
defparam \__mem|mem[26][8] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N0
maxv_lcell \__mem|mem[22][8] (
// Equation(s):
// \__mem|Mux7~1  = (\__datapath|__T1|out [2] & ((\__mem|Mux7~0  & (\__mem|mem[30][8]~regout )) # (!\__mem|Mux7~0  & ((D1_mem[22][8]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux7~0 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[30][8]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__mem|Mux7~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~1 ),
	.regout(\__mem|mem[22][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][8] .lut_mask = "bbc0";
defparam \__mem|mem[22][8] .operation_mode = "normal";
defparam \__mem|mem[22][8] .output_mode = "comb_only";
defparam \__mem|mem[22][8] .register_cascade_mode = "off";
defparam \__mem|mem[22][8] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxv_lcell \__mem|mem[29][8] (
// Equation(s):
// \__mem|mem[29][8]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , \__datapath|__Mux9_memDataIn|out[8]~15 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][8] .lut_mask = "0000";
defparam \__mem|mem[29][8] .operation_mode = "normal";
defparam \__mem|mem[29][8] .output_mode = "reg_only";
defparam \__mem|mem[29][8] .register_cascade_mode = "off";
defparam \__mem|mem[29][8] .sum_lutc_input = "datac";
defparam \__mem|mem[29][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxv_lcell \__mem|mem[17][8] (
// Equation(s):
// \__mem|mem[17][8]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[8]~15 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[17][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][8] .lut_mask = "ff00";
defparam \__mem|mem[17][8] .operation_mode = "normal";
defparam \__mem|mem[17][8] .output_mode = "reg_only";
defparam \__mem|mem[17][8] .register_cascade_mode = "off";
defparam \__mem|mem[17][8] .sum_lutc_input = "datac";
defparam \__mem|mem[17][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxv_lcell \__mem|mem[21][8] (
// Equation(s):
// \__mem|Mux7~2  = (\__datapath|__T1|out [3] & (((\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & ((D1_mem[21][8]))) # (!\__datapath|__T1|out [2] & (\__mem|mem[17][8]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[17][8]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~2 ),
	.regout(\__mem|mem[21][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][8] .lut_mask = "fa44";
defparam \__mem|mem[21][8] .operation_mode = "normal";
defparam \__mem|mem[21][8] .output_mode = "comb_only";
defparam \__mem|mem[21][8] .register_cascade_mode = "off";
defparam \__mem|mem[21][8] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxv_lcell \__mem|mem[25][8] (
// Equation(s):
// \__mem|Mux7~3  = (\__datapath|__T1|out [3] & ((\__mem|Mux7~2  & (\__mem|mem[29][8]~regout )) # (!\__mem|Mux7~2  & ((D1_mem[25][8]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux7~2 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[29][8]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__mem|Mux7~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~3 ),
	.regout(\__mem|mem[25][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][8] .lut_mask = "dda0";
defparam \__mem|mem[25][8] .operation_mode = "normal";
defparam \__mem|mem[25][8] .output_mode = "comb_only";
defparam \__mem|mem[25][8] .register_cascade_mode = "off";
defparam \__mem|mem[25][8] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxv_lcell \__mem|mem[28][8] (
// Equation(s):
// \__mem|mem[28][8]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , \__datapath|__Mux9_memDataIn|out[8]~15 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][8] .lut_mask = "0000";
defparam \__mem|mem[28][8] .operation_mode = "normal";
defparam \__mem|mem[28][8] .output_mode = "reg_only";
defparam \__mem|mem[28][8] .register_cascade_mode = "off";
defparam \__mem|mem[28][8] .sum_lutc_input = "datac";
defparam \__mem|mem[28][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N4
maxv_lcell \__mem|mem[16][8] (
// Equation(s):
// \__mem|mem[16][8]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , \__datapath|__Mux9_memDataIn|out[8]~15 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][8] .lut_mask = "0000";
defparam \__mem|mem[16][8] .operation_mode = "normal";
defparam \__mem|mem[16][8] .output_mode = "reg_only";
defparam \__mem|mem[16][8] .register_cascade_mode = "off";
defparam \__mem|mem[16][8] .sum_lutc_input = "datac";
defparam \__mem|mem[16][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N2
maxv_lcell \__mem|mem[24][8] (
// Equation(s):
// \__mem|Mux7~4  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[24][8]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[16][8]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[16][8]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~4 ),
	.regout(\__mem|mem[24][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][8] .lut_mask = "fc22";
defparam \__mem|mem[24][8] .operation_mode = "normal";
defparam \__mem|mem[24][8] .output_mode = "comb_only";
defparam \__mem|mem[24][8] .register_cascade_mode = "off";
defparam \__mem|mem[24][8] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxv_lcell \__mem|mem[20][8] (
// Equation(s):
// \__mem|Mux7~5  = (\__datapath|__T1|out [2] & ((\__mem|Mux7~4  & (\__mem|mem[28][8]~regout )) # (!\__mem|Mux7~4  & ((D1_mem[20][8]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux7~4 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[28][8]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__mem|Mux7~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~5 ),
	.regout(\__mem|mem[20][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][8] .lut_mask = "dda0";
defparam \__mem|mem[20][8] .operation_mode = "normal";
defparam \__mem|mem[20][8] .output_mode = "comb_only";
defparam \__mem|mem[20][8] .register_cascade_mode = "off";
defparam \__mem|mem[20][8] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxv_lcell \__mem|Mux7~6 (
// Equation(s):
// \__mem|Mux7~6_combout  = (\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1]) # ((\__mem|Mux7~3 )))) # (!\__datapath|__T1|out [0] & (!\__datapath|__T1|out [1] & ((\__mem|Mux7~5 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|Mux7~3 ),
	.datad(\__mem|Mux7~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux7~6 .lut_mask = "b9a8";
defparam \__mem|Mux7~6 .operation_mode = "normal";
defparam \__mem|Mux7~6 .output_mode = "comb_only";
defparam \__mem|Mux7~6 .register_cascade_mode = "off";
defparam \__mem|Mux7~6 .sum_lutc_input = "datac";
defparam \__mem|Mux7~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxv_lcell \__mem|Mux7~9 (
// Equation(s):
// \__mem|Mux7~9_combout  = (\__datapath|__T1|out [1] & ((\__mem|Mux7~6_combout  & (\__mem|Mux7~8 )) # (!\__mem|Mux7~6_combout  & ((\__mem|Mux7~1 ))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux7~6_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux7~8 ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|Mux7~1 ),
	.datad(\__mem|Mux7~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux7~9 .lut_mask = "bbc0";
defparam \__mem|Mux7~9 .operation_mode = "normal";
defparam \__mem|Mux7~9 .output_mode = "comb_only";
defparam \__mem|Mux7~9 .register_cascade_mode = "off";
defparam \__mem|Mux7~9 .sum_lutc_input = "datac";
defparam \__mem|Mux7~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N3
maxv_lcell \__mem|mem[2][8] (
// Equation(s):
// \__mem|mem[2][8]~regout  = DFFEAS((\__mem|Decoder0~4_combout  & (((!\__datapath|__T1|out [4] & \__datapath|__Mux9_memDataIn|out[8]~15 )))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~4_combout ),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][8] .lut_mask = "0a00";
defparam \__mem|mem[2][8] .operation_mode = "normal";
defparam \__mem|mem[2][8] .output_mode = "reg_only";
defparam \__mem|mem[2][8] .register_cascade_mode = "off";
defparam \__mem|mem[2][8] .sum_lutc_input = "datac";
defparam \__mem|mem[2][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N6
maxv_lcell \__mem|mem[0][8] (
// Equation(s):
// \__mem|mem[0][8]~regout  = DFFEAS((!\__datapath|__T1|out [4] & (((\__mem|Decoder0~20_combout  & \__datapath|__Mux9_memDataIn|out[8]~15 )))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(\__mem|Decoder0~20_combout ),
	.datad(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][8] .lut_mask = "5000";
defparam \__mem|mem[0][8] .operation_mode = "normal";
defparam \__mem|mem[0][8] .output_mode = "reg_only";
defparam \__mem|mem[0][8] .register_cascade_mode = "off";
defparam \__mem|mem[0][8] .sum_lutc_input = "datac";
defparam \__mem|mem[0][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N3
maxv_lcell \__mem|mem[1][8] (
// Equation(s):
// \__mem|mem[1][8]~regout  = DFFEAS((\__mem|Decoder0~12_combout  & (((\__datapath|__Mux9_memDataIn|out[8]~15  & !\__datapath|__T1|out [4])))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~12_combout ),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__datapath|__T1|out [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][8] .lut_mask = "00a0";
defparam \__mem|mem[1][8] .operation_mode = "normal";
defparam \__mem|mem[1][8] .output_mode = "reg_only";
defparam \__mem|mem[1][8] .register_cascade_mode = "off";
defparam \__mem|mem[1][8] .sum_lutc_input = "datac";
defparam \__mem|mem[1][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N1
maxv_lcell \__mem|Mux7~14 (
// Equation(s):
// \__mem|Mux7~14_combout  = (\__datapath|__T1|out [0] & (((\__mem|mem[1][8]~regout ) # (\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & (\__mem|mem[0][8]~regout  & ((!\__datapath|__T1|out [1]))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[0][8]~regout ),
	.datac(\__mem|mem[1][8]~regout ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux7~14 .lut_mask = "aae4";
defparam \__mem|Mux7~14 .operation_mode = "normal";
defparam \__mem|Mux7~14 .output_mode = "comb_only";
defparam \__mem|Mux7~14 .register_cascade_mode = "off";
defparam \__mem|Mux7~14 .sum_lutc_input = "datac";
defparam \__mem|Mux7~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxv_lcell \__mem|mem[3][8] (
// Equation(s):
// \__mem|Mux7~15  = (\__datapath|__T1|out [1] & ((\__mem|Mux7~14_combout  & ((D1_mem[3][8]))) # (!\__mem|Mux7~14_combout  & (\__mem|mem[2][8]~regout )))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux7~14_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[2][8]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__mem|Mux7~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~15 ),
	.regout(\__mem|mem[3][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][8] .lut_mask = "f388";
defparam \__mem|mem[3][8] .operation_mode = "normal";
defparam \__mem|mem[3][8] .output_mode = "comb_only";
defparam \__mem|mem[3][8] .register_cascade_mode = "off";
defparam \__mem|mem[3][8] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxv_lcell \__mem|mem[7][8] (
// Equation(s):
// \__mem|mem[7][8]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , \__datapath|__Mux9_memDataIn|out[8]~15 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][8] .lut_mask = "0000";
defparam \__mem|mem[7][8] .operation_mode = "normal";
defparam \__mem|mem[7][8] .output_mode = "reg_only";
defparam \__mem|mem[7][8] .register_cascade_mode = "off";
defparam \__mem|mem[7][8] .sum_lutc_input = "datac";
defparam \__mem|mem[7][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N6
maxv_lcell \__mem|mem[4][8] (
// Equation(s):
// \__mem|mem[4][8]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , \__datapath|__Mux9_memDataIn|out[8]~15 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][8] .lut_mask = "0000";
defparam \__mem|mem[4][8] .operation_mode = "normal";
defparam \__mem|mem[4][8] .output_mode = "reg_only";
defparam \__mem|mem[4][8] .register_cascade_mode = "off";
defparam \__mem|mem[4][8] .sum_lutc_input = "datac";
defparam \__mem|mem[4][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N1
maxv_lcell \__mem|mem[6][8] (
// Equation(s):
// \__mem|Mux7~12  = (\__datapath|__T1|out [1] & (((D1_mem[6][8]) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[4][8]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[4][8]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~12 ),
	.regout(\__mem|mem[6][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][8] .lut_mask = "cce2";
defparam \__mem|mem[6][8] .operation_mode = "normal";
defparam \__mem|mem[6][8] .output_mode = "comb_only";
defparam \__mem|mem[6][8] .register_cascade_mode = "off";
defparam \__mem|mem[6][8] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxv_lcell \__mem|mem[5][8] (
// Equation(s):
// \__mem|Mux7~13  = (\__datapath|__T1|out [0] & ((\__mem|Mux7~12  & (\__mem|mem[7][8]~regout )) # (!\__mem|Mux7~12  & ((D1_mem[5][8]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux7~12 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[7][8]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__mem|Mux7~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~13 ),
	.regout(\__mem|mem[5][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][8] .lut_mask = "dda0";
defparam \__mem|mem[5][8] .operation_mode = "normal";
defparam \__mem|mem[5][8] .output_mode = "comb_only";
defparam \__mem|mem[5][8] .register_cascade_mode = "off";
defparam \__mem|mem[5][8] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N9
maxv_lcell \__mem|Mux7~16 (
// Equation(s):
// \__mem|Mux7~16_combout  = (\__datapath|__T1|out [3] & (((\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & ((\__mem|Mux7~13 ))) # (!\__datapath|__T1|out [2] & (\__mem|Mux7~15 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|Mux7~15 ),
	.datac(\__datapath|__T1|out [2]),
	.datad(\__mem|Mux7~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux7~16 .lut_mask = "f4a4";
defparam \__mem|Mux7~16 .operation_mode = "normal";
defparam \__mem|Mux7~16 .output_mode = "comb_only";
defparam \__mem|Mux7~16 .register_cascade_mode = "off";
defparam \__mem|Mux7~16 .sum_lutc_input = "datac";
defparam \__mem|Mux7~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N5
maxv_lcell \__mem|mem[15][8] (
// Equation(s):
// \__mem|mem[15][8]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[8]~15 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][8] .lut_mask = "ff00";
defparam \__mem|mem[15][8] .operation_mode = "normal";
defparam \__mem|mem[15][8] .output_mode = "reg_only";
defparam \__mem|mem[15][8] .register_cascade_mode = "off";
defparam \__mem|mem[15][8] .sum_lutc_input = "datac";
defparam \__mem|mem[15][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N2
maxv_lcell \__mem|mem[12][8] (
// Equation(s):
// \__mem|mem[12][8]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[8]~15 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][8] .lut_mask = "ff00";
defparam \__mem|mem[12][8] .operation_mode = "normal";
defparam \__mem|mem[12][8] .output_mode = "reg_only";
defparam \__mem|mem[12][8] .register_cascade_mode = "off";
defparam \__mem|mem[12][8] .sum_lutc_input = "datac";
defparam \__mem|mem[12][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N4
maxv_lcell \__mem|mem[14][8] (
// Equation(s):
// \__mem|Mux7~17  = (\__datapath|__T1|out [1] & (((D1_mem[14][8]) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[12][8]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[12][8]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~17 ),
	.regout(\__mem|mem[14][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][8] .lut_mask = "aae4";
defparam \__mem|mem[14][8] .operation_mode = "normal";
defparam \__mem|mem[14][8] .output_mode = "comb_only";
defparam \__mem|mem[14][8] .register_cascade_mode = "off";
defparam \__mem|mem[14][8] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N1
maxv_lcell \__mem|mem[13][8] (
// Equation(s):
// \__mem|Mux7~18  = (\__datapath|__T1|out [0] & ((\__mem|Mux7~17  & (\__mem|mem[15][8]~regout )) # (!\__mem|Mux7~17  & ((D1_mem[13][8]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux7~17 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[15][8]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__mem|Mux7~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~18 ),
	.regout(\__mem|mem[13][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][8] .lut_mask = "bbc0";
defparam \__mem|mem[13][8] .operation_mode = "normal";
defparam \__mem|mem[13][8] .output_mode = "comb_only";
defparam \__mem|mem[13][8] .register_cascade_mode = "off";
defparam \__mem|mem[13][8] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N2
maxv_lcell \__mem|mem[11][8] (
// Equation(s):
// \__mem|mem[11][8]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , \__datapath|__Mux9_memDataIn|out[8]~15 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][8] .lut_mask = "0000";
defparam \__mem|mem[11][8] .operation_mode = "normal";
defparam \__mem|mem[11][8] .output_mode = "reg_only";
defparam \__mem|mem[11][8] .register_cascade_mode = "off";
defparam \__mem|mem[11][8] .sum_lutc_input = "datac";
defparam \__mem|mem[11][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y3_N8
maxv_lcell \__mem|mem[8][8] (
// Equation(s):
// \__mem|mem[8][8]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , \__datapath|__Mux9_memDataIn|out[8]~15 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][8] .lut_mask = "0000";
defparam \__mem|mem[8][8] .operation_mode = "normal";
defparam \__mem|mem[8][8] .output_mode = "reg_only";
defparam \__mem|mem[8][8] .register_cascade_mode = "off";
defparam \__mem|mem[8][8] .sum_lutc_input = "datac";
defparam \__mem|mem[8][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y3_N7
maxv_lcell \__mem|mem[9][8] (
// Equation(s):
// \__mem|Mux7~10  = (\__datapath|__T1|out [0] & (((D1_mem[9][8]) # (\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & (\__mem|mem[8][8]~regout  & ((!\__datapath|__T1|out [1]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[8][8]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~10 ),
	.regout(\__mem|mem[9][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][8] .lut_mask = "cce2";
defparam \__mem|mem[9][8] .operation_mode = "normal";
defparam \__mem|mem[9][8] .output_mode = "comb_only";
defparam \__mem|mem[9][8] .register_cascade_mode = "off";
defparam \__mem|mem[9][8] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N4
maxv_lcell \__mem|mem[10][8] (
// Equation(s):
// \__mem|Mux7~11  = (\__datapath|__T1|out [1] & ((\__mem|Mux7~10  & (\__mem|mem[11][8]~regout )) # (!\__mem|Mux7~10  & ((D1_mem[10][8]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux7~10 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[11][8]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[8]~15 ),
	.datad(\__mem|Mux7~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~11 ),
	.regout(\__mem|mem[10][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][8] .lut_mask = "dda0";
defparam \__mem|mem[10][8] .operation_mode = "normal";
defparam \__mem|mem[10][8] .output_mode = "comb_only";
defparam \__mem|mem[10][8] .register_cascade_mode = "off";
defparam \__mem|mem[10][8] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N7
maxv_lcell \__mem|Mux7~19 (
// Equation(s):
// \__mem|Mux7~19_combout  = (\__datapath|__T1|out [3] & ((\__mem|Mux7~16_combout  & (\__mem|Mux7~18 )) # (!\__mem|Mux7~16_combout  & ((\__mem|Mux7~11 ))))) # (!\__datapath|__T1|out [3] & (\__mem|Mux7~16_combout ))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|Mux7~16_combout ),
	.datac(\__mem|Mux7~18 ),
	.datad(\__mem|Mux7~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux7~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux7~19 .lut_mask = "e6c4";
defparam \__mem|Mux7~19 .operation_mode = "normal";
defparam \__mem|Mux7~19 .output_mode = "comb_only";
defparam \__mem|Mux7~19 .register_cascade_mode = "off";
defparam \__mem|Mux7~19 .sum_lutc_input = "datac";
defparam \__mem|Mux7~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxv_lcell \__mem|out[8] (
// Equation(s):
// \__mem|out [8] = DFFEAS((\__datapath|__T1|out [4] & (((\__mem|Mux7~9_combout )))) # (!\__datapath|__T1|out [4] & (((\__mem|Mux7~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(\__mem|Mux7~9_combout ),
	.datad(\__mem|Mux7~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[8] .lut_mask = "f5a0";
defparam \__mem|out[8] .operation_mode = "normal";
defparam \__mem|out[8] .output_mode = "reg_only";
defparam \__mem|out[8] .register_cascade_mode = "off";
defparam \__mem|out[8] .sum_lutc_input = "datac";
defparam \__mem|out[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxv_lcell \__datapath|__Mux4_RF_wadd|Mux0~0 (
// Equation(s):
// \__datapath|__Mux4_RF_wadd|Mux0~0_combout  = (!\__controller|Mux4_RF_wadd [0] & (((!\__controller|Mux4_RF_wadd [1] & \__datapath|__IR|out [8]))))

	.clk(gnd),
	.dataa(\__controller|Mux4_RF_wadd [0]),
	.datab(vcc),
	.datac(\__controller|Mux4_RF_wadd [1]),
	.datad(\__datapath|__IR|out [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux4_RF_wadd|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux4_RF_wadd|Mux0~0 .lut_mask = "0500";
defparam \__datapath|__Mux4_RF_wadd|Mux0~0 .operation_mode = "normal";
defparam \__datapath|__Mux4_RF_wadd|Mux0~0 .output_mode = "comb_only";
defparam \__datapath|__Mux4_RF_wadd|Mux0~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux4_RF_wadd|Mux0~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux4_RF_wadd|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxv_lcell \__datapath|__Mux4_RF_wadd|Mux0~1 (
// Equation(s):
// \__datapath|__Mux4_RF_wadd|Mux0~1_combout  = (\__datapath|__Mux4_RF_wadd|Mux1~3_combout  & (\__datapath|__Mux4_RF_wadd|Mux0~0_combout  & ((\__datapath|__Mux4_RF_wadd|Mux1~2_combout )))) # (!\__datapath|__Mux4_RF_wadd|Mux1~3_combout  & 
// (((\__controller|counter [2]) # (!\__datapath|__Mux4_RF_wadd|Mux1~2_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux4_RF_wadd|Mux0~0_combout ),
	.datab(\__controller|counter [2]),
	.datac(\__datapath|__Mux4_RF_wadd|Mux1~3_combout ),
	.datad(\__datapath|__Mux4_RF_wadd|Mux1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux4_RF_wadd|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux4_RF_wadd|Mux0~1 .lut_mask = "ac0f";
defparam \__datapath|__Mux4_RF_wadd|Mux0~1 .operation_mode = "normal";
defparam \__datapath|__Mux4_RF_wadd|Mux0~1 .output_mode = "comb_only";
defparam \__datapath|__Mux4_RF_wadd|Mux0~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux4_RF_wadd|Mux0~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux4_RF_wadd|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N7
maxv_lcell \__datapath|__Mux4_RF_wadd|Mux0 (
// Equation(s):
// \__datapath|__Mux4_RF_wadd|Mux0~combout  = (\__datapath|__Mux4_RF_wadd|Mux0~1_combout  & ((\__datapath|__Mux4_RF_wadd|Mux1~0_combout ) # ((\__datapath|__IR|out [11])))) # (!\__datapath|__Mux4_RF_wadd|Mux0~1_combout  & 
// (!\__datapath|__Mux4_RF_wadd|Mux1~0_combout  & ((\__datapath|__IR|out [5]))))

	.clk(gnd),
	.dataa(\__datapath|__Mux4_RF_wadd|Mux0~1_combout ),
	.datab(\__datapath|__Mux4_RF_wadd|Mux1~0_combout ),
	.datac(\__datapath|__IR|out [11]),
	.datad(\__datapath|__IR|out [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux4_RF_wadd|Mux0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux4_RF_wadd|Mux0 .lut_mask = "b9a8";
defparam \__datapath|__Mux4_RF_wadd|Mux0 .operation_mode = "normal";
defparam \__datapath|__Mux4_RF_wadd|Mux0 .output_mode = "comb_only";
defparam \__datapath|__Mux4_RF_wadd|Mux0 .register_cascade_mode = "off";
defparam \__datapath|__Mux4_RF_wadd|Mux0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux4_RF_wadd|Mux0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxv_lcell \__datapath|__RF|a1 (
// Equation(s):
// \__datapath|__RF|a1~combout  = (\__datapath|__Mux4_RF_wadd|Mux2~combout  & (!\__datapath|__Mux4_RF_wadd|Mux0~combout  & (!\__datapath|__Mux4_RF_wadd|Mux1~combout  & !\__datapath|__Mux3_RF_wen|Mux0~2_combout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux4_RF_wadd|Mux2~combout ),
	.datab(\__datapath|__Mux4_RF_wadd|Mux0~combout ),
	.datac(\__datapath|__Mux4_RF_wadd|Mux1~combout ),
	.datad(\__datapath|__Mux3_RF_wen|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|a1~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|a1 .lut_mask = "0002";
defparam \__datapath|__RF|a1 .operation_mode = "normal";
defparam \__datapath|__RF|a1 .output_mode = "comb_only";
defparam \__datapath|__RF|a1 .register_cascade_mode = "off";
defparam \__datapath|__RF|a1 .sum_lutc_input = "datac";
defparam \__datapath|__RF|a1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N9
maxv_lcell \__datapath|__RF|r1|out[4] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux11~2  = (\__datapath|__IR|out [9] & (((F2_out[4]) # (\__datapath|__IR|out [10])))) # (!\__datapath|__IR|out [9] & (\__datapath|__RF|r0|out [4] & ((!\__datapath|__IR|out [10]))))
// \__datapath|__RF|r1|out [4] = DFFEAS(\__datapath|__RF|__mux1|Mux11~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[4]~3_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__RF|r0|out [4]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[4]~3_combout ),
	.datad(\__datapath|__IR|out [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux11~2 ),
	.regout(\__datapath|__RF|r1|out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[4] .lut_mask = "aae4";
defparam \__datapath|__RF|r1|out[4] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[4] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[4] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[4] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxv_lcell \__datapath|__RF|r2|out[4] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux11~3  = (\__datapath|__RF|__mux1|Mux11~2  & ((\__datapath|__RF|r3|out [4]) # ((!\__datapath|__IR|out [10])))) # (!\__datapath|__RF|__mux1|Mux11~2  & (((F3_out[4] & \__datapath|__IR|out [10]))))
// \__datapath|__RF|r2|out [4] = DFFEAS(\__datapath|__RF|__mux1|Mux11~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[4]~3_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r3|out [4]),
	.datab(\__datapath|__RF|__mux1|Mux11~2 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[4]~3_combout ),
	.datad(\__datapath|__IR|out [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux11~3 ),
	.regout(\__datapath|__RF|r2|out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[4] .lut_mask = "b8cc";
defparam \__datapath|__RF|r2|out[4] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[4] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[4] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[4] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxv_lcell \__datapath|__RF|__mux1|Mux11~4 (
// Equation(s):
// \__datapath|__RF|__mux1|Mux11~4_combout  = (\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux11~1 )))) # (!\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux11~3 ))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [11]),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux11~3 ),
	.datad(\__datapath|__RF|__mux1|Mux11~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux11~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|__mux1|Mux11~4 .lut_mask = "fa50";
defparam \__datapath|__RF|__mux1|Mux11~4 .operation_mode = "normal";
defparam \__datapath|__RF|__mux1|Mux11~4 .output_mode = "comb_only";
defparam \__datapath|__RF|__mux1|Mux11~4 .register_cascade_mode = "off";
defparam \__datapath|__RF|__mux1|Mux11~4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|__mux1|Mux11~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxv_lcell \__datapath|__Mux9_memDataIn|out[4]~26 (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[4]~26_combout  = ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux11~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux11~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux11~1 ),
	.datad(\__datapath|__RF|__mux2|Mux11~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[4]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux9_memDataIn|out[4]~26 .lut_mask = "f3c0";
defparam \__datapath|__Mux9_memDataIn|out[4]~26 .operation_mode = "normal";
defparam \__datapath|__Mux9_memDataIn|out[4]~26 .output_mode = "comb_only";
defparam \__datapath|__Mux9_memDataIn|out[4]~26 .register_cascade_mode = "off";
defparam \__datapath|__Mux9_memDataIn|out[4]~26 .sum_lutc_input = "datac";
defparam \__datapath|__Mux9_memDataIn|out[4]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxv_lcell \__mem|mem[17][4] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[4]~27  = (\__controller|Mux9_memDataIn~regout  & (((\__datapath|__Mux9_memDataIn|out[4]~26_combout )))) # (!\__controller|Mux9_memDataIn~regout  & (((\__datapath|__RF|__mux1|Mux11~4_combout ))))
// \__mem|mem[17][4]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[4]~27 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux9_memDataIn~regout ),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux11~4_combout ),
	.datad(\__datapath|__Mux9_memDataIn|out[4]~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.regout(\__mem|mem[17][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][4] .lut_mask = "fa50";
defparam \__mem|mem[17][4] .operation_mode = "normal";
defparam \__mem|mem[17][4] .output_mode = "reg_and_comb";
defparam \__mem|mem[17][4] .register_cascade_mode = "off";
defparam \__mem|mem[17][4] .sum_lutc_input = "datac";
defparam \__mem|mem[17][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N5
maxv_lcell \__mem|mem[31][4] (
// Equation(s):
// \__mem|mem[31][4]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[4]~27 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][4] .lut_mask = "ff00";
defparam \__mem|mem[31][4] .operation_mode = "normal";
defparam \__mem|mem[31][4] .output_mode = "reg_only";
defparam \__mem|mem[31][4] .register_cascade_mode = "off";
defparam \__mem|mem[31][4] .sum_lutc_input = "datac";
defparam \__mem|mem[31][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N2
maxv_lcell \__mem|mem[19][4] (
// Equation(s):
// \__mem|mem[19][4]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , \__datapath|__Mux9_memDataIn|out[4]~27 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][4] .lut_mask = "0000";
defparam \__mem|mem[19][4] .operation_mode = "normal";
defparam \__mem|mem[19][4] .output_mode = "reg_only";
defparam \__mem|mem[19][4] .register_cascade_mode = "off";
defparam \__mem|mem[19][4] .sum_lutc_input = "datac";
defparam \__mem|mem[19][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N5
maxv_lcell \__mem|mem[27][4] (
// Equation(s):
// \__mem|Mux11~7  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[27][4]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[19][4]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[19][4]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~7 ),
	.regout(\__mem|mem[27][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][4] .lut_mask = "fa44";
defparam \__mem|mem[27][4] .operation_mode = "normal";
defparam \__mem|mem[27][4] .output_mode = "comb_only";
defparam \__mem|mem[27][4] .register_cascade_mode = "off";
defparam \__mem|mem[27][4] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N3
maxv_lcell \__mem|mem[23][4] (
// Equation(s):
// \__mem|Mux11~8  = (\__datapath|__T1|out [2] & ((\__mem|Mux11~7  & (\__mem|mem[31][4]~regout )) # (!\__mem|Mux11~7  & ((D1_mem[23][4]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux11~7 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[31][4]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(\__mem|Mux11~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~8 ),
	.regout(\__mem|mem[23][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][4] .lut_mask = "dda0";
defparam \__mem|mem[23][4] .operation_mode = "normal";
defparam \__mem|mem[23][4] .output_mode = "comb_only";
defparam \__mem|mem[23][4] .register_cascade_mode = "off";
defparam \__mem|mem[23][4] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxv_lcell \__mem|mem[25][4] (
// Equation(s):
// \__mem|Mux11~0  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[25][4]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[17][4]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[17][4]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~0 ),
	.regout(\__mem|mem[25][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][4] .lut_mask = "fa44";
defparam \__mem|mem[25][4] .operation_mode = "normal";
defparam \__mem|mem[25][4] .output_mode = "comb_only";
defparam \__mem|mem[25][4] .register_cascade_mode = "off";
defparam \__mem|mem[25][4] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxv_lcell \__mem|mem[29][4] (
// Equation(s):
// \__mem|mem[29][4]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , \__datapath|__Mux9_memDataIn|out[4]~27 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][4] .lut_mask = "0000";
defparam \__mem|mem[29][4] .operation_mode = "normal";
defparam \__mem|mem[29][4] .output_mode = "reg_only";
defparam \__mem|mem[29][4] .register_cascade_mode = "off";
defparam \__mem|mem[29][4] .sum_lutc_input = "datac";
defparam \__mem|mem[29][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxv_lcell \__mem|mem[21][4] (
// Equation(s):
// \__mem|Mux11~1  = (\__datapath|__T1|out [2] & ((\__mem|Mux11~0  & ((\__mem|mem[29][4]~regout ))) # (!\__mem|Mux11~0  & (D1_mem[21][4])))) # (!\__datapath|__T1|out [2] & (\__mem|Mux11~0 ))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|Mux11~0 ),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(\__mem|mem[29][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~1 ),
	.regout(\__mem|mem[21][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][4] .lut_mask = "ec64";
defparam \__mem|mem[21][4] .operation_mode = "normal";
defparam \__mem|mem[21][4] .output_mode = "comb_only";
defparam \__mem|mem[21][4] .register_cascade_mode = "off";
defparam \__mem|mem[21][4] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N9
maxv_lcell \__mem|mem[30][4] (
// Equation(s):
// \__mem|mem[30][4]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , \__datapath|__Mux9_memDataIn|out[4]~27 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][4] .lut_mask = "0000";
defparam \__mem|mem[30][4] .operation_mode = "normal";
defparam \__mem|mem[30][4] .output_mode = "reg_only";
defparam \__mem|mem[30][4] .register_cascade_mode = "off";
defparam \__mem|mem[30][4] .sum_lutc_input = "datac";
defparam \__mem|mem[30][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N9
maxv_lcell \__mem|mem[18][4] (
// Equation(s):
// \__mem|mem[18][4]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , \__datapath|__Mux9_memDataIn|out[4]~27 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[18][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][4] .lut_mask = "0000";
defparam \__mem|mem[18][4] .operation_mode = "normal";
defparam \__mem|mem[18][4] .output_mode = "reg_only";
defparam \__mem|mem[18][4] .register_cascade_mode = "off";
defparam \__mem|mem[18][4] .sum_lutc_input = "datac";
defparam \__mem|mem[18][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxv_lcell \__mem|mem[22][4] (
// Equation(s):
// \__mem|Mux11~2  = (\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3]) # ((D1_mem[22][4])))) # (!\__datapath|__T1|out [2] & (!\__datapath|__T1|out [3] & ((\__mem|mem[18][4]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(\__mem|mem[18][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~2 ),
	.regout(\__mem|mem[22][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][4] .lut_mask = "b9a8";
defparam \__mem|mem[22][4] .operation_mode = "normal";
defparam \__mem|mem[22][4] .output_mode = "comb_only";
defparam \__mem|mem[22][4] .register_cascade_mode = "off";
defparam \__mem|mem[22][4] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxv_lcell \__mem|mem[26][4] (
// Equation(s):
// \__mem|Mux11~3  = (\__datapath|__T1|out [3] & ((\__mem|Mux11~2  & (\__mem|mem[30][4]~regout )) # (!\__mem|Mux11~2  & ((D1_mem[26][4]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux11~2 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[30][4]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(\__mem|Mux11~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~3 ),
	.regout(\__mem|mem[26][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][4] .lut_mask = "bbc0";
defparam \__mem|mem[26][4] .operation_mode = "normal";
defparam \__mem|mem[26][4] .output_mode = "comb_only";
defparam \__mem|mem[26][4] .register_cascade_mode = "off";
defparam \__mem|mem[26][4] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N5
maxv_lcell \__mem|mem[28][4] (
// Equation(s):
// \__mem|mem[28][4]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[4]~27 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][4] .lut_mask = "ff00";
defparam \__mem|mem[28][4] .operation_mode = "normal";
defparam \__mem|mem[28][4] .output_mode = "reg_only";
defparam \__mem|mem[28][4] .register_cascade_mode = "off";
defparam \__mem|mem[28][4] .sum_lutc_input = "datac";
defparam \__mem|mem[28][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N2
maxv_lcell \__mem|mem[16][4] (
// Equation(s):
// \__mem|mem[16][4]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , \__datapath|__Mux9_memDataIn|out[4]~27 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][4] .lut_mask = "0000";
defparam \__mem|mem[16][4] .operation_mode = "normal";
defparam \__mem|mem[16][4] .output_mode = "reg_only";
defparam \__mem|mem[16][4] .register_cascade_mode = "off";
defparam \__mem|mem[16][4] .sum_lutc_input = "datac";
defparam \__mem|mem[16][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N0
maxv_lcell \__mem|mem[20][4] (
// Equation(s):
// \__mem|Mux11~4  = (\__datapath|__T1|out [3] & (\__datapath|__T1|out [2])) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & (D1_mem[20][4])) # (!\__datapath|__T1|out [2] & ((\__mem|mem[16][4]~regout )))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(\__mem|mem[16][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~4 ),
	.regout(\__mem|mem[20][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][4] .lut_mask = "d9c8";
defparam \__mem|mem[20][4] .operation_mode = "normal";
defparam \__mem|mem[20][4] .output_mode = "comb_only";
defparam \__mem|mem[20][4] .register_cascade_mode = "off";
defparam \__mem|mem[20][4] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N2
maxv_lcell \__mem|mem[24][4] (
// Equation(s):
// \__mem|Mux11~5  = (\__datapath|__T1|out [3] & ((\__mem|Mux11~4  & (\__mem|mem[28][4]~regout )) # (!\__mem|Mux11~4  & ((D1_mem[24][4]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux11~4 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[28][4]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(\__mem|Mux11~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~5 ),
	.regout(\__mem|mem[24][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][4] .lut_mask = "bbc0";
defparam \__mem|mem[24][4] .operation_mode = "normal";
defparam \__mem|mem[24][4] .output_mode = "comb_only";
defparam \__mem|mem[24][4] .register_cascade_mode = "off";
defparam \__mem|mem[24][4] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N9
maxv_lcell \__mem|Mux11~6 (
// Equation(s):
// \__mem|Mux11~6_combout  = (\__datapath|__T1|out [0] & (\__datapath|__T1|out [1])) # (!\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1] & (\__mem|Mux11~3 )) # (!\__datapath|__T1|out [1] & ((\__mem|Mux11~5 )))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|Mux11~3 ),
	.datad(\__mem|Mux11~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux11~6 .lut_mask = "d9c8";
defparam \__mem|Mux11~6 .operation_mode = "normal";
defparam \__mem|Mux11~6 .output_mode = "comb_only";
defparam \__mem|Mux11~6 .register_cascade_mode = "off";
defparam \__mem|Mux11~6 .sum_lutc_input = "datac";
defparam \__mem|Mux11~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N7
maxv_lcell \__mem|Mux11~9 (
// Equation(s):
// \__mem|Mux11~9_combout  = (\__datapath|__T1|out [0] & ((\__mem|Mux11~6_combout  & (\__mem|Mux11~8 )) # (!\__mem|Mux11~6_combout  & ((\__mem|Mux11~1 ))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux11~6_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux11~8 ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__mem|Mux11~1 ),
	.datad(\__mem|Mux11~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux11~9 .lut_mask = "bbc0";
defparam \__mem|Mux11~9 .operation_mode = "normal";
defparam \__mem|Mux11~9 .output_mode = "comb_only";
defparam \__mem|Mux11~9 .register_cascade_mode = "off";
defparam \__mem|Mux11~9 .sum_lutc_input = "datac";
defparam \__mem|Mux11~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxv_lcell \__mem|mem[7][4] (
// Equation(s):
// \__mem|mem[7][4]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , \__datapath|__Mux9_memDataIn|out[4]~27 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][4] .lut_mask = "0000";
defparam \__mem|mem[7][4] .operation_mode = "normal";
defparam \__mem|mem[7][4] .output_mode = "reg_only";
defparam \__mem|mem[7][4] .register_cascade_mode = "off";
defparam \__mem|mem[7][4] .sum_lutc_input = "datac";
defparam \__mem|mem[7][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N4
maxv_lcell \__mem|mem[4][4] (
// Equation(s):
// \__mem|mem[4][4]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , \__datapath|__Mux9_memDataIn|out[4]~27 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][4] .lut_mask = "0000";
defparam \__mem|mem[4][4] .operation_mode = "normal";
defparam \__mem|mem[4][4] .output_mode = "reg_only";
defparam \__mem|mem[4][4] .register_cascade_mode = "off";
defparam \__mem|mem[4][4] .sum_lutc_input = "datac";
defparam \__mem|mem[4][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N8
maxv_lcell \__mem|mem[5][4] (
// Equation(s):
// \__mem|Mux11~10  = (\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1]) # ((D1_mem[5][4])))) # (!\__datapath|__T1|out [0] & (!\__datapath|__T1|out [1] & ((\__mem|mem[4][4]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(\__mem|mem[4][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~10 ),
	.regout(\__mem|mem[5][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][4] .lut_mask = "b9a8";
defparam \__mem|mem[5][4] .operation_mode = "normal";
defparam \__mem|mem[5][4] .output_mode = "comb_only";
defparam \__mem|mem[5][4] .register_cascade_mode = "off";
defparam \__mem|mem[5][4] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxv_lcell \__mem|mem[6][4] (
// Equation(s):
// \__mem|Mux11~11  = (\__datapath|__T1|out [1] & ((\__mem|Mux11~10  & (\__mem|mem[7][4]~regout )) # (!\__mem|Mux11~10  & ((D1_mem[6][4]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux11~10 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[7][4]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(\__mem|Mux11~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~11 ),
	.regout(\__mem|mem[6][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][4] .lut_mask = "bbc0";
defparam \__mem|mem[6][4] .operation_mode = "normal";
defparam \__mem|mem[6][4] .output_mode = "comb_only";
defparam \__mem|mem[6][4] .register_cascade_mode = "off";
defparam \__mem|mem[6][4] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N4
maxv_lcell \__mem|mem[11][4] (
// Equation(s):
// \__mem|mem[11][4]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , \__datapath|__Mux9_memDataIn|out[4]~27 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][4] .lut_mask = "0000";
defparam \__mem|mem[11][4] .operation_mode = "normal";
defparam \__mem|mem[11][4] .output_mode = "reg_only";
defparam \__mem|mem[11][4] .register_cascade_mode = "off";
defparam \__mem|mem[11][4] .sum_lutc_input = "datac";
defparam \__mem|mem[11][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N6
maxv_lcell \__mem|mem[8][4] (
// Equation(s):
// \__mem|mem[8][4]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , \__datapath|__Mux9_memDataIn|out[4]~27 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][4] .lut_mask = "0000";
defparam \__mem|mem[8][4] .operation_mode = "normal";
defparam \__mem|mem[8][4] .output_mode = "reg_only";
defparam \__mem|mem[8][4] .register_cascade_mode = "off";
defparam \__mem|mem[8][4] .sum_lutc_input = "datac";
defparam \__mem|mem[8][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxv_lcell \__mem|mem[10][4] (
// Equation(s):
// \__mem|Mux11~12  = (\__datapath|__T1|out [0] & (((\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1] & ((D1_mem[10][4]))) # (!\__datapath|__T1|out [1] & (\__mem|mem[8][4]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[8][4]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~12 ),
	.regout(\__mem|mem[10][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][4] .lut_mask = "fc22";
defparam \__mem|mem[10][4] .operation_mode = "normal";
defparam \__mem|mem[10][4] .output_mode = "comb_only";
defparam \__mem|mem[10][4] .register_cascade_mode = "off";
defparam \__mem|mem[10][4] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N0
maxv_lcell \__mem|mem[9][4] (
// Equation(s):
// \__mem|Mux11~13  = (\__datapath|__T1|out [0] & ((\__mem|Mux11~12  & (\__mem|mem[11][4]~regout )) # (!\__mem|Mux11~12  & ((D1_mem[9][4]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux11~12 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[11][4]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(\__mem|Mux11~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~13 ),
	.regout(\__mem|mem[9][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][4] .lut_mask = "bbc0";
defparam \__mem|mem[9][4] .operation_mode = "normal";
defparam \__mem|mem[9][4] .output_mode = "comb_only";
defparam \__mem|mem[9][4] .register_cascade_mode = "off";
defparam \__mem|mem[9][4] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N1
maxv_lcell \__mem|mem[1][4] (
// Equation(s):
// \__mem|mem[1][4]~regout  = DFFEAS((\__mem|Decoder0~12_combout  & (!\__datapath|__T1|out [4] & ((\__datapath|__Mux9_memDataIn|out[4]~27 )))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~12_combout ),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][4] .lut_mask = "2200";
defparam \__mem|mem[1][4] .operation_mode = "normal";
defparam \__mem|mem[1][4] .output_mode = "reg_only";
defparam \__mem|mem[1][4] .register_cascade_mode = "off";
defparam \__mem|mem[1][4] .sum_lutc_input = "datac";
defparam \__mem|mem[1][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N4
maxv_lcell \__mem|mem[2][4] (
// Equation(s):
// \__mem|mem[2][4]~regout  = DFFEAS((((\__datapath|__T1|out [4]) # (\__datapath|__Mux9_memDataIn|out[4]~27 ))) # (!\__mem|Decoder0~4_combout ), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~4_combout ),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][4] .lut_mask = "fff5";
defparam \__mem|mem[2][4] .operation_mode = "normal";
defparam \__mem|mem[2][4] .output_mode = "reg_only";
defparam \__mem|mem[2][4] .register_cascade_mode = "off";
defparam \__mem|mem[2][4] .sum_lutc_input = "datac";
defparam \__mem|mem[2][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N0
maxv_lcell \__mem|mem[0][4] (
// Equation(s):
// \__mem|mem[0][4]~regout  = DFFEAS((((\__datapath|__T1|out [4]) # (\__datapath|__Mux9_memDataIn|out[4]~27 ))) # (!\__mem|Decoder0~20_combout ), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~20_combout ),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][4] .lut_mask = "fff5";
defparam \__mem|mem[0][4] .operation_mode = "normal";
defparam \__mem|mem[0][4] .output_mode = "reg_only";
defparam \__mem|mem[0][4] .register_cascade_mode = "off";
defparam \__mem|mem[0][4] .sum_lutc_input = "datac";
defparam \__mem|mem[0][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N5
maxv_lcell \__mem|Mux11~14 (
// Equation(s):
// \__mem|Mux11~14_combout  = (\__datapath|__T1|out [1] & ((\__mem|mem[2][4]~regout ) # ((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (((\__mem|mem[0][4]~regout  & !\__datapath|__T1|out [0]))))

	.clk(gnd),
	.dataa(\__mem|mem[2][4]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|mem[0][4]~regout ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux11~14 .lut_mask = "ccb8";
defparam \__mem|Mux11~14 .operation_mode = "normal";
defparam \__mem|Mux11~14 .output_mode = "comb_only";
defparam \__mem|Mux11~14 .register_cascade_mode = "off";
defparam \__mem|Mux11~14 .sum_lutc_input = "datac";
defparam \__mem|Mux11~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N4
maxv_lcell \__mem|mem[3][4] (
// Equation(s):
// \__mem|Mux11~15  = (\__datapath|__T1|out [0] & ((\__mem|Mux11~14_combout  & ((D1_mem[3][4]))) # (!\__mem|Mux11~14_combout  & (\__mem|mem[1][4]~regout )))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux11~14_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[1][4]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(\__mem|Mux11~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~15 ),
	.regout(\__mem|mem[3][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][4] .lut_mask = "f588";
defparam \__mem|mem[3][4] .operation_mode = "normal";
defparam \__mem|mem[3][4] .output_mode = "comb_only";
defparam \__mem|mem[3][4] .register_cascade_mode = "off";
defparam \__mem|mem[3][4] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N0
maxv_lcell \__mem|Mux11~16 (
// Equation(s):
// \__mem|Mux11~16_combout  = (\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2]) # ((\__mem|Mux11~13 )))) # (!\__datapath|__T1|out [3] & (!\__datapath|__T1|out [2] & ((\__mem|Mux11~15 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__mem|Mux11~13 ),
	.datad(\__mem|Mux11~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux11~16 .lut_mask = "b9a8";
defparam \__mem|Mux11~16 .operation_mode = "normal";
defparam \__mem|Mux11~16 .output_mode = "comb_only";
defparam \__mem|Mux11~16 .register_cascade_mode = "off";
defparam \__mem|Mux11~16 .sum_lutc_input = "datac";
defparam \__mem|Mux11~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N6
maxv_lcell \__mem|mem[15][4] (
// Equation(s):
// \__mem|mem[15][4]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[4]~27 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][4] .lut_mask = "ff00";
defparam \__mem|mem[15][4] .operation_mode = "normal";
defparam \__mem|mem[15][4] .output_mode = "reg_only";
defparam \__mem|mem[15][4] .register_cascade_mode = "off";
defparam \__mem|mem[15][4] .sum_lutc_input = "datac";
defparam \__mem|mem[15][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N4
maxv_lcell \__mem|mem[12][4] (
// Equation(s):
// \__mem|mem[12][4]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[4]~27 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][4] .lut_mask = "ff00";
defparam \__mem|mem[12][4] .operation_mode = "normal";
defparam \__mem|mem[12][4] .output_mode = "reg_only";
defparam \__mem|mem[12][4] .register_cascade_mode = "off";
defparam \__mem|mem[12][4] .sum_lutc_input = "datac";
defparam \__mem|mem[12][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N6
maxv_lcell \__mem|mem[13][4] (
// Equation(s):
// \__mem|Mux11~17  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((D1_mem[13][4]))) # (!\__datapath|__T1|out [0] & (\__mem|mem[12][4]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[12][4]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~17 ),
	.regout(\__mem|mem[13][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][4] .lut_mask = "fc22";
defparam \__mem|mem[13][4] .operation_mode = "normal";
defparam \__mem|mem[13][4] .output_mode = "comb_only";
defparam \__mem|mem[13][4] .register_cascade_mode = "off";
defparam \__mem|mem[13][4] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N4
maxv_lcell \__mem|mem[14][4] (
// Equation(s):
// \__mem|Mux11~18  = (\__datapath|__T1|out [1] & ((\__mem|Mux11~17  & (\__mem|mem[15][4]~regout )) # (!\__mem|Mux11~17  & ((D1_mem[14][4]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux11~17 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[15][4]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[4]~27 ),
	.datad(\__mem|Mux11~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~18 ),
	.regout(\__mem|mem[14][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][4] .lut_mask = "bbc0";
defparam \__mem|mem[14][4] .operation_mode = "normal";
defparam \__mem|mem[14][4] .output_mode = "comb_only";
defparam \__mem|mem[14][4] .register_cascade_mode = "off";
defparam \__mem|mem[14][4] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N8
maxv_lcell \__mem|Mux11~19 (
// Equation(s):
// \__mem|Mux11~19_combout  = (\__datapath|__T1|out [2] & ((\__mem|Mux11~16_combout  & ((\__mem|Mux11~18 ))) # (!\__mem|Mux11~16_combout  & (\__mem|Mux11~11 )))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux11~16_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|Mux11~11 ),
	.datac(\__mem|Mux11~16_combout ),
	.datad(\__mem|Mux11~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux11~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux11~19 .lut_mask = "f858";
defparam \__mem|Mux11~19 .operation_mode = "normal";
defparam \__mem|Mux11~19 .output_mode = "comb_only";
defparam \__mem|Mux11~19 .register_cascade_mode = "off";
defparam \__mem|Mux11~19 .sum_lutc_input = "datac";
defparam \__mem|Mux11~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N8
maxv_lcell \__mem|out[4] (
// Equation(s):
// \__mem|out [4] = DFFEAS((\__datapath|__T1|out [4] & (((\__mem|Mux11~9_combout )))) # (!\__datapath|__T1|out [4] & (((\__mem|Mux11~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(\__mem|Mux11~9_combout ),
	.datad(\__mem|Mux11~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[4] .lut_mask = "f5a0";
defparam \__mem|out[4] .operation_mode = "normal";
defparam \__mem|out[4] .output_mode = "reg_only";
defparam \__mem|out[4] .register_cascade_mode = "off";
defparam \__mem|out[4] .sum_lutc_input = "datac";
defparam \__mem|out[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N7
maxv_lcell \__datapath|__tmpA|out[11] (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux4~0  = ((\__controller|Mux2_alu_A [2] & (F10_out[11])) # (!\__controller|Mux2_alu_A [2] & ((\__datapath|__IR|out [4]))))

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__controller|Mux2_alu_A [2]),
	.datac(\__datapath|__RF|__mux1|Mux4~4_combout ),
	.datad(\__datapath|__IR|out [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wAtmp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux4~0 ),
	.regout(\__datapath|__tmpA|out [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__tmpA|out[11] .lut_mask = "f3c0";
defparam \__datapath|__tmpA|out[11] .operation_mode = "normal";
defparam \__datapath|__tmpA|out[11] .output_mode = "comb_only";
defparam \__datapath|__tmpA|out[11] .register_cascade_mode = "off";
defparam \__datapath|__tmpA|out[11] .sum_lutc_input = "qfbk";
defparam \__datapath|__tmpA|out[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxv_lcell \__datapath|__Mux2_alu_A|Mux4~1 (
// Equation(s):
// \__datapath|__Mux2_alu_A|Mux4~1_combout  = (\__datapath|__Mux2_alu_A|Mux4~0  & ((\__datapath|__Mux2_alu_A|Mux2~0_combout ) # ((\__datapath|__Mux2_alu_A|Mux6~1_combout  & \__datapath|__RF|__mux1|Mux4~4_combout )))) # (!\__datapath|__Mux2_alu_A|Mux4~0  & 
// (((\__datapath|__Mux2_alu_A|Mux6~1_combout  & \__datapath|__RF|__mux1|Mux4~4_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux4~0 ),
	.datab(\__datapath|__Mux2_alu_A|Mux2~0_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux6~1_combout ),
	.datad(\__datapath|__RF|__mux1|Mux4~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux2_alu_A|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux2_alu_A|Mux4~1 .lut_mask = "f888";
defparam \__datapath|__Mux2_alu_A|Mux4~1 .operation_mode = "normal";
defparam \__datapath|__Mux2_alu_A|Mux4~1 .output_mode = "comb_only";
defparam \__datapath|__Mux2_alu_A|Mux4~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux2_alu_A|Mux4~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux2_alu_A|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxv_lcell \__datapath|__alu|__add|Add0~10 (
// Equation(s):
// \__datapath|__alu|__add|Add0~10_combout  = (\__controller|ALU_op~regout  & (((!\__datapath|__Mux1_alu_B|Mux4~0_combout )) # (!\__datapath|__Mux2_alu_A|Mux4~1_combout ))) # (!\__controller|ALU_op~regout  & (((\__datapath|__alu|__add|out[11]~50_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux4~1_combout ),
	.datab(\__controller|ALU_op~regout ),
	.datac(\__datapath|__Mux1_alu_B|Mux4~0_combout ),
	.datad(\__datapath|__alu|__add|out[11]~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|Add0~10 .lut_mask = "7f4c";
defparam \__datapath|__alu|__add|Add0~10 .operation_mode = "normal";
defparam \__datapath|__alu|__add|Add0~10 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|Add0~10 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|Add0~10 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxv_lcell \__datapath|__T1|out[11] (
// Equation(s):
// \__datapath|__T1|out [11] = DFFEAS((((!\__controller|T1write~regout  & \__datapath|__alu|__add|Add0~10_combout ))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|T1write~regout ),
	.datad(\__datapath|__alu|__add|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[11] .lut_mask = "0f00";
defparam \__datapath|__T1|out[11] .operation_mode = "normal";
defparam \__datapath|__T1|out[11] .output_mode = "reg_only";
defparam \__datapath|__T1|out[11] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[11] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxv_lcell \__datapath|__Mux6_RF_dataIn|out[11]~8 (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[11]~8_combout  = ((\__controller|Mux6_RF_dataIn~regout  & (\__datapath|__T1|out [11])) # (!\__controller|Mux6_RF_dataIn~regout  & ((\__mem|out [11]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [11]),
	.datac(\__mem|out [11]),
	.datad(\__controller|Mux6_RF_dataIn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[11]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux6_RF_dataIn|out[11]~8 .lut_mask = "ccf0";
defparam \__datapath|__Mux6_RF_dataIn|out[11]~8 .operation_mode = "normal";
defparam \__datapath|__Mux6_RF_dataIn|out[11]~8 .output_mode = "comb_only";
defparam \__datapath|__Mux6_RF_dataIn|out[11]~8 .register_cascade_mode = "off";
defparam \__datapath|__Mux6_RF_dataIn|out[11]~8 .sum_lutc_input = "datac";
defparam \__datapath|__Mux6_RF_dataIn|out[11]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxv_lcell \__datapath|__RF|r2|out[11] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux4~3  = (\__datapath|__IR|out [10] & ((\__datapath|__RF|__mux1|Mux4~2  & (\__datapath|__RF|r3|out [11])) # (!\__datapath|__RF|__mux1|Mux4~2  & ((F3_out[11]))))) # (!\__datapath|__IR|out [10] & (((\__datapath|__RF|__mux1|Mux4~2 
// ))))
// \__datapath|__RF|r2|out [11] = DFFEAS(\__datapath|__RF|__mux1|Mux4~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[11]~8_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r3|out [11]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[11]~8_combout ),
	.datad(\__datapath|__RF|__mux1|Mux4~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux4~3 ),
	.regout(\__datapath|__RF|r2|out [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[11] .lut_mask = "bbc0";
defparam \__datapath|__RF|r2|out[11] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[11] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[11] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[11] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxv_lcell \__datapath|__RF|__mux1|Mux4~4 (
// Equation(s):
// \__datapath|__RF|__mux1|Mux4~4_combout  = (\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux4~1 )))) # (!\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux4~3 ))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [11]),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux4~3 ),
	.datad(\__datapath|__RF|__mux1|Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|__mux1|Mux4~4 .lut_mask = "fa50";
defparam \__datapath|__RF|__mux1|Mux4~4 .operation_mode = "normal";
defparam \__datapath|__RF|__mux1|Mux4~4 .output_mode = "comb_only";
defparam \__datapath|__RF|__mux1|Mux4~4 .register_cascade_mode = "off";
defparam \__datapath|__RF|__mux1|Mux4~4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|__mux1|Mux4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxv_lcell \__datapath|__Mux9_memDataIn|out[11]~22 (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[11]~22_combout  = ((\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux4~1 ))) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux4~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux4~3 ),
	.datad(\__datapath|__RF|__mux2|Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[11]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux9_memDataIn|out[11]~22 .lut_mask = "fc30";
defparam \__datapath|__Mux9_memDataIn|out[11]~22 .operation_mode = "normal";
defparam \__datapath|__Mux9_memDataIn|out[11]~22 .output_mode = "comb_only";
defparam \__datapath|__Mux9_memDataIn|out[11]~22 .register_cascade_mode = "off";
defparam \__datapath|__Mux9_memDataIn|out[11]~22 .sum_lutc_input = "datac";
defparam \__datapath|__Mux9_memDataIn|out[11]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxv_lcell \__mem|mem[17][11] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[11]~23  = ((\__controller|Mux9_memDataIn~regout  & ((\__datapath|__Mux9_memDataIn|out[11]~22_combout ))) # (!\__controller|Mux9_memDataIn~regout  & (\__datapath|__RF|__mux1|Mux4~4_combout )))
// \__mem|mem[17][11]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[11]~23 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__datapath|__RF|__mux1|Mux4~4_combout ),
	.datac(\__controller|Mux9_memDataIn~regout ),
	.datad(\__datapath|__Mux9_memDataIn|out[11]~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.regout(\__mem|mem[17][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][11] .lut_mask = "fc0c";
defparam \__mem|mem[17][11] .operation_mode = "normal";
defparam \__mem|mem[17][11] .output_mode = "reg_and_comb";
defparam \__mem|mem[17][11] .register_cascade_mode = "off";
defparam \__mem|mem[17][11] .sum_lutc_input = "datac";
defparam \__mem|mem[17][11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N6
maxv_lcell \__mem|mem[31][11] (
// Equation(s):
// \__mem|mem[31][11]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , \__datapath|__Mux9_memDataIn|out[11]~23 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][11] .lut_mask = "0000";
defparam \__mem|mem[31][11] .operation_mode = "normal";
defparam \__mem|mem[31][11] .output_mode = "reg_only";
defparam \__mem|mem[31][11] .register_cascade_mode = "off";
defparam \__mem|mem[31][11] .sum_lutc_input = "datac";
defparam \__mem|mem[31][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N3
maxv_lcell \__mem|mem[19][11] (
// Equation(s):
// \__mem|mem[19][11]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[11]~23 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][11] .lut_mask = "ff00";
defparam \__mem|mem[19][11] .operation_mode = "normal";
defparam \__mem|mem[19][11] .output_mode = "reg_only";
defparam \__mem|mem[19][11] .register_cascade_mode = "off";
defparam \__mem|mem[19][11] .sum_lutc_input = "datac";
defparam \__mem|mem[19][11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxv_lcell \__mem|mem[27][11] (
// Equation(s):
// \__mem|Mux4~7  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[27][11]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[19][11]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[19][11]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~7 ),
	.regout(\__mem|mem[27][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][11] .lut_mask = "fc22";
defparam \__mem|mem[27][11] .operation_mode = "normal";
defparam \__mem|mem[27][11] .output_mode = "comb_only";
defparam \__mem|mem[27][11] .register_cascade_mode = "off";
defparam \__mem|mem[27][11] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N4
maxv_lcell \__mem|mem[23][11] (
// Equation(s):
// \__mem|Mux4~8  = (\__datapath|__T1|out [2] & ((\__mem|Mux4~7  & (\__mem|mem[31][11]~regout )) # (!\__mem|Mux4~7  & ((D1_mem[23][11]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux4~7 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[31][11]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__mem|Mux4~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~8 ),
	.regout(\__mem|mem[23][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][11] .lut_mask = "dda0";
defparam \__mem|mem[23][11] .operation_mode = "normal";
defparam \__mem|mem[23][11] .output_mode = "comb_only";
defparam \__mem|mem[23][11] .register_cascade_mode = "off";
defparam \__mem|mem[23][11] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxv_lcell \__mem|mem[25][11] (
// Equation(s):
// \__mem|Mux4~0  = (\__datapath|__T1|out [3] & (((D1_mem[25][11]) # (\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & (\__mem|mem[17][11]~regout  & ((!\__datapath|__T1|out [2]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[17][11]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~0 ),
	.regout(\__mem|mem[25][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][11] .lut_mask = "aae4";
defparam \__mem|mem[25][11] .operation_mode = "normal";
defparam \__mem|mem[25][11] .output_mode = "comb_only";
defparam \__mem|mem[25][11] .register_cascade_mode = "off";
defparam \__mem|mem[25][11] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxv_lcell \__mem|mem[29][11] (
// Equation(s):
// \__mem|mem[29][11]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , \__datapath|__Mux9_memDataIn|out[11]~23 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][11] .lut_mask = "0000";
defparam \__mem|mem[29][11] .operation_mode = "normal";
defparam \__mem|mem[29][11] .output_mode = "reg_only";
defparam \__mem|mem[29][11] .register_cascade_mode = "off";
defparam \__mem|mem[29][11] .sum_lutc_input = "datac";
defparam \__mem|mem[29][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxv_lcell \__mem|mem[21][11] (
// Equation(s):
// \__mem|Mux4~1  = (\__datapath|__T1|out [2] & ((\__mem|Mux4~0  & ((\__mem|mem[29][11]~regout ))) # (!\__mem|Mux4~0  & (D1_mem[21][11])))) # (!\__datapath|__T1|out [2] & (\__mem|Mux4~0 ))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|Mux4~0 ),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__mem|mem[29][11]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~1 ),
	.regout(\__mem|mem[21][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][11] .lut_mask = "ec64";
defparam \__mem|mem[21][11] .operation_mode = "normal";
defparam \__mem|mem[21][11] .output_mode = "comb_only";
defparam \__mem|mem[21][11] .register_cascade_mode = "off";
defparam \__mem|mem[21][11] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxv_lcell \__mem|mem[30][11] (
// Equation(s):
// \__mem|mem[30][11]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , \__datapath|__Mux9_memDataIn|out[11]~23 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][11] .lut_mask = "0000";
defparam \__mem|mem[30][11] .operation_mode = "normal";
defparam \__mem|mem[30][11] .output_mode = "reg_only";
defparam \__mem|mem[30][11] .register_cascade_mode = "off";
defparam \__mem|mem[30][11] .sum_lutc_input = "datac";
defparam \__mem|mem[30][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxv_lcell \__mem|mem[18][11] (
// Equation(s):
// \__mem|mem[18][11]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , \__datapath|__Mux9_memDataIn|out[11]~23 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[18][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][11] .lut_mask = "0000";
defparam \__mem|mem[18][11] .operation_mode = "normal";
defparam \__mem|mem[18][11] .output_mode = "reg_only";
defparam \__mem|mem[18][11] .register_cascade_mode = "off";
defparam \__mem|mem[18][11] .sum_lutc_input = "datac";
defparam \__mem|mem[18][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxv_lcell \__mem|mem[22][11] (
// Equation(s):
// \__mem|Mux4~2  = (\__datapath|__T1|out [3] & (((\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & ((D1_mem[22][11]))) # (!\__datapath|__T1|out [2] & (\__mem|mem[18][11]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[18][11]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~2 ),
	.regout(\__mem|mem[22][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][11] .lut_mask = "fc22";
defparam \__mem|mem[22][11] .operation_mode = "normal";
defparam \__mem|mem[22][11] .output_mode = "comb_only";
defparam \__mem|mem[22][11] .register_cascade_mode = "off";
defparam \__mem|mem[22][11] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxv_lcell \__mem|mem[26][11] (
// Equation(s):
// \__mem|Mux4~3  = (\__datapath|__T1|out [3] & ((\__mem|Mux4~2  & (\__mem|mem[30][11]~regout )) # (!\__mem|Mux4~2  & ((D1_mem[26][11]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux4~2 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[30][11]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__mem|Mux4~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~3 ),
	.regout(\__mem|mem[26][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][11] .lut_mask = "dda0";
defparam \__mem|mem[26][11] .operation_mode = "normal";
defparam \__mem|mem[26][11] .output_mode = "comb_only";
defparam \__mem|mem[26][11] .register_cascade_mode = "off";
defparam \__mem|mem[26][11] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N8
maxv_lcell \__mem|mem[28][11] (
// Equation(s):
// \__mem|mem[28][11]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , \__datapath|__Mux9_memDataIn|out[11]~23 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][11] .lut_mask = "0000";
defparam \__mem|mem[28][11] .operation_mode = "normal";
defparam \__mem|mem[28][11] .output_mode = "reg_only";
defparam \__mem|mem[28][11] .register_cascade_mode = "off";
defparam \__mem|mem[28][11] .sum_lutc_input = "datac";
defparam \__mem|mem[28][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N6
maxv_lcell \__mem|mem[16][11] (
// Equation(s):
// \__mem|mem[16][11]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , \__datapath|__Mux9_memDataIn|out[11]~23 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][11] .lut_mask = "0000";
defparam \__mem|mem[16][11] .operation_mode = "normal";
defparam \__mem|mem[16][11] .output_mode = "reg_only";
defparam \__mem|mem[16][11] .register_cascade_mode = "off";
defparam \__mem|mem[16][11] .sum_lutc_input = "datac";
defparam \__mem|mem[16][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N2
maxv_lcell \__mem|mem[20][11] (
// Equation(s):
// \__mem|Mux4~4  = (\__datapath|__T1|out [2] & (((D1_mem[20][11]) # (\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & (\__mem|mem[16][11]~regout  & ((!\__datapath|__T1|out [3]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[16][11]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~4 ),
	.regout(\__mem|mem[20][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][11] .lut_mask = "cce2";
defparam \__mem|mem[20][11] .operation_mode = "normal";
defparam \__mem|mem[20][11] .output_mode = "comb_only";
defparam \__mem|mem[20][11] .register_cascade_mode = "off";
defparam \__mem|mem[20][11] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N1
maxv_lcell \__mem|mem[24][11] (
// Equation(s):
// \__mem|Mux4~5  = (\__datapath|__T1|out [3] & ((\__mem|Mux4~4  & (\__mem|mem[28][11]~regout )) # (!\__mem|Mux4~4  & ((D1_mem[24][11]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux4~4 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[28][11]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__mem|Mux4~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~5 ),
	.regout(\__mem|mem[24][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][11] .lut_mask = "bbc0";
defparam \__mem|mem[24][11] .operation_mode = "normal";
defparam \__mem|mem[24][11] .output_mode = "comb_only";
defparam \__mem|mem[24][11] .register_cascade_mode = "off";
defparam \__mem|mem[24][11] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N2
maxv_lcell \__mem|Mux4~6 (
// Equation(s):
// \__mem|Mux4~6_combout  = (\__datapath|__T1|out [0] & (\__datapath|__T1|out [1])) # (!\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1] & (\__mem|Mux4~3 )) # (!\__datapath|__T1|out [1] & ((\__mem|Mux4~5 )))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|Mux4~3 ),
	.datad(\__mem|Mux4~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux4~6 .lut_mask = "d9c8";
defparam \__mem|Mux4~6 .operation_mode = "normal";
defparam \__mem|Mux4~6 .output_mode = "comb_only";
defparam \__mem|Mux4~6 .register_cascade_mode = "off";
defparam \__mem|Mux4~6 .sum_lutc_input = "datac";
defparam \__mem|Mux4~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxv_lcell \__mem|Mux4~9 (
// Equation(s):
// \__mem|Mux4~9_combout  = (\__mem|Mux4~6_combout  & ((\__mem|Mux4~8 ) # ((!\__datapath|__T1|out [0])))) # (!\__mem|Mux4~6_combout  & (((\__mem|Mux4~1  & \__datapath|__T1|out [0]))))

	.clk(gnd),
	.dataa(\__mem|Mux4~8 ),
	.datab(\__mem|Mux4~1 ),
	.datac(\__mem|Mux4~6_combout ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux4~9 .lut_mask = "acf0";
defparam \__mem|Mux4~9 .operation_mode = "normal";
defparam \__mem|Mux4~9 .output_mode = "comb_only";
defparam \__mem|Mux4~9 .register_cascade_mode = "off";
defparam \__mem|Mux4~9 .sum_lutc_input = "datac";
defparam \__mem|Mux4~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N8
maxv_lcell \__mem|mem[15][11] (
// Equation(s):
// \__mem|mem[15][11]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[11]~23 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][11] .lut_mask = "ff00";
defparam \__mem|mem[15][11] .operation_mode = "normal";
defparam \__mem|mem[15][11] .output_mode = "reg_only";
defparam \__mem|mem[15][11] .register_cascade_mode = "off";
defparam \__mem|mem[15][11] .sum_lutc_input = "datac";
defparam \__mem|mem[15][11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N3
maxv_lcell \__mem|mem[12][11] (
// Equation(s):
// \__mem|mem[12][11]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , \__datapath|__Mux9_memDataIn|out[11]~23 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][11] .lut_mask = "0000";
defparam \__mem|mem[12][11] .operation_mode = "normal";
defparam \__mem|mem[12][11] .output_mode = "reg_only";
defparam \__mem|mem[12][11] .register_cascade_mode = "off";
defparam \__mem|mem[12][11] .sum_lutc_input = "datac";
defparam \__mem|mem[12][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N9
maxv_lcell \__mem|mem[13][11] (
// Equation(s):
// \__mem|Mux4~17  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((D1_mem[13][11]))) # (!\__datapath|__T1|out [0] & (\__mem|mem[12][11]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[12][11]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~17 ),
	.regout(\__mem|mem[13][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][11] .lut_mask = "fc22";
defparam \__mem|mem[13][11] .operation_mode = "normal";
defparam \__mem|mem[13][11] .output_mode = "comb_only";
defparam \__mem|mem[13][11] .register_cascade_mode = "off";
defparam \__mem|mem[13][11] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N0
maxv_lcell \__mem|mem[14][11] (
// Equation(s):
// \__mem|Mux4~18  = (\__datapath|__T1|out [1] & ((\__mem|Mux4~17  & (\__mem|mem[15][11]~regout )) # (!\__mem|Mux4~17  & ((D1_mem[14][11]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux4~17 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[15][11]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__mem|Mux4~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~18 ),
	.regout(\__mem|mem[14][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][11] .lut_mask = "bbc0";
defparam \__mem|mem[14][11] .operation_mode = "normal";
defparam \__mem|mem[14][11] .output_mode = "comb_only";
defparam \__mem|mem[14][11] .register_cascade_mode = "off";
defparam \__mem|mem[14][11] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N7
maxv_lcell \__mem|mem[7][11] (
// Equation(s):
// \__mem|mem[7][11]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , \__datapath|__Mux9_memDataIn|out[11]~23 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][11] .lut_mask = "0000";
defparam \__mem|mem[7][11] .operation_mode = "normal";
defparam \__mem|mem[7][11] .output_mode = "reg_only";
defparam \__mem|mem[7][11] .register_cascade_mode = "off";
defparam \__mem|mem[7][11] .sum_lutc_input = "datac";
defparam \__mem|mem[7][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N9
maxv_lcell \__mem|mem[4][11] (
// Equation(s):
// \__mem|mem[4][11]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , \__datapath|__Mux9_memDataIn|out[11]~23 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][11] .lut_mask = "0000";
defparam \__mem|mem[4][11] .operation_mode = "normal";
defparam \__mem|mem[4][11] .output_mode = "reg_only";
defparam \__mem|mem[4][11] .register_cascade_mode = "off";
defparam \__mem|mem[4][11] .sum_lutc_input = "datac";
defparam \__mem|mem[4][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxv_lcell \__mem|mem[5][11] (
// Equation(s):
// \__mem|Mux4~10  = (\__datapath|__T1|out [0] & (((D1_mem[5][11]) # (\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & (\__mem|mem[4][11]~regout  & ((!\__datapath|__T1|out [1]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[4][11]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~10 ),
	.regout(\__mem|mem[5][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][11] .lut_mask = "aae4";
defparam \__mem|mem[5][11] .operation_mode = "normal";
defparam \__mem|mem[5][11] .output_mode = "comb_only";
defparam \__mem|mem[5][11] .register_cascade_mode = "off";
defparam \__mem|mem[5][11] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N2
maxv_lcell \__mem|mem[6][11] (
// Equation(s):
// \__mem|Mux4~11  = (\__datapath|__T1|out [1] & ((\__mem|Mux4~10  & (\__mem|mem[7][11]~regout )) # (!\__mem|Mux4~10  & ((D1_mem[6][11]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux4~10 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[7][11]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__mem|Mux4~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~11 ),
	.regout(\__mem|mem[6][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][11] .lut_mask = "dda0";
defparam \__mem|mem[6][11] .operation_mode = "normal";
defparam \__mem|mem[6][11] .output_mode = "comb_only";
defparam \__mem|mem[6][11] .register_cascade_mode = "off";
defparam \__mem|mem[6][11] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N9
maxv_lcell \__mem|mem[11][11] (
// Equation(s):
// \__mem|mem[11][11]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , \__datapath|__Mux9_memDataIn|out[11]~23 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][11] .lut_mask = "0000";
defparam \__mem|mem[11][11] .operation_mode = "normal";
defparam \__mem|mem[11][11] .output_mode = "reg_only";
defparam \__mem|mem[11][11] .register_cascade_mode = "off";
defparam \__mem|mem[11][11] .sum_lutc_input = "datac";
defparam \__mem|mem[11][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxv_lcell \__mem|mem[8][11] (
// Equation(s):
// \__mem|mem[8][11]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[11]~23 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][11] .lut_mask = "ff00";
defparam \__mem|mem[8][11] .operation_mode = "normal";
defparam \__mem|mem[8][11] .output_mode = "reg_only";
defparam \__mem|mem[8][11] .register_cascade_mode = "off";
defparam \__mem|mem[8][11] .sum_lutc_input = "datac";
defparam \__mem|mem[8][11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxv_lcell \__mem|mem[10][11] (
// Equation(s):
// \__mem|Mux4~12  = (\__datapath|__T1|out [0] & (((\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1] & ((D1_mem[10][11]))) # (!\__datapath|__T1|out [1] & (\__mem|mem[8][11]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[8][11]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~12 ),
	.regout(\__mem|mem[10][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][11] .lut_mask = "fc22";
defparam \__mem|mem[10][11] .operation_mode = "normal";
defparam \__mem|mem[10][11] .output_mode = "comb_only";
defparam \__mem|mem[10][11] .register_cascade_mode = "off";
defparam \__mem|mem[10][11] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N6
maxv_lcell \__mem|mem[9][11] (
// Equation(s):
// \__mem|Mux4~13  = (\__datapath|__T1|out [0] & ((\__mem|Mux4~12  & (\__mem|mem[11][11]~regout )) # (!\__mem|Mux4~12  & ((D1_mem[9][11]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux4~12 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[11][11]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__mem|Mux4~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~13 ),
	.regout(\__mem|mem[9][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][11] .lut_mask = "dda0";
defparam \__mem|mem[9][11] .operation_mode = "normal";
defparam \__mem|mem[9][11] .output_mode = "comb_only";
defparam \__mem|mem[9][11] .register_cascade_mode = "off";
defparam \__mem|mem[9][11] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N7
maxv_lcell \__mem|mem[1][11] (
// Equation(s):
// \__mem|mem[1][11]~regout  = DFFEAS((\__mem|Decoder0~12_combout  & (!\__datapath|__T1|out [4] & ((\__datapath|__Mux9_memDataIn|out[11]~23 )))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~12_combout ),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][11] .lut_mask = "2200";
defparam \__mem|mem[1][11] .operation_mode = "normal";
defparam \__mem|mem[1][11] .output_mode = "reg_only";
defparam \__mem|mem[1][11] .register_cascade_mode = "off";
defparam \__mem|mem[1][11] .sum_lutc_input = "datac";
defparam \__mem|mem[1][11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N6
maxv_lcell \__mem|mem[2][11] (
// Equation(s):
// \__mem|mem[2][11]~regout  = DFFEAS((\__mem|Decoder0~4_combout  & (!\__datapath|__T1|out [4] & (\__datapath|__Mux9_memDataIn|out[11]~23 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~4_combout ),
	.datab(\__datapath|__T1|out [4]),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][11] .lut_mask = "2020";
defparam \__mem|mem[2][11] .operation_mode = "normal";
defparam \__mem|mem[2][11] .output_mode = "reg_only";
defparam \__mem|mem[2][11] .register_cascade_mode = "off";
defparam \__mem|mem[2][11] .sum_lutc_input = "datac";
defparam \__mem|mem[2][11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N7
maxv_lcell \__mem|mem[0][11] (
// Equation(s):
// \__mem|mem[0][11]~regout  = DFFEAS(((!\__datapath|__T1|out [4] & (\__datapath|__Mux9_memDataIn|out[11]~23  & \__mem|Decoder0~20_combout ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [4]),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__mem|Decoder0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][11] .lut_mask = "3000";
defparam \__mem|mem[0][11] .operation_mode = "normal";
defparam \__mem|mem[0][11] .output_mode = "reg_only";
defparam \__mem|mem[0][11] .register_cascade_mode = "off";
defparam \__mem|mem[0][11] .sum_lutc_input = "datac";
defparam \__mem|mem[0][11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N5
maxv_lcell \__mem|Mux4~14 (
// Equation(s):
// \__mem|Mux4~14_combout  = (\__datapath|__T1|out [1] & ((\__mem|mem[2][11]~regout ) # ((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (((\__mem|mem[0][11]~regout  & !\__datapath|__T1|out [0]))))

	.clk(gnd),
	.dataa(\__mem|mem[2][11]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|mem[0][11]~regout ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux4~14 .lut_mask = "ccb8";
defparam \__mem|Mux4~14 .operation_mode = "normal";
defparam \__mem|Mux4~14 .output_mode = "comb_only";
defparam \__mem|Mux4~14 .register_cascade_mode = "off";
defparam \__mem|Mux4~14 .sum_lutc_input = "datac";
defparam \__mem|Mux4~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N6
maxv_lcell \__mem|mem[3][11] (
// Equation(s):
// \__mem|Mux4~15  = (\__datapath|__T1|out [0] & ((\__mem|Mux4~14_combout  & ((D1_mem[3][11]))) # (!\__mem|Mux4~14_combout  & (\__mem|mem[1][11]~regout )))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux4~14_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[1][11]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[11]~23 ),
	.datad(\__mem|Mux4~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~15 ),
	.regout(\__mem|mem[3][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][11] .lut_mask = "f588";
defparam \__mem|mem[3][11] .operation_mode = "normal";
defparam \__mem|mem[3][11] .output_mode = "comb_only";
defparam \__mem|mem[3][11] .register_cascade_mode = "off";
defparam \__mem|mem[3][11] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N9
maxv_lcell \__mem|Mux4~16 (
// Equation(s):
// \__mem|Mux4~16_combout  = (\__datapath|__T1|out [2] & (\__datapath|__T1|out [3])) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & (\__mem|Mux4~13 )) # (!\__datapath|__T1|out [3] & ((\__mem|Mux4~15 )))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__mem|Mux4~13 ),
	.datad(\__mem|Mux4~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux4~16 .lut_mask = "d9c8";
defparam \__mem|Mux4~16 .operation_mode = "normal";
defparam \__mem|Mux4~16 .output_mode = "comb_only";
defparam \__mem|Mux4~16 .register_cascade_mode = "off";
defparam \__mem|Mux4~16 .sum_lutc_input = "datac";
defparam \__mem|Mux4~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N7
maxv_lcell \__mem|Mux4~19 (
// Equation(s):
// \__mem|Mux4~19_combout  = (\__datapath|__T1|out [2] & ((\__mem|Mux4~16_combout  & (\__mem|Mux4~18 )) # (!\__mem|Mux4~16_combout  & ((\__mem|Mux4~11 ))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux4~16_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|Mux4~18 ),
	.datac(\__mem|Mux4~11 ),
	.datad(\__mem|Mux4~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux4~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux4~19 .lut_mask = "dda0";
defparam \__mem|Mux4~19 .operation_mode = "normal";
defparam \__mem|Mux4~19 .output_mode = "comb_only";
defparam \__mem|Mux4~19 .register_cascade_mode = "off";
defparam \__mem|Mux4~19 .sum_lutc_input = "datac";
defparam \__mem|Mux4~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxv_lcell \__mem|out[11] (
// Equation(s):
// \__mem|out [11] = DFFEAS((\__datapath|__T1|out [4] & (((\__mem|Mux4~9_combout )))) # (!\__datapath|__T1|out [4] & (((\__mem|Mux4~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(\__mem|Mux4~9_combout ),
	.datad(\__mem|Mux4~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[11] .lut_mask = "f5a0";
defparam \__mem|out[11] .operation_mode = "normal";
defparam \__mem|out[11] .output_mode = "reg_only";
defparam \__mem|out[11] .register_cascade_mode = "off";
defparam \__mem|out[11] .sum_lutc_input = "datac";
defparam \__mem|out[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N6
maxv_lcell \__datapath|__RF|r1|out[1] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux14~2  = (\__datapath|__IR|out [10] & (((\__datapath|__IR|out [9])))) # (!\__datapath|__IR|out [10] & ((\__datapath|__IR|out [9] & ((F2_out[1]))) # (!\__datapath|__IR|out [9] & (\__datapath|__RF|r0|out [1]))))
// \__datapath|__RF|r1|out [1] = DFFEAS(\__datapath|__RF|__mux1|Mux14~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[1]~2_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r0|out [1]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[1]~2_combout ),
	.datad(\__datapath|__IR|out [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux14~2 ),
	.regout(\__datapath|__RF|r1|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[1] .lut_mask = "fc22";
defparam \__datapath|__RF|r1|out[1] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[1] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[1] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[1] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N5
maxv_lcell \__datapath|__RF|r0|out[1] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux14~2  = (\__datapath|__Mux5_RF_read2|Mux1~0  & (((\__datapath|__Mux5_RF_read2|Mux2~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__Mux5_RF_read2|Mux2~0  & (\__datapath|__RF|r1|out [1])) # 
// (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((F1_out[1])))))
// \__datapath|__RF|r0|out [1] = DFFEAS(\__datapath|__RF|__mux2|Mux14~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , \__datapath|__Mux6_RF_dataIn|out[1]~2_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r1|out [1]),
	.datab(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[1]~2_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux14~2 ),
	.regout(\__datapath|__RF|r0|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[1] .lut_mask = "ee30";
defparam \__datapath|__RF|r0|out[1] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[1] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r0|out[1] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[1] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r0|out[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N1
maxv_lcell \__datapath|__RF|r2|out[1] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux14~3  = (\__datapath|__IR|out [10] & ((\__datapath|__RF|__mux1|Mux14~2  & (\__datapath|__RF|r3|out [1])) # (!\__datapath|__RF|__mux1|Mux14~2  & ((F3_out[1]))))) # (!\__datapath|__IR|out [10] & (((\__datapath|__RF|__mux1|Mux14~2 
// ))))
// \__datapath|__RF|r2|out [1] = DFFEAS(\__datapath|__RF|__mux1|Mux14~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[1]~2_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r3|out [1]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[1]~2_combout ),
	.datad(\__datapath|__RF|__mux1|Mux14~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux14~3 ),
	.regout(\__datapath|__RF|r2|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[1] .lut_mask = "bbc0";
defparam \__datapath|__RF|r2|out[1] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[1] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[1] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[1] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxv_lcell \__datapath|__RF|r3|out[1] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux14~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux14~2  & ((F4_out[1]))) # (!\__datapath|__RF|__mux2|Mux14~2  & (\__datapath|__RF|r2|out [1])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux14~2 ))))
// \__datapath|__RF|r3|out [1] = DFFEAS(\__datapath|__RF|__mux2|Mux14~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[1]~2_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datab(\__datapath|__RF|r2|out [1]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[1]~2_combout ),
	.datad(\__datapath|__RF|__mux2|Mux14~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux14~3 ),
	.regout(\__datapath|__RF|r3|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[1] .lut_mask = "f588";
defparam \__datapath|__RF|r3|out[1] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[1] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[1] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[1] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxv_lcell \__datapath|__IR|out[11] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux14~4  = ((F9_out[11] & (\__datapath|__RF|__mux1|Mux14~1 )) # (!F9_out[11] & ((\__datapath|__RF|__mux1|Mux14~3 ))))
// \__datapath|__IR|out [11] = DFFEAS(\__datapath|__RF|__mux1|Mux14~4 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [11], , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__datapath|__RF|__mux1|Mux14~1 ),
	.datac(\__mem|out [11]),
	.datad(\__datapath|__RF|__mux1|Mux14~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux14~4 ),
	.regout(\__datapath|__IR|out [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[11] .lut_mask = "cfc0";
defparam \__datapath|__IR|out[11] .operation_mode = "normal";
defparam \__datapath|__IR|out[11] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[11] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[11] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxv_lcell \__datapath|__Mux6_RF_dataIn|out[2]~15 (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[2]~15_combout  = ((\__controller|Mux6_RF_dataIn~regout  & ((\__datapath|__T1|out [2]))) # (!\__controller|Mux6_RF_dataIn~regout  & (\__mem|out [2])))

	.clk(gnd),
	.dataa(\__mem|out [2]),
	.datab(\__datapath|__T1|out [2]),
	.datac(vcc),
	.datad(\__controller|Mux6_RF_dataIn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux6_RF_dataIn|out[2]~15 .lut_mask = "ccaa";
defparam \__datapath|__Mux6_RF_dataIn|out[2]~15 .operation_mode = "normal";
defparam \__datapath|__Mux6_RF_dataIn|out[2]~15 .output_mode = "comb_only";
defparam \__datapath|__Mux6_RF_dataIn|out[2]~15 .register_cascade_mode = "off";
defparam \__datapath|__Mux6_RF_dataIn|out[2]~15 .sum_lutc_input = "datac";
defparam \__datapath|__Mux6_RF_dataIn|out[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxv_lcell \__datapath|__RF|r1|out[2] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux13~2  = (\__datapath|__IR|out [9] & ((\__datapath|__IR|out [10]) # ((F2_out[2])))) # (!\__datapath|__IR|out [9] & (!\__datapath|__IR|out [10] & ((\__datapath|__RF|r0|out [2]))))
// \__datapath|__RF|r1|out [2] = DFFEAS(\__datapath|__RF|__mux1|Mux13~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[2]~15_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[2]~15_combout ),
	.datad(\__datapath|__RF|r0|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux13~2 ),
	.regout(\__datapath|__RF|r1|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[2] .lut_mask = "b9a8";
defparam \__datapath|__RF|r1|out[2] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[2] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[2] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[2] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxv_lcell \__datapath|__RF|r0|out[2] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux13~2  = (\__datapath|__Mux5_RF_read2|Mux1~0  & (((\__datapath|__Mux5_RF_read2|Mux2~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__Mux5_RF_read2|Mux2~0  & (\__datapath|__RF|r1|out [2])) # 
// (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((F1_out[2])))))
// \__datapath|__RF|r0|out [2] = DFFEAS(\__datapath|__RF|__mux2|Mux13~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , \__datapath|__Mux6_RF_dataIn|out[2]~15_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r1|out [2]),
	.datab(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[2]~15_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux13~2 ),
	.regout(\__datapath|__RF|r0|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[2] .lut_mask = "ee30";
defparam \__datapath|__RF|r0|out[2] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[2] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r0|out[2] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[2] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r0|out[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxv_lcell \__datapath|__RF|r2|out[2] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux13~3  = (\__datapath|__IR|out [10] & ((\__datapath|__RF|__mux1|Mux13~2  & (\__datapath|__RF|r3|out [2])) # (!\__datapath|__RF|__mux1|Mux13~2  & ((F3_out[2]))))) # (!\__datapath|__IR|out [10] & (((\__datapath|__RF|__mux1|Mux13~2 
// ))))
// \__datapath|__RF|r2|out [2] = DFFEAS(\__datapath|__RF|__mux1|Mux13~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[2]~15_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [10]),
	.datab(\__datapath|__RF|r3|out [2]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[2]~15_combout ),
	.datad(\__datapath|__RF|__mux1|Mux13~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux13~3 ),
	.regout(\__datapath|__RF|r2|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[2] .lut_mask = "dda0";
defparam \__datapath|__RF|r2|out[2] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[2] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[2] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[2] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxv_lcell \__datapath|__RF|r3|out[2] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux13~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux13~2  & ((F4_out[2]))) # (!\__datapath|__RF|__mux2|Mux13~2  & (\__datapath|__RF|r2|out [2])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux13~2 ))))
// \__datapath|__RF|r3|out [2] = DFFEAS(\__datapath|__RF|__mux2|Mux13~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[2]~15_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r2|out [2]),
	.datab(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[2]~15_combout ),
	.datad(\__datapath|__RF|__mux2|Mux13~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux13~3 ),
	.regout(\__datapath|__RF|r3|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[2] .lut_mask = "f388";
defparam \__datapath|__RF|r3|out[2] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[2] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[2] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[2] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxv_lcell \__datapath|__RF|r4|out[2] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux13~0  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__Mux5_RF_read2|Mux1~0  & (\__datapath|__RF|r6|out [2])) # 
// (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((F5_out[2])))))
// \__datapath|__RF|r4|out [2] = DFFEAS(\__datapath|__RF|__mux2|Mux13~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , \__datapath|__Mux6_RF_dataIn|out[2]~15_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r6|out [2]),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[2]~15_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux13~0 ),
	.regout(\__datapath|__RF|r4|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[2] .lut_mask = "ee30";
defparam \__datapath|__RF|r4|out[2] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[2] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[2] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[2] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r4|out[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \__datapath|__RF|r6|out[2] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux13~0  = (\__datapath|__IR|out [9] & (((\__datapath|__IR|out [10])))) # (!\__datapath|__IR|out [9] & ((\__datapath|__IR|out [10] & ((F7_out[2]))) # (!\__datapath|__IR|out [10] & (\__datapath|__RF|r4|out [2]))))
// \__datapath|__RF|r6|out [2] = DFFEAS(\__datapath|__RF|__mux1|Mux13~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[2]~15_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r4|out [2]),
	.datab(\__datapath|__IR|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[2]~15_combout ),
	.datad(\__datapath|__IR|out [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux13~0 ),
	.regout(\__datapath|__RF|r6|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[2] .lut_mask = "fc22";
defparam \__datapath|__RF|r6|out[2] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[2] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[2] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[2] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxv_lcell \__datapath|__RF|r5|out[2] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux13~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux13~0  & (\__datapath|__RF|r7|out [2])) # (!\__datapath|__RF|__mux1|Mux13~0  & ((F6_out[2]))))) # (!\__datapath|__IR|out [9] & (((\__datapath|__RF|__mux1|Mux13~0 
// ))))
// \__datapath|__RF|r5|out [2] = DFFEAS(\__datapath|__RF|__mux1|Mux13~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[2]~15_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r7|out [2]),
	.datab(\__datapath|__IR|out [9]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[2]~15_combout ),
	.datad(\__datapath|__RF|__mux1|Mux13~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux13~1 ),
	.regout(\__datapath|__RF|r5|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[2] .lut_mask = "bbc0";
defparam \__datapath|__RF|r5|out[2] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[2] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[2] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[2] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxv_lcell \__datapath|__RF|r7|out[2] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux13~1  = (\__datapath|__RF|__mux2|Mux13~0  & (((F8_out[2]) # (!\__datapath|__Mux5_RF_read2|Mux2~0 )))) # (!\__datapath|__RF|__mux2|Mux13~0  & (\__datapath|__RF|r5|out [2] & ((\__datapath|__Mux5_RF_read2|Mux2~0 ))))
// \__datapath|__RF|r7|out [2] = DFFEAS(\__datapath|__RF|__mux2|Mux13~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[2]~15_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|__mux2|Mux13~0 ),
	.datab(\__datapath|__RF|r5|out [2]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[2]~15_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux13~1 ),
	.regout(\__datapath|__RF|r7|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[2] .lut_mask = "e4aa";
defparam \__datapath|__RF|r7|out[2] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[2] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[2] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[2] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxv_lcell \__datapath|__RF|__mux1|Mux13~4 (
// Equation(s):
// \__datapath|__RF|__mux1|Mux13~4_combout  = (\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux13~1 )))) # (!\__datapath|__IR|out [11] & (((\__datapath|__RF|__mux1|Mux13~3 ))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [11]),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux13~3 ),
	.datad(\__datapath|__RF|__mux1|Mux13~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux13~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|__mux1|Mux13~4 .lut_mask = "fa50";
defparam \__datapath|__RF|__mux1|Mux13~4 .operation_mode = "normal";
defparam \__datapath|__RF|__mux1|Mux13~4 .output_mode = "comb_only";
defparam \__datapath|__RF|__mux1|Mux13~4 .register_cascade_mode = "off";
defparam \__datapath|__RF|__mux1|Mux13~4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|__mux1|Mux13~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxv_lcell \__datapath|__Mux1_alu_B|Mux13~2 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux13~2_combout  = ((\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux13~1 ))) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux13~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux13~3 ),
	.datad(\__datapath|__RF|__mux2|Mux13~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux13~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux13~2 .lut_mask = "fc30";
defparam \__datapath|__Mux1_alu_B|Mux13~2 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux13~2 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux13~2 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux13~2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux13~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxv_lcell \__mem|mem[17][2] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[2]~30  = (\__controller|Mux9_memDataIn~regout  & (((\__datapath|__Mux1_alu_B|Mux13~2_combout )))) # (!\__controller|Mux9_memDataIn~regout  & (\__datapath|__RF|__mux1|Mux13~4_combout ))
// \__mem|mem[17][2]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[2]~30 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux9_memDataIn~regout ),
	.datab(\__datapath|__RF|__mux1|Mux13~4_combout ),
	.datac(vcc),
	.datad(\__datapath|__Mux1_alu_B|Mux13~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.regout(\__mem|mem[17][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][2] .lut_mask = "ee44";
defparam \__mem|mem[17][2] .operation_mode = "normal";
defparam \__mem|mem[17][2] .output_mode = "reg_and_comb";
defparam \__mem|mem[17][2] .register_cascade_mode = "off";
defparam \__mem|mem[17][2] .sum_lutc_input = "datac";
defparam \__mem|mem[17][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxv_lcell \__mem|mem[25][2] (
// Equation(s):
// \__mem|Mux13~0  = (\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2]) # ((D1_mem[25][2])))) # (!\__datapath|__T1|out [3] & (!\__datapath|__T1|out [2] & ((\__mem|mem[17][2]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(\__mem|mem[17][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~0 ),
	.regout(\__mem|mem[25][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][2] .lut_mask = "b9a8";
defparam \__mem|mem[25][2] .operation_mode = "normal";
defparam \__mem|mem[25][2] .output_mode = "comb_only";
defparam \__mem|mem[25][2] .register_cascade_mode = "off";
defparam \__mem|mem[25][2] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxv_lcell \__mem|mem[29][2] (
// Equation(s):
// \__mem|mem[29][2]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[2]~30 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][2] .lut_mask = "ff00";
defparam \__mem|mem[29][2] .operation_mode = "normal";
defparam \__mem|mem[29][2] .output_mode = "reg_only";
defparam \__mem|mem[29][2] .register_cascade_mode = "off";
defparam \__mem|mem[29][2] .sum_lutc_input = "datac";
defparam \__mem|mem[29][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxv_lcell \__mem|mem[21][2] (
// Equation(s):
// \__mem|Mux13~1  = (\__mem|Mux13~0  & (((\__mem|mem[29][2]~regout )) # (!\__datapath|__T1|out [2]))) # (!\__mem|Mux13~0  & (\__datapath|__T1|out [2] & (D1_mem[21][2])))

	.clk(!\clk~combout ),
	.dataa(\__mem|Mux13~0 ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(\__mem|mem[29][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~1 ),
	.regout(\__mem|mem[21][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][2] .lut_mask = "ea62";
defparam \__mem|mem[21][2] .operation_mode = "normal";
defparam \__mem|mem[21][2] .output_mode = "comb_only";
defparam \__mem|mem[21][2] .register_cascade_mode = "off";
defparam \__mem|mem[21][2] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N2
maxv_lcell \__mem|mem[31][2] (
// Equation(s):
// \__mem|mem[31][2]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , \__datapath|__Mux9_memDataIn|out[2]~30 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][2] .lut_mask = "0000";
defparam \__mem|mem[31][2] .operation_mode = "normal";
defparam \__mem|mem[31][2] .output_mode = "reg_only";
defparam \__mem|mem[31][2] .register_cascade_mode = "off";
defparam \__mem|mem[31][2] .sum_lutc_input = "datac";
defparam \__mem|mem[31][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxv_lcell \__mem|mem[19][2] (
// Equation(s):
// \__mem|mem[19][2]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , \__datapath|__Mux9_memDataIn|out[2]~30 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][2] .lut_mask = "0000";
defparam \__mem|mem[19][2] .operation_mode = "normal";
defparam \__mem|mem[19][2] .output_mode = "reg_only";
defparam \__mem|mem[19][2] .register_cascade_mode = "off";
defparam \__mem|mem[19][2] .sum_lutc_input = "datac";
defparam \__mem|mem[19][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N7
maxv_lcell \__mem|mem[27][2] (
// Equation(s):
// \__mem|Mux13~7  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[27][2]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[19][2]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[19][2]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~7 ),
	.regout(\__mem|mem[27][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][2] .lut_mask = "fc22";
defparam \__mem|mem[27][2] .operation_mode = "normal";
defparam \__mem|mem[27][2] .output_mode = "comb_only";
defparam \__mem|mem[27][2] .register_cascade_mode = "off";
defparam \__mem|mem[27][2] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N1
maxv_lcell \__mem|mem[23][2] (
// Equation(s):
// \__mem|Mux13~8  = (\__datapath|__T1|out [2] & ((\__mem|Mux13~7  & (\__mem|mem[31][2]~regout )) # (!\__mem|Mux13~7  & ((D1_mem[23][2]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux13~7 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[31][2]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(\__mem|Mux13~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~8 ),
	.regout(\__mem|mem[23][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][2] .lut_mask = "dda0";
defparam \__mem|mem[23][2] .operation_mode = "normal";
defparam \__mem|mem[23][2] .output_mode = "comb_only";
defparam \__mem|mem[23][2] .register_cascade_mode = "off";
defparam \__mem|mem[23][2] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N1
maxv_lcell \__mem|mem[30][2] (
// Equation(s):
// \__mem|mem[30][2]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , \__datapath|__Mux9_memDataIn|out[2]~30 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][2] .lut_mask = "0000";
defparam \__mem|mem[30][2] .operation_mode = "normal";
defparam \__mem|mem[30][2] .output_mode = "reg_only";
defparam \__mem|mem[30][2] .register_cascade_mode = "off";
defparam \__mem|mem[30][2] .sum_lutc_input = "datac";
defparam \__mem|mem[30][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxv_lcell \__mem|mem[18][2] (
// Equation(s):
// \__mem|mem[18][2]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , \__datapath|__Mux9_memDataIn|out[2]~30 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[18][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][2] .lut_mask = "0000";
defparam \__mem|mem[18][2] .operation_mode = "normal";
defparam \__mem|mem[18][2] .output_mode = "reg_only";
defparam \__mem|mem[18][2] .register_cascade_mode = "off";
defparam \__mem|mem[18][2] .sum_lutc_input = "datac";
defparam \__mem|mem[18][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxv_lcell \__mem|mem[22][2] (
// Equation(s):
// \__mem|Mux13~2  = (\__datapath|__T1|out [3] & (\__datapath|__T1|out [2])) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & (D1_mem[22][2])) # (!\__datapath|__T1|out [2] & ((\__mem|mem[18][2]~regout )))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(\__mem|mem[18][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~2 ),
	.regout(\__mem|mem[22][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][2] .lut_mask = "d9c8";
defparam \__mem|mem[22][2] .operation_mode = "normal";
defparam \__mem|mem[22][2] .output_mode = "comb_only";
defparam \__mem|mem[22][2] .register_cascade_mode = "off";
defparam \__mem|mem[22][2] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N0
maxv_lcell \__mem|mem[26][2] (
// Equation(s):
// \__mem|Mux13~3  = (\__mem|Mux13~2  & ((\__mem|mem[30][2]~regout ) # ((!\__datapath|__T1|out [3])))) # (!\__mem|Mux13~2  & (((D1_mem[26][2] & \__datapath|__T1|out [3]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[30][2]~regout ),
	.datab(\__mem|Mux13~2 ),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~3 ),
	.regout(\__mem|mem[26][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][2] .lut_mask = "b8cc";
defparam \__mem|mem[26][2] .operation_mode = "normal";
defparam \__mem|mem[26][2] .output_mode = "comb_only";
defparam \__mem|mem[26][2] .register_cascade_mode = "off";
defparam \__mem|mem[26][2] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N6
maxv_lcell \__mem|mem[28][2] (
// Equation(s):
// \__mem|mem[28][2]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[2]~30 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][2] .lut_mask = "ff00";
defparam \__mem|mem[28][2] .operation_mode = "normal";
defparam \__mem|mem[28][2] .output_mode = "reg_only";
defparam \__mem|mem[28][2] .register_cascade_mode = "off";
defparam \__mem|mem[28][2] .sum_lutc_input = "datac";
defparam \__mem|mem[28][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N8
maxv_lcell \__mem|mem[16][2] (
// Equation(s):
// \__mem|mem[16][2]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , \__datapath|__Mux9_memDataIn|out[2]~30 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][2] .lut_mask = "0000";
defparam \__mem|mem[16][2] .operation_mode = "normal";
defparam \__mem|mem[16][2] .output_mode = "reg_only";
defparam \__mem|mem[16][2] .register_cascade_mode = "off";
defparam \__mem|mem[16][2] .sum_lutc_input = "datac";
defparam \__mem|mem[16][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N5
maxv_lcell \__mem|mem[20][2] (
// Equation(s):
// \__mem|Mux13~4  = (\__datapath|__T1|out [3] & (\__datapath|__T1|out [2])) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & (D1_mem[20][2])) # (!\__datapath|__T1|out [2] & ((\__mem|mem[16][2]~regout )))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(\__mem|mem[16][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~4 ),
	.regout(\__mem|mem[20][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][2] .lut_mask = "d9c8";
defparam \__mem|mem[20][2] .operation_mode = "normal";
defparam \__mem|mem[20][2] .output_mode = "comb_only";
defparam \__mem|mem[20][2] .register_cascade_mode = "off";
defparam \__mem|mem[20][2] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N4
maxv_lcell \__mem|mem[24][2] (
// Equation(s):
// \__mem|Mux13~5  = (\__datapath|__T1|out [3] & ((\__mem|Mux13~4  & (\__mem|mem[28][2]~regout )) # (!\__mem|Mux13~4  & ((D1_mem[24][2]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux13~4 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[28][2]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(\__mem|Mux13~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~5 ),
	.regout(\__mem|mem[24][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][2] .lut_mask = "bbc0";
defparam \__mem|mem[24][2] .operation_mode = "normal";
defparam \__mem|mem[24][2] .output_mode = "comb_only";
defparam \__mem|mem[24][2] .register_cascade_mode = "off";
defparam \__mem|mem[24][2] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxv_lcell \__mem|Mux13~6 (
// Equation(s):
// \__mem|Mux13~6_combout  = (\__datapath|__T1|out [0] & (((\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1] & (\__mem|Mux13~3 )) # (!\__datapath|__T1|out [1] & ((\__mem|Mux13~5 )))))

	.clk(gnd),
	.dataa(\__mem|Mux13~3 ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__T1|out [1]),
	.datad(\__mem|Mux13~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux13~6 .lut_mask = "e3e0";
defparam \__mem|Mux13~6 .operation_mode = "normal";
defparam \__mem|Mux13~6 .output_mode = "comb_only";
defparam \__mem|Mux13~6 .register_cascade_mode = "off";
defparam \__mem|Mux13~6 .sum_lutc_input = "datac";
defparam \__mem|Mux13~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxv_lcell \__mem|Mux13~9 (
// Equation(s):
// \__mem|Mux13~9_combout  = (\__mem|Mux13~6_combout  & (((\__mem|Mux13~8 ) # (!\__datapath|__T1|out [0])))) # (!\__mem|Mux13~6_combout  & (\__mem|Mux13~1  & ((\__datapath|__T1|out [0]))))

	.clk(gnd),
	.dataa(\__mem|Mux13~1 ),
	.datab(\__mem|Mux13~8 ),
	.datac(\__mem|Mux13~6_combout ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux13~9 .lut_mask = "caf0";
defparam \__mem|Mux13~9 .operation_mode = "normal";
defparam \__mem|Mux13~9 .output_mode = "comb_only";
defparam \__mem|Mux13~9 .register_cascade_mode = "off";
defparam \__mem|Mux13~9 .sum_lutc_input = "datac";
defparam \__mem|Mux13~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxv_lcell \__mem|mem[7][2] (
// Equation(s):
// \__mem|mem[7][2]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , \__datapath|__Mux9_memDataIn|out[2]~30 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][2] .lut_mask = "0000";
defparam \__mem|mem[7][2] .operation_mode = "normal";
defparam \__mem|mem[7][2] .output_mode = "reg_only";
defparam \__mem|mem[7][2] .register_cascade_mode = "off";
defparam \__mem|mem[7][2] .sum_lutc_input = "datac";
defparam \__mem|mem[7][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N6
maxv_lcell \__mem|mem[4][2] (
// Equation(s):
// \__mem|mem[4][2]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , \__datapath|__Mux9_memDataIn|out[2]~30 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][2] .lut_mask = "0000";
defparam \__mem|mem[4][2] .operation_mode = "normal";
defparam \__mem|mem[4][2] .output_mode = "reg_only";
defparam \__mem|mem[4][2] .register_cascade_mode = "off";
defparam \__mem|mem[4][2] .sum_lutc_input = "datac";
defparam \__mem|mem[4][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N3
maxv_lcell \__mem|mem[5][2] (
// Equation(s):
// \__mem|Mux13~10  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((D1_mem[5][2]))) # (!\__datapath|__T1|out [0] & (\__mem|mem[4][2]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[4][2]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~10 ),
	.regout(\__mem|mem[5][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][2] .lut_mask = "fc22";
defparam \__mem|mem[5][2] .operation_mode = "normal";
defparam \__mem|mem[5][2] .output_mode = "comb_only";
defparam \__mem|mem[5][2] .register_cascade_mode = "off";
defparam \__mem|mem[5][2] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxv_lcell \__mem|mem[6][2] (
// Equation(s):
// \__mem|Mux13~11  = (\__mem|Mux13~10  & ((\__mem|mem[7][2]~regout ) # ((!\__datapath|__T1|out [1])))) # (!\__mem|Mux13~10  & (((D1_mem[6][2] & \__datapath|__T1|out [1]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[7][2]~regout ),
	.datab(\__mem|Mux13~10 ),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~11 ),
	.regout(\__mem|mem[6][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][2] .lut_mask = "b8cc";
defparam \__mem|mem[6][2] .operation_mode = "normal";
defparam \__mem|mem[6][2] .output_mode = "comb_only";
defparam \__mem|mem[6][2] .register_cascade_mode = "off";
defparam \__mem|mem[6][2] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N5
maxv_lcell \__mem|mem[15][2] (
// Equation(s):
// \__mem|mem[15][2]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[2]~30 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][2] .lut_mask = "ff00";
defparam \__mem|mem[15][2] .operation_mode = "normal";
defparam \__mem|mem[15][2] .output_mode = "reg_only";
defparam \__mem|mem[15][2] .register_cascade_mode = "off";
defparam \__mem|mem[15][2] .sum_lutc_input = "datac";
defparam \__mem|mem[15][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N7
maxv_lcell \__mem|mem[12][2] (
// Equation(s):
// \__mem|mem[12][2]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , \__datapath|__Mux9_memDataIn|out[2]~30 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][2] .lut_mask = "0000";
defparam \__mem|mem[12][2] .operation_mode = "normal";
defparam \__mem|mem[12][2] .output_mode = "reg_only";
defparam \__mem|mem[12][2] .register_cascade_mode = "off";
defparam \__mem|mem[12][2] .sum_lutc_input = "datac";
defparam \__mem|mem[12][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N5
maxv_lcell \__mem|mem[13][2] (
// Equation(s):
// \__mem|Mux13~17  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((D1_mem[13][2]))) # (!\__datapath|__T1|out [0] & (\__mem|mem[12][2]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[12][2]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~17 ),
	.regout(\__mem|mem[13][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][2] .lut_mask = "fc22";
defparam \__mem|mem[13][2] .operation_mode = "normal";
defparam \__mem|mem[13][2] .output_mode = "comb_only";
defparam \__mem|mem[13][2] .register_cascade_mode = "off";
defparam \__mem|mem[13][2] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N7
maxv_lcell \__mem|mem[14][2] (
// Equation(s):
// \__mem|Mux13~18  = (\__datapath|__T1|out [1] & ((\__mem|Mux13~17  & (\__mem|mem[15][2]~regout )) # (!\__mem|Mux13~17  & ((D1_mem[14][2]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux13~17 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[15][2]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(\__mem|Mux13~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~18 ),
	.regout(\__mem|mem[14][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][2] .lut_mask = "bbc0";
defparam \__mem|mem[14][2] .operation_mode = "normal";
defparam \__mem|mem[14][2] .output_mode = "comb_only";
defparam \__mem|mem[14][2] .register_cascade_mode = "off";
defparam \__mem|mem[14][2] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxv_lcell \__mem|mem[1][2] (
// Equation(s):
// \__mem|mem[1][2]~regout  = DFFEAS((\__mem|Decoder0~12_combout  & (!\__datapath|__T1|out [4] & ((\__datapath|__Mux9_memDataIn|out[2]~30 )))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~12_combout ),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][2] .lut_mask = "2200";
defparam \__mem|mem[1][2] .operation_mode = "normal";
defparam \__mem|mem[1][2] .output_mode = "reg_only";
defparam \__mem|mem[1][2] .register_cascade_mode = "off";
defparam \__mem|mem[1][2] .sum_lutc_input = "datac";
defparam \__mem|mem[1][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N8
maxv_lcell \__mem|mem[0][2] (
// Equation(s):
// \__mem|mem[0][2]~regout  = DFFEAS((\__datapath|__Mux9_memDataIn|out[2]~30  & (\__mem|Decoder0~20_combout  & (!\__datapath|__T1|out [4]))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datab(\__mem|Decoder0~20_combout ),
	.datac(\__datapath|__T1|out [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][2] .lut_mask = "0808";
defparam \__mem|mem[0][2] .operation_mode = "normal";
defparam \__mem|mem[0][2] .output_mode = "reg_only";
defparam \__mem|mem[0][2] .register_cascade_mode = "off";
defparam \__mem|mem[0][2] .sum_lutc_input = "datac";
defparam \__mem|mem[0][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N7
maxv_lcell \__mem|mem[2][2] (
// Equation(s):
// \__mem|mem[2][2]~regout  = DFFEAS((\__mem|Decoder0~4_combout  & (!\__datapath|__T1|out [4] & (\__datapath|__Mux9_memDataIn|out[2]~30 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~4_combout ),
	.datab(\__datapath|__T1|out [4]),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][2] .lut_mask = "2020";
defparam \__mem|mem[2][2] .operation_mode = "normal";
defparam \__mem|mem[2][2] .output_mode = "reg_only";
defparam \__mem|mem[2][2] .register_cascade_mode = "off";
defparam \__mem|mem[2][2] .sum_lutc_input = "datac";
defparam \__mem|mem[2][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N0
maxv_lcell \__mem|Mux13~14 (
// Equation(s):
// \__mem|Mux13~14_combout  = (\__datapath|__T1|out [1] & (((\__mem|mem[2][2]~regout ) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[0][2]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(gnd),
	.dataa(\__mem|mem[0][2]~regout ),
	.datab(\__mem|mem[2][2]~regout ),
	.datac(\__datapath|__T1|out [1]),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux13~14 .lut_mask = "f0ca";
defparam \__mem|Mux13~14 .operation_mode = "normal";
defparam \__mem|Mux13~14 .output_mode = "comb_only";
defparam \__mem|Mux13~14 .register_cascade_mode = "off";
defparam \__mem|Mux13~14 .sum_lutc_input = "datac";
defparam \__mem|Mux13~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N9
maxv_lcell \__mem|mem[3][2] (
// Equation(s):
// \__mem|Mux13~15  = (\__datapath|__T1|out [0] & ((\__mem|Mux13~14_combout  & ((D1_mem[3][2]))) # (!\__mem|Mux13~14_combout  & (\__mem|mem[1][2]~regout )))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux13~14_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[1][2]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(\__mem|Mux13~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~15 ),
	.regout(\__mem|mem[3][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][2] .lut_mask = "f388";
defparam \__mem|mem[3][2] .operation_mode = "normal";
defparam \__mem|mem[3][2] .output_mode = "comb_only";
defparam \__mem|mem[3][2] .register_cascade_mode = "off";
defparam \__mem|mem[3][2] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N5
maxv_lcell \__mem|mem[11][2] (
// Equation(s):
// \__mem|mem[11][2]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , \__datapath|__Mux9_memDataIn|out[2]~30 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][2] .lut_mask = "0000";
defparam \__mem|mem[11][2] .operation_mode = "normal";
defparam \__mem|mem[11][2] .output_mode = "reg_only";
defparam \__mem|mem[11][2] .register_cascade_mode = "off";
defparam \__mem|mem[11][2] .sum_lutc_input = "datac";
defparam \__mem|mem[11][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxv_lcell \__mem|mem[8][2] (
// Equation(s):
// \__mem|mem[8][2]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , \__datapath|__Mux9_memDataIn|out[2]~30 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][2] .lut_mask = "0000";
defparam \__mem|mem[8][2] .operation_mode = "normal";
defparam \__mem|mem[8][2] .output_mode = "reg_only";
defparam \__mem|mem[8][2] .register_cascade_mode = "off";
defparam \__mem|mem[8][2] .sum_lutc_input = "datac";
defparam \__mem|mem[8][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N4
maxv_lcell \__mem|mem[10][2] (
// Equation(s):
// \__mem|Mux13~12  = (\__datapath|__T1|out [0] & (((\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1] & ((D1_mem[10][2]))) # (!\__datapath|__T1|out [1] & (\__mem|mem[8][2]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[8][2]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~12 ),
	.regout(\__mem|mem[10][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][2] .lut_mask = "fc22";
defparam \__mem|mem[10][2] .operation_mode = "normal";
defparam \__mem|mem[10][2] .output_mode = "comb_only";
defparam \__mem|mem[10][2] .register_cascade_mode = "off";
defparam \__mem|mem[10][2] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N8
maxv_lcell \__mem|mem[9][2] (
// Equation(s):
// \__mem|Mux13~13  = (\__datapath|__T1|out [0] & ((\__mem|Mux13~12  & (\__mem|mem[11][2]~regout )) # (!\__mem|Mux13~12  & ((D1_mem[9][2]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux13~12 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[11][2]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[2]~30 ),
	.datad(\__mem|Mux13~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~13 ),
	.regout(\__mem|mem[9][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][2] .lut_mask = "bbc0";
defparam \__mem|mem[9][2] .operation_mode = "normal";
defparam \__mem|mem[9][2] .output_mode = "comb_only";
defparam \__mem|mem[9][2] .register_cascade_mode = "off";
defparam \__mem|mem[9][2] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N5
maxv_lcell \__mem|Mux13~16 (
// Equation(s):
// \__mem|Mux13~16_combout  = (\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2]) # ((\__mem|Mux13~13 )))) # (!\__datapath|__T1|out [3] & (!\__datapath|__T1|out [2] & (\__mem|Mux13~15 )))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__mem|Mux13~15 ),
	.datad(\__mem|Mux13~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux13~16 .lut_mask = "ba98";
defparam \__mem|Mux13~16 .operation_mode = "normal";
defparam \__mem|Mux13~16 .output_mode = "comb_only";
defparam \__mem|Mux13~16 .register_cascade_mode = "off";
defparam \__mem|Mux13~16 .sum_lutc_input = "datac";
defparam \__mem|Mux13~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N6
maxv_lcell \__mem|Mux13~19 (
// Equation(s):
// \__mem|Mux13~19_combout  = (\__datapath|__T1|out [2] & ((\__mem|Mux13~16_combout  & ((\__mem|Mux13~18 ))) # (!\__mem|Mux13~16_combout  & (\__mem|Mux13~11 )))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux13~16_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux13~11 ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__mem|Mux13~18 ),
	.datad(\__mem|Mux13~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux13~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux13~19 .lut_mask = "f388";
defparam \__mem|Mux13~19 .operation_mode = "normal";
defparam \__mem|Mux13~19 .output_mode = "comb_only";
defparam \__mem|Mux13~19 .register_cascade_mode = "off";
defparam \__mem|Mux13~19 .sum_lutc_input = "datac";
defparam \__mem|Mux13~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxv_lcell \__mem|out[2] (
// Equation(s):
// \__mem|out [2] = DFFEAS((\__datapath|__T1|out [4] & (((\__mem|Mux13~9_combout )))) # (!\__datapath|__T1|out [4] & (((\__mem|Mux13~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(\__mem|Mux13~9_combout ),
	.datad(\__mem|Mux13~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[2] .lut_mask = "f5a0";
defparam \__mem|out[2] .operation_mode = "normal";
defparam \__mem|out[2] .output_mode = "reg_only";
defparam \__mem|out[2] .register_cascade_mode = "off";
defparam \__mem|out[2] .sum_lutc_input = "datac";
defparam \__mem|out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxv_lcell \__datapath|__Mux1_alu_B|Mux13~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux13~0_combout  = (\__controller|Mux1_alu_B [2] & (!\__controller|Mux1_alu_B [0] & (\__controller|counter [2] & !\__controller|Mux1_alu_B [1])))

	.clk(gnd),
	.dataa(\__controller|Mux1_alu_B [2]),
	.datab(\__controller|Mux1_alu_B [0]),
	.datac(\__controller|counter [2]),
	.datad(\__controller|Mux1_alu_B [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux13~0 .lut_mask = "0020";
defparam \__datapath|__Mux1_alu_B|Mux13~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux13~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux13~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux13~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxv_lcell \__datapath|__Mux1_alu_B|Mux13~1 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux13~1_combout  = (\__datapath|__Mux1_alu_B|Mux13~0_combout ) # ((\__controller|Mux1_alu_B [0] & (\__datapath|__IR|out [2] & \__datapath|__Mux1_alu_B|Mux12~0_combout )))

	.clk(gnd),
	.dataa(\__controller|Mux1_alu_B [0]),
	.datab(\__datapath|__IR|out [2]),
	.datac(\__datapath|__Mux1_alu_B|Mux13~0_combout ),
	.datad(\__datapath|__Mux1_alu_B|Mux12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux13~1 .lut_mask = "f8f0";
defparam \__datapath|__Mux1_alu_B|Mux13~1 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux13~1 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux13~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux13~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxv_lcell \__datapath|__Mux1_alu_B|Mux13~3 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux13~3_combout  = (\__datapath|__Mux1_alu_B|Mux13~1_combout ) # ((\__datapath|__Mux1_alu_B|Mux12~0_combout  & (!\__controller|Mux1_alu_B [0] & \__datapath|__Mux1_alu_B|Mux13~2_combout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux13~1_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux12~0_combout ),
	.datac(\__controller|Mux1_alu_B [0]),
	.datad(\__datapath|__Mux1_alu_B|Mux13~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux13~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux13~3 .lut_mask = "aeaa";
defparam \__datapath|__Mux1_alu_B|Mux13~3 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux13~3 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux13~3 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux13~3 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux13~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxv_lcell \__datapath|__alu|__add|Add0~2 (
// Equation(s):
// \__datapath|__alu|__add|Add0~2_combout  = (\__controller|ALU_op~regout  & (((!\__datapath|__Mux2_alu_A|Mux13~2 )) # (!\__datapath|__Mux1_alu_B|Mux13~3_combout ))) # (!\__controller|ALU_op~regout  & (((\__datapath|__alu|__add|out[2]~10_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux13~3_combout ),
	.datab(\__controller|ALU_op~regout ),
	.datac(\__datapath|__Mux2_alu_A|Mux13~2 ),
	.datad(\__datapath|__alu|__add|out[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|Add0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|Add0~2 .lut_mask = "7f4c";
defparam \__datapath|__alu|__add|Add0~2 .operation_mode = "normal";
defparam \__datapath|__alu|__add|Add0~2 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|Add0~2 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|Add0~2 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|Add0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxv_lcell \__datapath|__T1|out[2] (
// Equation(s):
// \__datapath|__T1|out [2] = DFFEAS((!\__controller|T1write~regout  & (((\__datapath|__alu|__add|Add0~2_combout )))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|T1write~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__alu|__add|Add0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[2] .lut_mask = "5500";
defparam \__datapath|__T1|out[2] .operation_mode = "normal";
defparam \__datapath|__T1|out[2] .output_mode = "reg_only";
defparam \__datapath|__T1|out[2] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[2] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxv_lcell \__datapath|__Mux9_memDataIn|out[0]~8 (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[0]~8_combout  = ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux15~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux15~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux15~1 ),
	.datad(\__datapath|__RF|__mux2|Mux15~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[0]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux9_memDataIn|out[0]~8 .lut_mask = "f3c0";
defparam \__datapath|__Mux9_memDataIn|out[0]~8 .operation_mode = "normal";
defparam \__datapath|__Mux9_memDataIn|out[0]~8 .output_mode = "comb_only";
defparam \__datapath|__Mux9_memDataIn|out[0]~8 .register_cascade_mode = "off";
defparam \__datapath|__Mux9_memDataIn|out[0]~8 .sum_lutc_input = "datac";
defparam \__datapath|__Mux9_memDataIn|out[0]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxv_lcell \__mem|mem[17][0] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[0]~9  = ((\__controller|Mux9_memDataIn~regout  & ((\__datapath|__Mux9_memDataIn|out[0]~8_combout ))) # (!\__controller|Mux9_memDataIn~regout  & (\__datapath|__RF|__mux1|Mux15~4_combout )))
// \__mem|mem[17][0]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[0]~9 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__controller|Mux9_memDataIn~regout ),
	.datac(\__datapath|__RF|__mux1|Mux15~4_combout ),
	.datad(\__datapath|__Mux9_memDataIn|out[0]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.regout(\__mem|mem[17][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][0] .lut_mask = "fc30";
defparam \__mem|mem[17][0] .operation_mode = "normal";
defparam \__mem|mem[17][0] .output_mode = "reg_and_comb";
defparam \__mem|mem[17][0] .register_cascade_mode = "off";
defparam \__mem|mem[17][0] .sum_lutc_input = "datac";
defparam \__mem|mem[17][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N0
maxv_lcell \__mem|mem[31][0] (
// Equation(s):
// \__mem|mem[31][0]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , \__datapath|__Mux9_memDataIn|out[0]~9 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][0] .lut_mask = "0000";
defparam \__mem|mem[31][0] .operation_mode = "normal";
defparam \__mem|mem[31][0] .output_mode = "reg_only";
defparam \__mem|mem[31][0] .register_cascade_mode = "off";
defparam \__mem|mem[31][0] .sum_lutc_input = "datac";
defparam \__mem|mem[31][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N6
maxv_lcell \__mem|mem[19][0] (
// Equation(s):
// \__mem|mem[19][0]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , \__datapath|__Mux9_memDataIn|out[0]~9 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][0] .lut_mask = "0000";
defparam \__mem|mem[19][0] .operation_mode = "normal";
defparam \__mem|mem[19][0] .output_mode = "reg_only";
defparam \__mem|mem[19][0] .register_cascade_mode = "off";
defparam \__mem|mem[19][0] .sum_lutc_input = "datac";
defparam \__mem|mem[19][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N8
maxv_lcell \__mem|mem[27][0] (
// Equation(s):
// \__mem|Mux15~7  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[27][0]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[19][0]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[19][0]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~7 ),
	.regout(\__mem|mem[27][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][0] .lut_mask = "fc22";
defparam \__mem|mem[27][0] .operation_mode = "normal";
defparam \__mem|mem[27][0] .output_mode = "comb_only";
defparam \__mem|mem[27][0] .register_cascade_mode = "off";
defparam \__mem|mem[27][0] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N4
maxv_lcell \__mem|mem[23][0] (
// Equation(s):
// \__mem|Mux15~8  = (\__datapath|__T1|out [2] & ((\__mem|Mux15~7  & (\__mem|mem[31][0]~regout )) # (!\__mem|Mux15~7  & ((D1_mem[23][0]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux15~7 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[31][0]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(\__mem|Mux15~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~8 ),
	.regout(\__mem|mem[23][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][0] .lut_mask = "dda0";
defparam \__mem|mem[23][0] .operation_mode = "normal";
defparam \__mem|mem[23][0] .output_mode = "comb_only";
defparam \__mem|mem[23][0] .register_cascade_mode = "off";
defparam \__mem|mem[23][0] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxv_lcell \__mem|mem[29][0] (
// Equation(s):
// \__mem|mem[29][0]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , \__datapath|__Mux9_memDataIn|out[0]~9 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][0] .lut_mask = "0000";
defparam \__mem|mem[29][0] .operation_mode = "normal";
defparam \__mem|mem[29][0] .output_mode = "reg_only";
defparam \__mem|mem[29][0] .register_cascade_mode = "off";
defparam \__mem|mem[29][0] .sum_lutc_input = "datac";
defparam \__mem|mem[29][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxv_lcell \__mem|mem[25][0] (
// Equation(s):
// \__mem|Mux15~0  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[25][0]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[17][0]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[17][0]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~0 ),
	.regout(\__mem|mem[25][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][0] .lut_mask = "fc22";
defparam \__mem|mem[25][0] .operation_mode = "normal";
defparam \__mem|mem[25][0] .output_mode = "comb_only";
defparam \__mem|mem[25][0] .register_cascade_mode = "off";
defparam \__mem|mem[25][0] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxv_lcell \__mem|mem[21][0] (
// Equation(s):
// \__mem|Mux15~1  = (\__datapath|__T1|out [2] & ((\__mem|Mux15~0  & (\__mem|mem[29][0]~regout )) # (!\__mem|Mux15~0  & ((D1_mem[21][0]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux15~0 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[29][0]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(\__mem|Mux15~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~1 ),
	.regout(\__mem|mem[21][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][0] .lut_mask = "bbc0";
defparam \__mem|mem[21][0] .operation_mode = "normal";
defparam \__mem|mem[21][0] .output_mode = "comb_only";
defparam \__mem|mem[21][0] .register_cascade_mode = "off";
defparam \__mem|mem[21][0] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxv_lcell \__mem|mem[30][0] (
// Equation(s):
// \__mem|mem[30][0]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , \__datapath|__Mux9_memDataIn|out[0]~9 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][0] .lut_mask = "0000";
defparam \__mem|mem[30][0] .operation_mode = "normal";
defparam \__mem|mem[30][0] .output_mode = "reg_only";
defparam \__mem|mem[30][0] .register_cascade_mode = "off";
defparam \__mem|mem[30][0] .sum_lutc_input = "datac";
defparam \__mem|mem[30][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxv_lcell \__mem|mem[18][0] (
// Equation(s):
// \__mem|mem[18][0]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[0]~9 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[18][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][0] .lut_mask = "ff00";
defparam \__mem|mem[18][0] .operation_mode = "normal";
defparam \__mem|mem[18][0] .output_mode = "reg_only";
defparam \__mem|mem[18][0] .register_cascade_mode = "off";
defparam \__mem|mem[18][0] .sum_lutc_input = "datac";
defparam \__mem|mem[18][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxv_lcell \__mem|mem[22][0] (
// Equation(s):
// \__mem|Mux15~2  = (\__datapath|__T1|out [2] & (((D1_mem[22][0]) # (\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & (\__mem|mem[18][0]~regout  & ((!\__datapath|__T1|out [3]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[18][0]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~2 ),
	.regout(\__mem|mem[22][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][0] .lut_mask = "cce2";
defparam \__mem|mem[22][0] .operation_mode = "normal";
defparam \__mem|mem[22][0] .output_mode = "comb_only";
defparam \__mem|mem[22][0] .register_cascade_mode = "off";
defparam \__mem|mem[22][0] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxv_lcell \__mem|mem[26][0] (
// Equation(s):
// \__mem|Mux15~3  = (\__datapath|__T1|out [3] & ((\__mem|Mux15~2  & (\__mem|mem[30][0]~regout )) # (!\__mem|Mux15~2  & ((D1_mem[26][0]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux15~2 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[30][0]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(\__mem|Mux15~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~3 ),
	.regout(\__mem|mem[26][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][0] .lut_mask = "bbc0";
defparam \__mem|mem[26][0] .operation_mode = "normal";
defparam \__mem|mem[26][0] .output_mode = "comb_only";
defparam \__mem|mem[26][0] .register_cascade_mode = "off";
defparam \__mem|mem[26][0] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N3
maxv_lcell \__mem|mem[28][0] (
// Equation(s):
// \__mem|mem[28][0]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , \__datapath|__Mux9_memDataIn|out[0]~9 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][0] .lut_mask = "0000";
defparam \__mem|mem[28][0] .operation_mode = "normal";
defparam \__mem|mem[28][0] .output_mode = "reg_only";
defparam \__mem|mem[28][0] .register_cascade_mode = "off";
defparam \__mem|mem[28][0] .sum_lutc_input = "datac";
defparam \__mem|mem[28][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N3
maxv_lcell \__mem|mem[16][0] (
// Equation(s):
// \__mem|mem[16][0]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , \__datapath|__Mux9_memDataIn|out[0]~9 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][0] .lut_mask = "0000";
defparam \__mem|mem[16][0] .operation_mode = "normal";
defparam \__mem|mem[16][0] .output_mode = "reg_only";
defparam \__mem|mem[16][0] .register_cascade_mode = "off";
defparam \__mem|mem[16][0] .sum_lutc_input = "datac";
defparam \__mem|mem[16][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N0
maxv_lcell \__mem|mem[20][0] (
// Equation(s):
// \__mem|Mux15~4  = (\__datapath|__T1|out [2] & (((D1_mem[20][0]) # (\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & (\__mem|mem[16][0]~regout  & ((!\__datapath|__T1|out [3]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[16][0]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~4 ),
	.regout(\__mem|mem[20][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][0] .lut_mask = "cce2";
defparam \__mem|mem[20][0] .operation_mode = "normal";
defparam \__mem|mem[20][0] .output_mode = "comb_only";
defparam \__mem|mem[20][0] .register_cascade_mode = "off";
defparam \__mem|mem[20][0] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N7
maxv_lcell \__mem|mem[24][0] (
// Equation(s):
// \__mem|Mux15~5  = (\__datapath|__T1|out [3] & ((\__mem|Mux15~4  & (\__mem|mem[28][0]~regout )) # (!\__mem|Mux15~4  & ((D1_mem[24][0]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux15~4 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[28][0]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(\__mem|Mux15~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~5 ),
	.regout(\__mem|mem[24][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][0] .lut_mask = "bbc0";
defparam \__mem|mem[24][0] .operation_mode = "normal";
defparam \__mem|mem[24][0] .output_mode = "comb_only";
defparam \__mem|mem[24][0] .register_cascade_mode = "off";
defparam \__mem|mem[24][0] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxv_lcell \__mem|Mux15~6 (
// Equation(s):
// \__mem|Mux15~6_combout  = (\__datapath|__T1|out [0] & (((\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1] & (\__mem|Mux15~3 )) # (!\__datapath|__T1|out [1] & ((\__mem|Mux15~5 )))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|Mux15~3 ),
	.datac(\__mem|Mux15~5 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux15~6 .lut_mask = "ee50";
defparam \__mem|Mux15~6 .operation_mode = "normal";
defparam \__mem|Mux15~6 .output_mode = "comb_only";
defparam \__mem|Mux15~6 .register_cascade_mode = "off";
defparam \__mem|Mux15~6 .sum_lutc_input = "datac";
defparam \__mem|Mux15~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxv_lcell \__mem|Mux15~9 (
// Equation(s):
// \__mem|Mux15~9_combout  = (\__datapath|__T1|out [0] & ((\__mem|Mux15~6_combout  & (\__mem|Mux15~8 )) # (!\__mem|Mux15~6_combout  & ((\__mem|Mux15~1 ))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux15~6_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|Mux15~8 ),
	.datac(\__mem|Mux15~1 ),
	.datad(\__mem|Mux15~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux15~9 .lut_mask = "dda0";
defparam \__mem|Mux15~9 .operation_mode = "normal";
defparam \__mem|Mux15~9 .output_mode = "comb_only";
defparam \__mem|Mux15~9 .register_cascade_mode = "off";
defparam \__mem|Mux15~9 .sum_lutc_input = "datac";
defparam \__mem|Mux15~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N4
maxv_lcell \__mem|mem[1][0] (
// Equation(s):
// \__mem|mem[1][0]~regout  = DFFEAS((!\__datapath|__T1|out [4] & (\__datapath|__Mux9_memDataIn|out[0]~9  & (\__mem|Decoder0~12_combout ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datac(\__mem|Decoder0~12_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][0] .lut_mask = "4040";
defparam \__mem|mem[1][0] .operation_mode = "normal";
defparam \__mem|mem[1][0] .output_mode = "reg_only";
defparam \__mem|mem[1][0] .register_cascade_mode = "off";
defparam \__mem|mem[1][0] .sum_lutc_input = "datac";
defparam \__mem|mem[1][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N1
maxv_lcell \__mem|mem[0][0] (
// Equation(s):
// \__mem|mem[0][0]~regout  = DFFEAS((!\__datapath|__T1|out [4] & (\__mem|Decoder0~20_combout  & (\__datapath|__Mux9_memDataIn|out[0]~9 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(\__mem|Decoder0~20_combout ),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][0] .lut_mask = "4040";
defparam \__mem|mem[0][0] .operation_mode = "normal";
defparam \__mem|mem[0][0] .output_mode = "reg_only";
defparam \__mem|mem[0][0] .register_cascade_mode = "off";
defparam \__mem|mem[0][0] .sum_lutc_input = "datac";
defparam \__mem|mem[0][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N2
maxv_lcell \__mem|mem[2][0] (
// Equation(s):
// \__mem|mem[2][0]~regout  = DFFEAS((\__mem|Decoder0~4_combout  & (!\__datapath|__T1|out [4] & (\__datapath|__Mux9_memDataIn|out[0]~9 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~4_combout ),
	.datab(\__datapath|__T1|out [4]),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][0] .lut_mask = "2020";
defparam \__mem|mem[2][0] .operation_mode = "normal";
defparam \__mem|mem[2][0] .output_mode = "reg_only";
defparam \__mem|mem[2][0] .register_cascade_mode = "off";
defparam \__mem|mem[2][0] .sum_lutc_input = "datac";
defparam \__mem|mem[2][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N9
maxv_lcell \__mem|Mux15~14 (
// Equation(s):
// \__mem|Mux15~14_combout  = (\__datapath|__T1|out [1] & (((\__mem|mem[2][0]~regout ) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[0][0]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(gnd),
	.dataa(\__mem|mem[0][0]~regout ),
	.datab(\__mem|mem[2][0]~regout ),
	.datac(\__datapath|__T1|out [1]),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux15~14 .lut_mask = "f0ca";
defparam \__mem|Mux15~14 .operation_mode = "normal";
defparam \__mem|Mux15~14 .output_mode = "comb_only";
defparam \__mem|Mux15~14 .register_cascade_mode = "off";
defparam \__mem|Mux15~14 .sum_lutc_input = "datac";
defparam \__mem|Mux15~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N5
maxv_lcell \__mem|mem[3][0] (
// Equation(s):
// \__mem|Mux15~15  = (\__mem|Mux15~14_combout  & (((D1_mem[3][0]) # (!\__datapath|__T1|out [0])))) # (!\__mem|Mux15~14_combout  & (\__mem|mem[1][0]~regout  & ((\__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[1][0]~regout ),
	.datab(\__mem|Mux15~14_combout ),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~15 ),
	.regout(\__mem|mem[3][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][0] .lut_mask = "e2cc";
defparam \__mem|mem[3][0] .operation_mode = "normal";
defparam \__mem|mem[3][0] .output_mode = "comb_only";
defparam \__mem|mem[3][0] .register_cascade_mode = "off";
defparam \__mem|mem[3][0] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N0
maxv_lcell \__mem|mem[11][0] (
// Equation(s):
// \__mem|mem[11][0]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , \__datapath|__Mux9_memDataIn|out[0]~9 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][0] .lut_mask = "0000";
defparam \__mem|mem[11][0] .operation_mode = "normal";
defparam \__mem|mem[11][0] .output_mode = "reg_only";
defparam \__mem|mem[11][0] .register_cascade_mode = "off";
defparam \__mem|mem[11][0] .sum_lutc_input = "datac";
defparam \__mem|mem[11][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N7
maxv_lcell \__mem|mem[8][0] (
// Equation(s):
// \__mem|mem[8][0]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , \__datapath|__Mux9_memDataIn|out[0]~9 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][0] .lut_mask = "0000";
defparam \__mem|mem[8][0] .operation_mode = "normal";
defparam \__mem|mem[8][0] .output_mode = "reg_only";
defparam \__mem|mem[8][0] .register_cascade_mode = "off";
defparam \__mem|mem[8][0] .sum_lutc_input = "datac";
defparam \__mem|mem[8][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N4
maxv_lcell \__mem|mem[10][0] (
// Equation(s):
// \__mem|Mux15~12  = (\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0]) # ((D1_mem[10][0])))) # (!\__datapath|__T1|out [1] & (!\__datapath|__T1|out [0] & ((\__mem|mem[8][0]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(\__mem|mem[8][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~12 ),
	.regout(\__mem|mem[10][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][0] .lut_mask = "b9a8";
defparam \__mem|mem[10][0] .operation_mode = "normal";
defparam \__mem|mem[10][0] .output_mode = "comb_only";
defparam \__mem|mem[10][0] .register_cascade_mode = "off";
defparam \__mem|mem[10][0] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N8
maxv_lcell \__mem|mem[9][0] (
// Equation(s):
// \__mem|Mux15~13  = (\__datapath|__T1|out [0] & ((\__mem|Mux15~12  & (\__mem|mem[11][0]~regout )) # (!\__mem|Mux15~12  & ((D1_mem[9][0]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux15~12 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[11][0]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(\__mem|Mux15~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~13 ),
	.regout(\__mem|mem[9][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][0] .lut_mask = "dda0";
defparam \__mem|mem[9][0] .operation_mode = "normal";
defparam \__mem|mem[9][0] .output_mode = "comb_only";
defparam \__mem|mem[9][0] .register_cascade_mode = "off";
defparam \__mem|mem[9][0] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N1
maxv_lcell \__mem|Mux15~16 (
// Equation(s):
// \__mem|Mux15~16_combout  = (\__datapath|__T1|out [2] & (\__datapath|__T1|out [3])) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((\__mem|Mux15~13 ))) # (!\__datapath|__T1|out [3] & (\__mem|Mux15~15 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__mem|Mux15~15 ),
	.datad(\__mem|Mux15~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux15~16 .lut_mask = "dc98";
defparam \__mem|Mux15~16 .operation_mode = "normal";
defparam \__mem|Mux15~16 .output_mode = "comb_only";
defparam \__mem|Mux15~16 .register_cascade_mode = "off";
defparam \__mem|Mux15~16 .sum_lutc_input = "datac";
defparam \__mem|Mux15~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N6
maxv_lcell \__mem|mem[15][0] (
// Equation(s):
// \__mem|mem[15][0]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , \__datapath|__Mux9_memDataIn|out[0]~9 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][0] .lut_mask = "0000";
defparam \__mem|mem[15][0] .operation_mode = "normal";
defparam \__mem|mem[15][0] .output_mode = "reg_only";
defparam \__mem|mem[15][0] .register_cascade_mode = "off";
defparam \__mem|mem[15][0] .sum_lutc_input = "datac";
defparam \__mem|mem[15][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N2
maxv_lcell \__mem|mem[12][0] (
// Equation(s):
// \__mem|mem[12][0]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , \__datapath|__Mux9_memDataIn|out[0]~9 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][0] .lut_mask = "0000";
defparam \__mem|mem[12][0] .operation_mode = "normal";
defparam \__mem|mem[12][0] .output_mode = "reg_only";
defparam \__mem|mem[12][0] .register_cascade_mode = "off";
defparam \__mem|mem[12][0] .sum_lutc_input = "datac";
defparam \__mem|mem[12][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N8
maxv_lcell \__mem|mem[13][0] (
// Equation(s):
// \__mem|Mux15~17  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((D1_mem[13][0]))) # (!\__datapath|__T1|out [0] & (\__mem|mem[12][0]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[12][0]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~17 ),
	.regout(\__mem|mem[13][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][0] .lut_mask = "fa44";
defparam \__mem|mem[13][0] .operation_mode = "normal";
defparam \__mem|mem[13][0] .output_mode = "comb_only";
defparam \__mem|mem[13][0] .register_cascade_mode = "off";
defparam \__mem|mem[13][0] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N3
maxv_lcell \__mem|mem[14][0] (
// Equation(s):
// \__mem|Mux15~18  = (\__datapath|__T1|out [1] & ((\__mem|Mux15~17  & (\__mem|mem[15][0]~regout )) # (!\__mem|Mux15~17  & ((D1_mem[14][0]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux15~17 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[15][0]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(\__mem|Mux15~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~18 ),
	.regout(\__mem|mem[14][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][0] .lut_mask = "bbc0";
defparam \__mem|mem[14][0] .operation_mode = "normal";
defparam \__mem|mem[14][0] .output_mode = "comb_only";
defparam \__mem|mem[14][0] .register_cascade_mode = "off";
defparam \__mem|mem[14][0] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxv_lcell \__mem|mem[7][0] (
// Equation(s):
// \__mem|mem[7][0]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[0]~9 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][0] .lut_mask = "ff00";
defparam \__mem|mem[7][0] .operation_mode = "normal";
defparam \__mem|mem[7][0] .output_mode = "reg_only";
defparam \__mem|mem[7][0] .register_cascade_mode = "off";
defparam \__mem|mem[7][0] .sum_lutc_input = "datac";
defparam \__mem|mem[7][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N7
maxv_lcell \__mem|mem[4][0] (
// Equation(s):
// \__mem|mem[4][0]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , \__datapath|__Mux9_memDataIn|out[0]~9 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][0] .lut_mask = "0000";
defparam \__mem|mem[4][0] .operation_mode = "normal";
defparam \__mem|mem[4][0] .output_mode = "reg_only";
defparam \__mem|mem[4][0] .register_cascade_mode = "off";
defparam \__mem|mem[4][0] .sum_lutc_input = "datac";
defparam \__mem|mem[4][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N5
maxv_lcell \__mem|mem[5][0] (
// Equation(s):
// \__mem|Mux15~10  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((D1_mem[5][0]))) # (!\__datapath|__T1|out [0] & (\__mem|mem[4][0]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[4][0]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~10 ),
	.regout(\__mem|mem[5][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][0] .lut_mask = "fa44";
defparam \__mem|mem[5][0] .operation_mode = "normal";
defparam \__mem|mem[5][0] .output_mode = "comb_only";
defparam \__mem|mem[5][0] .register_cascade_mode = "off";
defparam \__mem|mem[5][0] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N6
maxv_lcell \__mem|mem[6][0] (
// Equation(s):
// \__mem|Mux15~11  = (\__datapath|__T1|out [1] & ((\__mem|Mux15~10  & (\__mem|mem[7][0]~regout )) # (!\__mem|Mux15~10  & ((D1_mem[6][0]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux15~10 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[7][0]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[0]~9 ),
	.datad(\__mem|Mux15~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~11 ),
	.regout(\__mem|mem[6][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][0] .lut_mask = "dda0";
defparam \__mem|mem[6][0] .operation_mode = "normal";
defparam \__mem|mem[6][0] .output_mode = "comb_only";
defparam \__mem|mem[6][0] .register_cascade_mode = "off";
defparam \__mem|mem[6][0] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N7
maxv_lcell \__mem|Mux15~19 (
// Equation(s):
// \__mem|Mux15~19_combout  = (\__datapath|__T1|out [2] & ((\__mem|Mux15~16_combout  & (\__mem|Mux15~18 )) # (!\__mem|Mux15~16_combout  & ((\__mem|Mux15~11 ))))) # (!\__datapath|__T1|out [2] & (\__mem|Mux15~16_combout ))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|Mux15~16_combout ),
	.datac(\__mem|Mux15~18 ),
	.datad(\__mem|Mux15~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux15~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux15~19 .lut_mask = "e6c4";
defparam \__mem|Mux15~19 .operation_mode = "normal";
defparam \__mem|Mux15~19 .output_mode = "comb_only";
defparam \__mem|Mux15~19 .register_cascade_mode = "off";
defparam \__mem|Mux15~19 .sum_lutc_input = "datac";
defparam \__mem|Mux15~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxv_lcell \__mem|out[0] (
// Equation(s):
// \__mem|out [0] = DFFEAS(((\__datapath|__T1|out [4] & (\__mem|Mux15~9_combout )) # (!\__datapath|__T1|out [4] & ((\__mem|Mux15~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__mem|Mux15~9_combout ),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__mem|Mux15~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[0] .lut_mask = "cfc0";
defparam \__mem|out[0] .operation_mode = "normal";
defparam \__mem|out[0] .output_mode = "reg_only";
defparam \__mem|out[0] .register_cascade_mode = "off";
defparam \__mem|out[0] .sum_lutc_input = "datac";
defparam \__mem|out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxv_lcell \__datapath|__Mux1_alu_B|Mux15~1 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux15~1_combout  = (\__controller|Mux1_alu_B [0] & (((!\__controller|Mux1_alu_B [2])))) # (!\__controller|Mux1_alu_B [0] & (\__controller|counter [0] & (\__controller|Mux1_alu_B [2] & !\__controller|Mux1_alu_B [1])))

	.clk(gnd),
	.dataa(\__controller|counter [0]),
	.datab(\__controller|Mux1_alu_B [0]),
	.datac(\__controller|Mux1_alu_B [2]),
	.datad(\__controller|Mux1_alu_B [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux15~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux15~1 .lut_mask = "0c2c";
defparam \__datapath|__Mux1_alu_B|Mux15~1 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux15~1 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux15~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux15~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux15~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxv_lcell \__datapath|__Mux1_alu_B|Mux15~0 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux15~0_combout  = (\__datapath|__Mux1_alu_B|Mux0~0_combout  & ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux15~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux15~3 )))))

	.clk(gnd),
	.dataa(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datab(\__datapath|__RF|__mux2|Mux15~1 ),
	.datac(\__datapath|__RF|__mux2|Mux15~3 ),
	.datad(\__datapath|__Mux1_alu_B|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux15~0 .lut_mask = "d800";
defparam \__datapath|__Mux1_alu_B|Mux15~0 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux15~0 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux15~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux15~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxv_lcell \__datapath|__Mux1_alu_B|Mux15~2 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux15~2_combout  = (\__datapath|__Mux1_alu_B|Mux15~0_combout ) # ((\__datapath|__Mux1_alu_B|Mux15~1_combout  & ((\__datapath|__IR|out [0]) # (!\__controller|Mux1_alu_B [1]))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [0]),
	.datab(\__controller|Mux1_alu_B [1]),
	.datac(\__datapath|__Mux1_alu_B|Mux15~1_combout ),
	.datad(\__datapath|__Mux1_alu_B|Mux15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux15~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux15~2 .lut_mask = "ffb0";
defparam \__datapath|__Mux1_alu_B|Mux15~2 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux15~2 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux15~2 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux15~2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux15~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxv_lcell \__datapath|__alu|__add|Add0~0 (
// Equation(s):
// \__datapath|__alu|__add|Add0~0_combout  = (\__controller|ALU_op~regout  & (((!\__datapath|__Mux2_alu_A|Mux15~3_combout )) # (!\__datapath|__Mux1_alu_B|Mux15~2_combout ))) # (!\__controller|ALU_op~regout  & (((\__datapath|__alu|__add|out[0]~0_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux15~2_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux15~3_combout ),
	.datac(\__datapath|__alu|__add|out[0]~0_combout ),
	.datad(\__controller|ALU_op~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|Add0~0 .lut_mask = "77f0";
defparam \__datapath|__alu|__add|Add0~0 .operation_mode = "normal";
defparam \__datapath|__alu|__add|Add0~0 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|Add0~0 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|Add0~0 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxv_lcell \__datapath|__T1|out[0] (
// Equation(s):
// \__datapath|__T1|out [0] = DFFEAS((!\__controller|T1write~regout  & (((\__datapath|__alu|__add|Add0~0_combout )))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|T1write~regout ),
	.datab(vcc),
	.datac(\__datapath|__alu|__add|Add0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[0] .lut_mask = "5050";
defparam \__datapath|__T1|out[0] .operation_mode = "normal";
defparam \__datapath|__T1|out[0] .output_mode = "reg_only";
defparam \__datapath|__T1|out[0] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[0] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxv_lcell \__datapath|__Mux9_memDataIn|out[7]~12 (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[7]~12_combout  = ((\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux8~1 ))) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux8~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux8~3 ),
	.datad(\__datapath|__RF|__mux2|Mux8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[7]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux9_memDataIn|out[7]~12 .lut_mask = "fc30";
defparam \__datapath|__Mux9_memDataIn|out[7]~12 .operation_mode = "normal";
defparam \__datapath|__Mux9_memDataIn|out[7]~12 .output_mode = "comb_only";
defparam \__datapath|__Mux9_memDataIn|out[7]~12 .register_cascade_mode = "off";
defparam \__datapath|__Mux9_memDataIn|out[7]~12 .sum_lutc_input = "datac";
defparam \__datapath|__Mux9_memDataIn|out[7]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxv_lcell \__mem|mem[17][7] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[7]~13  = ((\__controller|Mux9_memDataIn~regout  & ((\__datapath|__Mux9_memDataIn|out[7]~12_combout ))) # (!\__controller|Mux9_memDataIn~regout  & (\__datapath|__RF|__mux1|Mux8~4_combout )))
// \__mem|mem[17][7]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[7]~13 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__controller|Mux9_memDataIn~regout ),
	.datac(\__datapath|__RF|__mux1|Mux8~4_combout ),
	.datad(\__datapath|__Mux9_memDataIn|out[7]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.regout(\__mem|mem[17][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][7] .lut_mask = "fc30";
defparam \__mem|mem[17][7] .operation_mode = "normal";
defparam \__mem|mem[17][7] .output_mode = "reg_and_comb";
defparam \__mem|mem[17][7] .register_cascade_mode = "off";
defparam \__mem|mem[17][7] .sum_lutc_input = "datac";
defparam \__mem|mem[17][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxv_lcell \__mem|mem[25][7] (
// Equation(s):
// \__mem|Mux8~0  = (\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2]) # ((D1_mem[25][7])))) # (!\__datapath|__T1|out [3] & (!\__datapath|__T1|out [2] & ((\__mem|mem[17][7]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(\__mem|mem[17][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~0 ),
	.regout(\__mem|mem[25][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][7] .lut_mask = "b9a8";
defparam \__mem|mem[25][7] .operation_mode = "normal";
defparam \__mem|mem[25][7] .output_mode = "comb_only";
defparam \__mem|mem[25][7] .register_cascade_mode = "off";
defparam \__mem|mem[25][7] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxv_lcell \__mem|mem[29][7] (
// Equation(s):
// \__mem|mem[29][7]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , \__datapath|__Mux9_memDataIn|out[7]~13 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][7] .lut_mask = "0000";
defparam \__mem|mem[29][7] .operation_mode = "normal";
defparam \__mem|mem[29][7] .output_mode = "reg_only";
defparam \__mem|mem[29][7] .register_cascade_mode = "off";
defparam \__mem|mem[29][7] .sum_lutc_input = "datac";
defparam \__mem|mem[29][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxv_lcell \__mem|mem[21][7] (
// Equation(s):
// \__mem|Mux8~1  = (\__mem|Mux8~0  & (((\__mem|mem[29][7]~regout )) # (!\__datapath|__T1|out [2]))) # (!\__mem|Mux8~0  & (\__datapath|__T1|out [2] & (D1_mem[21][7])))

	.clk(!\clk~combout ),
	.dataa(\__mem|Mux8~0 ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(\__mem|mem[29][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~1 ),
	.regout(\__mem|mem[21][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][7] .lut_mask = "ea62";
defparam \__mem|mem[21][7] .operation_mode = "normal";
defparam \__mem|mem[21][7] .output_mode = "comb_only";
defparam \__mem|mem[21][7] .register_cascade_mode = "off";
defparam \__mem|mem[21][7] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N9
maxv_lcell \__mem|mem[31][7] (
// Equation(s):
// \__mem|mem[31][7]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , \__datapath|__Mux9_memDataIn|out[7]~13 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][7] .lut_mask = "0000";
defparam \__mem|mem[31][7] .operation_mode = "normal";
defparam \__mem|mem[31][7] .output_mode = "reg_only";
defparam \__mem|mem[31][7] .register_cascade_mode = "off";
defparam \__mem|mem[31][7] .sum_lutc_input = "datac";
defparam \__mem|mem[31][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N3
maxv_lcell \__mem|mem[19][7] (
// Equation(s):
// \__mem|mem[19][7]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , \__datapath|__Mux9_memDataIn|out[7]~13 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][7] .lut_mask = "0000";
defparam \__mem|mem[19][7] .operation_mode = "normal";
defparam \__mem|mem[19][7] .output_mode = "reg_only";
defparam \__mem|mem[19][7] .register_cascade_mode = "off";
defparam \__mem|mem[19][7] .sum_lutc_input = "datac";
defparam \__mem|mem[19][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N7
maxv_lcell \__mem|mem[27][7] (
// Equation(s):
// \__mem|Mux8~7  = (\__datapath|__T1|out [2] & (\__datapath|__T1|out [3])) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & (D1_mem[27][7])) # (!\__datapath|__T1|out [3] & ((\__mem|mem[19][7]~regout )))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(\__mem|mem[19][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~7 ),
	.regout(\__mem|mem[27][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][7] .lut_mask = "d9c8";
defparam \__mem|mem[27][7] .operation_mode = "normal";
defparam \__mem|mem[27][7] .output_mode = "comb_only";
defparam \__mem|mem[27][7] .register_cascade_mode = "off";
defparam \__mem|mem[27][7] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N7
maxv_lcell \__mem|mem[23][7] (
// Equation(s):
// \__mem|Mux8~8  = (\__datapath|__T1|out [2] & ((\__mem|Mux8~7  & (\__mem|mem[31][7]~regout )) # (!\__mem|Mux8~7  & ((D1_mem[23][7]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux8~7 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[31][7]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(\__mem|Mux8~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~8 ),
	.regout(\__mem|mem[23][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][7] .lut_mask = "dda0";
defparam \__mem|mem[23][7] .operation_mode = "normal";
defparam \__mem|mem[23][7] .output_mode = "comb_only";
defparam \__mem|mem[23][7] .register_cascade_mode = "off";
defparam \__mem|mem[23][7] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxv_lcell \__mem|mem[30][7] (
// Equation(s):
// \__mem|mem[30][7]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , \__datapath|__Mux9_memDataIn|out[7]~13 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][7] .lut_mask = "0000";
defparam \__mem|mem[30][7] .operation_mode = "normal";
defparam \__mem|mem[30][7] .output_mode = "reg_only";
defparam \__mem|mem[30][7] .register_cascade_mode = "off";
defparam \__mem|mem[30][7] .sum_lutc_input = "datac";
defparam \__mem|mem[30][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxv_lcell \__mem|mem[18][7] (
// Equation(s):
// \__mem|mem[18][7]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , \__datapath|__Mux9_memDataIn|out[7]~13 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[18][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][7] .lut_mask = "0000";
defparam \__mem|mem[18][7] .operation_mode = "normal";
defparam \__mem|mem[18][7] .output_mode = "reg_only";
defparam \__mem|mem[18][7] .register_cascade_mode = "off";
defparam \__mem|mem[18][7] .sum_lutc_input = "datac";
defparam \__mem|mem[18][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxv_lcell \__mem|mem[22][7] (
// Equation(s):
// \__mem|Mux8~2  = (\__datapath|__T1|out [3] & (\__datapath|__T1|out [2])) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & (D1_mem[22][7])) # (!\__datapath|__T1|out [2] & ((\__mem|mem[18][7]~regout )))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(\__mem|mem[18][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~2 ),
	.regout(\__mem|mem[22][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][7] .lut_mask = "d9c8";
defparam \__mem|mem[22][7] .operation_mode = "normal";
defparam \__mem|mem[22][7] .output_mode = "comb_only";
defparam \__mem|mem[22][7] .register_cascade_mode = "off";
defparam \__mem|mem[22][7] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxv_lcell \__mem|mem[26][7] (
// Equation(s):
// \__mem|Mux8~3  = (\__datapath|__T1|out [3] & ((\__mem|Mux8~2  & (\__mem|mem[30][7]~regout )) # (!\__mem|Mux8~2  & ((D1_mem[26][7]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux8~2 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[30][7]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(\__mem|Mux8~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~3 ),
	.regout(\__mem|mem[26][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][7] .lut_mask = "bbc0";
defparam \__mem|mem[26][7] .operation_mode = "normal";
defparam \__mem|mem[26][7] .output_mode = "comb_only";
defparam \__mem|mem[26][7] .register_cascade_mode = "off";
defparam \__mem|mem[26][7] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N9
maxv_lcell \__mem|mem[16][7] (
// Equation(s):
// \__mem|mem[16][7]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , \__datapath|__Mux9_memDataIn|out[7]~13 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][7] .lut_mask = "0000";
defparam \__mem|mem[16][7] .operation_mode = "normal";
defparam \__mem|mem[16][7] .output_mode = "reg_only";
defparam \__mem|mem[16][7] .register_cascade_mode = "off";
defparam \__mem|mem[16][7] .sum_lutc_input = "datac";
defparam \__mem|mem[16][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N4
maxv_lcell \__mem|mem[20][7] (
// Equation(s):
// \__mem|Mux8~4  = (\__datapath|__T1|out [3] & (((\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & ((D1_mem[20][7]))) # (!\__datapath|__T1|out [2] & (\__mem|mem[16][7]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[16][7]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~4 ),
	.regout(\__mem|mem[20][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][7] .lut_mask = "fa44";
defparam \__mem|mem[20][7] .operation_mode = "normal";
defparam \__mem|mem[20][7] .output_mode = "comb_only";
defparam \__mem|mem[20][7] .register_cascade_mode = "off";
defparam \__mem|mem[20][7] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N2
maxv_lcell \__mem|mem[28][7] (
// Equation(s):
// \__mem|mem[28][7]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , \__datapath|__Mux9_memDataIn|out[7]~13 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][7] .lut_mask = "0000";
defparam \__mem|mem[28][7] .operation_mode = "normal";
defparam \__mem|mem[28][7] .output_mode = "reg_only";
defparam \__mem|mem[28][7] .register_cascade_mode = "off";
defparam \__mem|mem[28][7] .sum_lutc_input = "datac";
defparam \__mem|mem[28][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N7
maxv_lcell \__mem|mem[24][7] (
// Equation(s):
// \__mem|Mux8~5  = (\__mem|Mux8~4  & ((\__mem|mem[28][7]~regout ) # ((!\__datapath|__T1|out [3])))) # (!\__mem|Mux8~4  & (((D1_mem[24][7] & \__datapath|__T1|out [3]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|Mux8~4 ),
	.datab(\__mem|mem[28][7]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~5 ),
	.regout(\__mem|mem[24][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][7] .lut_mask = "d8aa";
defparam \__mem|mem[24][7] .operation_mode = "normal";
defparam \__mem|mem[24][7] .output_mode = "comb_only";
defparam \__mem|mem[24][7] .register_cascade_mode = "off";
defparam \__mem|mem[24][7] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxv_lcell \__mem|Mux8~6 (
// Equation(s):
// \__mem|Mux8~6_combout  = (\__datapath|__T1|out [0] & (((\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1] & (\__mem|Mux8~3 )) # (!\__datapath|__T1|out [1] & ((\__mem|Mux8~5 )))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|Mux8~3 ),
	.datac(\__mem|Mux8~5 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux8~6 .lut_mask = "ee50";
defparam \__mem|Mux8~6 .operation_mode = "normal";
defparam \__mem|Mux8~6 .output_mode = "comb_only";
defparam \__mem|Mux8~6 .register_cascade_mode = "off";
defparam \__mem|Mux8~6 .sum_lutc_input = "datac";
defparam \__mem|Mux8~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxv_lcell \__mem|Mux8~9 (
// Equation(s):
// \__mem|Mux8~9_combout  = (\__datapath|__T1|out [0] & ((\__mem|Mux8~6_combout  & ((\__mem|Mux8~8 ))) # (!\__mem|Mux8~6_combout  & (\__mem|Mux8~1 )))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux8~6_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|Mux8~1 ),
	.datac(\__mem|Mux8~8 ),
	.datad(\__mem|Mux8~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux8~9 .lut_mask = "f588";
defparam \__mem|Mux8~9 .operation_mode = "normal";
defparam \__mem|Mux8~9 .output_mode = "comb_only";
defparam \__mem|Mux8~9 .register_cascade_mode = "off";
defparam \__mem|Mux8~9 .sum_lutc_input = "datac";
defparam \__mem|Mux8~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N8
maxv_lcell \__mem|mem[15][7] (
// Equation(s):
// \__mem|mem[15][7]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[7]~13 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][7] .lut_mask = "ff00";
defparam \__mem|mem[15][7] .operation_mode = "normal";
defparam \__mem|mem[15][7] .output_mode = "reg_only";
defparam \__mem|mem[15][7] .register_cascade_mode = "off";
defparam \__mem|mem[15][7] .sum_lutc_input = "datac";
defparam \__mem|mem[15][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N8
maxv_lcell \__mem|mem[12][7] (
// Equation(s):
// \__mem|mem[12][7]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , \__datapath|__Mux9_memDataIn|out[7]~13 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][7] .lut_mask = "0000";
defparam \__mem|mem[12][7] .operation_mode = "normal";
defparam \__mem|mem[12][7] .output_mode = "reg_only";
defparam \__mem|mem[12][7] .register_cascade_mode = "off";
defparam \__mem|mem[12][7] .sum_lutc_input = "datac";
defparam \__mem|mem[12][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N0
maxv_lcell \__mem|mem[13][7] (
// Equation(s):
// \__mem|Mux8~17  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((D1_mem[13][7]))) # (!\__datapath|__T1|out [0] & (\__mem|mem[12][7]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[12][7]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~17 ),
	.regout(\__mem|mem[13][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][7] .lut_mask = "fc22";
defparam \__mem|mem[13][7] .operation_mode = "normal";
defparam \__mem|mem[13][7] .output_mode = "comb_only";
defparam \__mem|mem[13][7] .register_cascade_mode = "off";
defparam \__mem|mem[13][7] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N2
maxv_lcell \__mem|mem[14][7] (
// Equation(s):
// \__mem|Mux8~18  = (\__datapath|__T1|out [1] & ((\__mem|Mux8~17  & (\__mem|mem[15][7]~regout )) # (!\__mem|Mux8~17  & ((D1_mem[14][7]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux8~17 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[15][7]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(\__mem|Mux8~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~18 ),
	.regout(\__mem|mem[14][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][7] .lut_mask = "bbc0";
defparam \__mem|mem[14][7] .operation_mode = "normal";
defparam \__mem|mem[14][7] .output_mode = "comb_only";
defparam \__mem|mem[14][7] .register_cascade_mode = "off";
defparam \__mem|mem[14][7] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N1
maxv_lcell \__mem|mem[8][7] (
// Equation(s):
// \__mem|mem[8][7]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , \__datapath|__Mux9_memDataIn|out[7]~13 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][7] .lut_mask = "0000";
defparam \__mem|mem[8][7] .operation_mode = "normal";
defparam \__mem|mem[8][7] .output_mode = "reg_only";
defparam \__mem|mem[8][7] .register_cascade_mode = "off";
defparam \__mem|mem[8][7] .sum_lutc_input = "datac";
defparam \__mem|mem[8][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N5
maxv_lcell \__mem|mem[10][7] (
// Equation(s):
// \__mem|Mux8~12  = (\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0]) # ((D1_mem[10][7])))) # (!\__datapath|__T1|out [1] & (!\__datapath|__T1|out [0] & ((\__mem|mem[8][7]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(\__mem|mem[8][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~12 ),
	.regout(\__mem|mem[10][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][7] .lut_mask = "b9a8";
defparam \__mem|mem[10][7] .operation_mode = "normal";
defparam \__mem|mem[10][7] .output_mode = "comb_only";
defparam \__mem|mem[10][7] .register_cascade_mode = "off";
defparam \__mem|mem[10][7] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N9
maxv_lcell \__mem|mem[11][7] (
// Equation(s):
// \__mem|mem[11][7]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , \__datapath|__Mux9_memDataIn|out[7]~13 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][7] .lut_mask = "0000";
defparam \__mem|mem[11][7] .operation_mode = "normal";
defparam \__mem|mem[11][7] .output_mode = "reg_only";
defparam \__mem|mem[11][7] .register_cascade_mode = "off";
defparam \__mem|mem[11][7] .sum_lutc_input = "datac";
defparam \__mem|mem[11][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxv_lcell \__mem|mem[9][7] (
// Equation(s):
// \__mem|Mux8~13  = (\__mem|Mux8~12  & (((\__mem|mem[11][7]~regout )) # (!\__datapath|__T1|out [0]))) # (!\__mem|Mux8~12  & (\__datapath|__T1|out [0] & (D1_mem[9][7])))

	.clk(!\clk~combout ),
	.dataa(\__mem|Mux8~12 ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(\__mem|mem[11][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~13 ),
	.regout(\__mem|mem[9][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][7] .lut_mask = "ea62";
defparam \__mem|mem[9][7] .operation_mode = "normal";
defparam \__mem|mem[9][7] .output_mode = "comb_only";
defparam \__mem|mem[9][7] .register_cascade_mode = "off";
defparam \__mem|mem[9][7] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N6
maxv_lcell \__mem|mem[1][7] (
// Equation(s):
// \__mem|mem[1][7]~regout  = DFFEAS(((\__datapath|__T1|out [4]) # ((\__datapath|__Mux9_memDataIn|out[7]~13 ))) # (!\__mem|Decoder0~12_combout ), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~12_combout ),
	.datab(\__datapath|__T1|out [4]),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][7] .lut_mask = "fdfd";
defparam \__mem|mem[1][7] .operation_mode = "normal";
defparam \__mem|mem[1][7] .output_mode = "reg_only";
defparam \__mem|mem[1][7] .register_cascade_mode = "off";
defparam \__mem|mem[1][7] .sum_lutc_input = "datac";
defparam \__mem|mem[1][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N6
maxv_lcell \__mem|mem[2][7] (
// Equation(s):
// \__mem|mem[2][7]~regout  = DFFEAS((((\__datapath|__T1|out [4]) # (\__datapath|__Mux9_memDataIn|out[7]~13 )) # (!\__mem|Decoder0~4_combout )), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__mem|Decoder0~4_combout ),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][7] .lut_mask = "fff3";
defparam \__mem|mem[2][7] .operation_mode = "normal";
defparam \__mem|mem[2][7] .output_mode = "reg_only";
defparam \__mem|mem[2][7] .register_cascade_mode = "off";
defparam \__mem|mem[2][7] .sum_lutc_input = "datac";
defparam \__mem|mem[2][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N0
maxv_lcell \__mem|mem[0][7] (
// Equation(s):
// \__mem|mem[0][7]~regout  = DFFEAS((((\__datapath|__T1|out [4]) # (\__datapath|__Mux9_memDataIn|out[7]~13 )) # (!\__mem|Decoder0~20_combout )), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__mem|Decoder0~20_combout ),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][7] .lut_mask = "fff3";
defparam \__mem|mem[0][7] .operation_mode = "normal";
defparam \__mem|mem[0][7] .output_mode = "reg_only";
defparam \__mem|mem[0][7] .register_cascade_mode = "off";
defparam \__mem|mem[0][7] .sum_lutc_input = "datac";
defparam \__mem|mem[0][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N4
maxv_lcell \__mem|Mux8~14 (
// Equation(s):
// \__mem|Mux8~14_combout  = (\__datapath|__T1|out [1] & ((\__mem|mem[2][7]~regout ) # ((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (((\__mem|mem[0][7]~regout  & !\__datapath|__T1|out [0]))))

	.clk(gnd),
	.dataa(\__mem|mem[2][7]~regout ),
	.datab(\__mem|mem[0][7]~regout ),
	.datac(\__datapath|__T1|out [1]),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux8~14 .lut_mask = "f0ac";
defparam \__mem|Mux8~14 .operation_mode = "normal";
defparam \__mem|Mux8~14 .output_mode = "comb_only";
defparam \__mem|Mux8~14 .register_cascade_mode = "off";
defparam \__mem|Mux8~14 .sum_lutc_input = "datac";
defparam \__mem|Mux8~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N3
maxv_lcell \__mem|mem[3][7] (
// Equation(s):
// \__mem|Mux8~15  = (\__datapath|__T1|out [0] & ((\__mem|Mux8~14_combout  & ((D1_mem[3][7]))) # (!\__mem|Mux8~14_combout  & (\__mem|mem[1][7]~regout )))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux8~14_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[1][7]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(\__mem|Mux8~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~15 ),
	.regout(\__mem|mem[3][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][7] .lut_mask = "f388";
defparam \__mem|mem[3][7] .operation_mode = "normal";
defparam \__mem|mem[3][7] .output_mode = "comb_only";
defparam \__mem|mem[3][7] .register_cascade_mode = "off";
defparam \__mem|mem[3][7] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N5
maxv_lcell \__mem|Mux8~16 (
// Equation(s):
// \__mem|Mux8~16_combout  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & (\__mem|Mux8~13 )) # (!\__datapath|__T1|out [3] & ((\__mem|Mux8~15 )))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|Mux8~13 ),
	.datac(\__mem|Mux8~15 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux8~16 .lut_mask = "ee50";
defparam \__mem|Mux8~16 .operation_mode = "normal";
defparam \__mem|Mux8~16 .output_mode = "comb_only";
defparam \__mem|Mux8~16 .register_cascade_mode = "off";
defparam \__mem|Mux8~16 .sum_lutc_input = "datac";
defparam \__mem|Mux8~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N7
maxv_lcell \__mem|mem[4][7] (
// Equation(s):
// \__mem|mem[4][7]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[7]~13 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][7] .lut_mask = "ff00";
defparam \__mem|mem[4][7] .operation_mode = "normal";
defparam \__mem|mem[4][7] .output_mode = "reg_only";
defparam \__mem|mem[4][7] .register_cascade_mode = "off";
defparam \__mem|mem[4][7] .sum_lutc_input = "datac";
defparam \__mem|mem[4][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N1
maxv_lcell \__mem|mem[5][7] (
// Equation(s):
// \__mem|Mux8~10  = (\__datapath|__T1|out [0] & (((D1_mem[5][7]) # (\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & (\__mem|mem[4][7]~regout  & ((!\__datapath|__T1|out [1]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[4][7]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~10 ),
	.regout(\__mem|mem[5][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][7] .lut_mask = "aae4";
defparam \__mem|mem[5][7] .operation_mode = "normal";
defparam \__mem|mem[5][7] .output_mode = "comb_only";
defparam \__mem|mem[5][7] .register_cascade_mode = "off";
defparam \__mem|mem[5][7] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxv_lcell \__mem|mem[7][7] (
// Equation(s):
// \__mem|mem[7][7]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[7]~13 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][7] .lut_mask = "ff00";
defparam \__mem|mem[7][7] .operation_mode = "normal";
defparam \__mem|mem[7][7] .output_mode = "reg_only";
defparam \__mem|mem[7][7] .register_cascade_mode = "off";
defparam \__mem|mem[7][7] .sum_lutc_input = "datac";
defparam \__mem|mem[7][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxv_lcell \__mem|mem[6][7] (
// Equation(s):
// \__mem|Mux8~11  = (\__mem|Mux8~10  & ((\__mem|mem[7][7]~regout ) # ((!\__datapath|__T1|out [1])))) # (!\__mem|Mux8~10  & (((D1_mem[6][7] & \__datapath|__T1|out [1]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|Mux8~10 ),
	.datab(\__mem|mem[7][7]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[7]~13 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~11 ),
	.regout(\__mem|mem[6][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][7] .lut_mask = "d8aa";
defparam \__mem|mem[6][7] .operation_mode = "normal";
defparam \__mem|mem[6][7] .output_mode = "comb_only";
defparam \__mem|mem[6][7] .register_cascade_mode = "off";
defparam \__mem|mem[6][7] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N8
maxv_lcell \__mem|Mux8~19 (
// Equation(s):
// \__mem|Mux8~19_combout  = (\__datapath|__T1|out [2] & ((\__mem|Mux8~16_combout  & (\__mem|Mux8~18 )) # (!\__mem|Mux8~16_combout  & ((\__mem|Mux8~11 ))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux8~16_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|Mux8~18 ),
	.datac(\__mem|Mux8~16_combout ),
	.datad(\__mem|Mux8~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux8~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux8~19 .lut_mask = "dad0";
defparam \__mem|Mux8~19 .operation_mode = "normal";
defparam \__mem|Mux8~19 .output_mode = "comb_only";
defparam \__mem|Mux8~19 .register_cascade_mode = "off";
defparam \__mem|Mux8~19 .sum_lutc_input = "datac";
defparam \__mem|Mux8~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxv_lcell \__mem|out[7] (
// Equation(s):
// \__mem|out [7] = DFFEAS(((\__datapath|__T1|out [4] & (\__mem|Mux8~9_combout )) # (!\__datapath|__T1|out [4] & ((\__mem|Mux8~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__mem|Mux8~9_combout ),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__mem|Mux8~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[7] .lut_mask = "cfc0";
defparam \__mem|out[7] .operation_mode = "normal";
defparam \__mem|out[7] .output_mode = "reg_only";
defparam \__mem|out[7] .register_cascade_mode = "off";
defparam \__mem|out[7] .sum_lutc_input = "datac";
defparam \__mem|out[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxv_lcell \__datapath|__RF|r4|out[1] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux14~0  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__Mux5_RF_read2|Mux1~0  & (\__datapath|__RF|r6|out [1])) # 
// (!\__datapath|__Mux5_RF_read2|Mux1~0  & ((F5_out[1])))))
// \__datapath|__RF|r4|out [1] = DFFEAS(\__datapath|__RF|__mux2|Mux14~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , \__datapath|__Mux6_RF_dataIn|out[1]~2_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r6|out [1]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[1]~2_combout ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux14~0 ),
	.regout(\__datapath|__RF|r4|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[1] .lut_mask = "ee50";
defparam \__datapath|__RF|r4|out[1] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[1] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[1] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[1] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r4|out[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxv_lcell \__datapath|__RF|r6|out[1] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux14~0  = (\__datapath|__IR|out [9] & (\__datapath|__IR|out [10])) # (!\__datapath|__IR|out [9] & ((\__datapath|__IR|out [10] & (F7_out[1])) # (!\__datapath|__IR|out [10] & ((\__datapath|__RF|r4|out [1])))))
// \__datapath|__RF|r6|out [1] = DFFEAS(\__datapath|__RF|__mux1|Mux14~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[1]~2_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[1]~2_combout ),
	.datad(\__datapath|__RF|r4|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux14~0 ),
	.regout(\__datapath|__RF|r6|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[1] .lut_mask = "d9c8";
defparam \__datapath|__RF|r6|out[1] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[1] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[1] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[1] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxv_lcell \__datapath|__RF|r7|out[1] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux14~1  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|__mux2|Mux14~0  & ((F8_out[1]))) # (!\__datapath|__RF|__mux2|Mux14~0  & (\__datapath|__RF|r5|out [1])))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & 
// (((\__datapath|__RF|__mux2|Mux14~0 ))))
// \__datapath|__RF|r7|out [1] = DFFEAS(\__datapath|__RF|__mux2|Mux14~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[1]~2_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r5|out [1]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[1]~2_combout ),
	.datad(\__datapath|__RF|__mux2|Mux14~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux14~1 ),
	.regout(\__datapath|__RF|r7|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[1] .lut_mask = "f588";
defparam \__datapath|__RF|r7|out[1] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[1] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[1] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[1] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxv_lcell \__datapath|__RF|r5|out[1] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux14~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux14~0  & (\__datapath|__RF|r7|out [1])) # (!\__datapath|__RF|__mux1|Mux14~0  & ((F6_out[1]))))) # (!\__datapath|__IR|out [9] & (((\__datapath|__RF|__mux1|Mux14~0 
// ))))
// \__datapath|__RF|r5|out [1] = DFFEAS(\__datapath|__RF|__mux1|Mux14~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[1]~2_combout , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__RF|r7|out [1]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[1]~2_combout ),
	.datad(\__datapath|__RF|__mux1|Mux14~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux14~1 ),
	.regout(\__datapath|__RF|r5|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[1] .lut_mask = "dda0";
defparam \__datapath|__RF|r5|out[1] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[1] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[1] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[1] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxv_lcell \__datapath|__Mux1_alu_B|Mux14~2 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux14~2_combout  = (!\__controller|Mux1_alu_B [0] & ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux14~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux14~3 )))))

	.clk(gnd),
	.dataa(\__datapath|__RF|__mux2|Mux14~1 ),
	.datab(\__controller|Mux1_alu_B [0]),
	.datac(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datad(\__datapath|__RF|__mux2|Mux14~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux14~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux14~2 .lut_mask = "2320";
defparam \__datapath|__Mux1_alu_B|Mux14~2 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux14~2 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux14~2 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux14~2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux14~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxv_lcell \__datapath|__Mux1_alu_B|Mux14~3 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux14~3_combout  = (\__datapath|__Mux1_alu_B|Mux14~0_combout ) # ((\__datapath|__Mux1_alu_B|Mux12~0_combout  & ((\__datapath|__Mux1_alu_B|Mux14~1_combout ) # (\__datapath|__Mux1_alu_B|Mux14~2_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux12~0_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux14~1_combout ),
	.datac(\__datapath|__Mux1_alu_B|Mux14~0_combout ),
	.datad(\__datapath|__Mux1_alu_B|Mux14~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux14~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux14~3 .lut_mask = "faf8";
defparam \__datapath|__Mux1_alu_B|Mux14~3 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux14~3 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux14~3 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux14~3 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux14~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxv_lcell \__datapath|__alu|__add|Add0~1 (
// Equation(s):
// \__datapath|__alu|__add|Add0~1_combout  = (\__controller|ALU_op~regout  & (((!\__datapath|__Mux2_alu_A|Mux14~4 ) # (!\__datapath|__Mux1_alu_B|Mux14~3_combout )))) # (!\__controller|ALU_op~regout  & (\__datapath|__alu|__add|out[1]~5_combout ))

	.clk(gnd),
	.dataa(\__datapath|__alu|__add|out[1]~5_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux14~3_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux14~4 ),
	.datad(\__controller|ALU_op~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|Add0~1 .lut_mask = "3faa";
defparam \__datapath|__alu|__add|Add0~1 .operation_mode = "normal";
defparam \__datapath|__alu|__add|Add0~1 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|Add0~1 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|Add0~1 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxv_lcell \__datapath|__T1|out[1] (
// Equation(s):
// \__datapath|__T1|out [1] = DFFEAS((!\__controller|T1write~regout  & (((\__datapath|__alu|__add|Add0~1_combout )))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|T1write~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__alu|__add|Add0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[1] .lut_mask = "5500";
defparam \__datapath|__T1|out[1] .operation_mode = "normal";
defparam \__datapath|__T1|out[1] .output_mode = "reg_only";
defparam \__datapath|__T1|out[1] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[1] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxv_lcell \__datapath|__Mux9_memDataIn|out[6]~10 (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[6]~10_combout  = ((\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux9~1 ))) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux9~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__RF|__mux2|Mux9~3 ),
	.datac(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datad(\__datapath|__RF|__mux2|Mux9~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[6]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux9_memDataIn|out[6]~10 .lut_mask = "fc0c";
defparam \__datapath|__Mux9_memDataIn|out[6]~10 .operation_mode = "normal";
defparam \__datapath|__Mux9_memDataIn|out[6]~10 .output_mode = "comb_only";
defparam \__datapath|__Mux9_memDataIn|out[6]~10 .register_cascade_mode = "off";
defparam \__datapath|__Mux9_memDataIn|out[6]~10 .sum_lutc_input = "datac";
defparam \__datapath|__Mux9_memDataIn|out[6]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxv_lcell \__mem|mem[18][6] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[6]~11  = (\__controller|Mux9_memDataIn~regout  & (((\__datapath|__Mux9_memDataIn|out[6]~10_combout )))) # (!\__controller|Mux9_memDataIn~regout  & (((\__datapath|__RF|__mux1|Mux9~4_combout ))))
// \__mem|mem[18][6]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[6]~11 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux9_memDataIn~regout ),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux9~4_combout ),
	.datad(\__datapath|__Mux9_memDataIn|out[6]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.regout(\__mem|mem[18][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][6] .lut_mask = "fa50";
defparam \__mem|mem[18][6] .operation_mode = "normal";
defparam \__mem|mem[18][6] .output_mode = "reg_and_comb";
defparam \__mem|mem[18][6] .register_cascade_mode = "off";
defparam \__mem|mem[18][6] .sum_lutc_input = "datac";
defparam \__mem|mem[18][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxv_lcell \__mem|mem[28][6] (
// Equation(s):
// \__mem|mem[28][6]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , \__datapath|__Mux9_memDataIn|out[6]~11 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][6] .lut_mask = "0000";
defparam \__mem|mem[28][6] .operation_mode = "normal";
defparam \__mem|mem[28][6] .output_mode = "reg_only";
defparam \__mem|mem[28][6] .register_cascade_mode = "off";
defparam \__mem|mem[28][6] .sum_lutc_input = "datac";
defparam \__mem|mem[28][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N9
maxv_lcell \__mem|mem[16][6] (
// Equation(s):
// \__mem|mem[16][6]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , \__datapath|__Mux9_memDataIn|out[6]~11 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][6] .lut_mask = "0000";
defparam \__mem|mem[16][6] .operation_mode = "normal";
defparam \__mem|mem[16][6] .output_mode = "reg_only";
defparam \__mem|mem[16][6] .register_cascade_mode = "off";
defparam \__mem|mem[16][6] .sum_lutc_input = "datac";
defparam \__mem|mem[16][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N5
maxv_lcell \__mem|mem[24][6] (
// Equation(s):
// \__mem|Mux9~4  = (\__datapath|__T1|out [3] & (((D1_mem[24][6]) # (\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & (\__mem|mem[16][6]~regout  & ((!\__datapath|__T1|out [2]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[16][6]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~4 ),
	.regout(\__mem|mem[24][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][6] .lut_mask = "aae4";
defparam \__mem|mem[24][6] .operation_mode = "normal";
defparam \__mem|mem[24][6] .output_mode = "comb_only";
defparam \__mem|mem[24][6] .register_cascade_mode = "off";
defparam \__mem|mem[24][6] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxv_lcell \__mem|mem[20][6] (
// Equation(s):
// \__mem|Mux9~5  = (\__datapath|__T1|out [2] & ((\__mem|Mux9~4  & (\__mem|mem[28][6]~regout )) # (!\__mem|Mux9~4  & ((D1_mem[20][6]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux9~4 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[28][6]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(\__mem|Mux9~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~5 ),
	.regout(\__mem|mem[20][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][6] .lut_mask = "dda0";
defparam \__mem|mem[20][6] .operation_mode = "normal";
defparam \__mem|mem[20][6] .output_mode = "comb_only";
defparam \__mem|mem[20][6] .register_cascade_mode = "off";
defparam \__mem|mem[20][6] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxv_lcell \__mem|mem[29][6] (
// Equation(s):
// \__mem|mem[29][6]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , \__datapath|__Mux9_memDataIn|out[6]~11 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][6] .lut_mask = "0000";
defparam \__mem|mem[29][6] .operation_mode = "normal";
defparam \__mem|mem[29][6] .output_mode = "reg_only";
defparam \__mem|mem[29][6] .register_cascade_mode = "off";
defparam \__mem|mem[29][6] .sum_lutc_input = "datac";
defparam \__mem|mem[29][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxv_lcell \__mem|mem[17][6] (
// Equation(s):
// \__mem|mem[17][6]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , \__datapath|__Mux9_memDataIn|out[6]~11 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[17][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][6] .lut_mask = "0000";
defparam \__mem|mem[17][6] .operation_mode = "normal";
defparam \__mem|mem[17][6] .output_mode = "reg_only";
defparam \__mem|mem[17][6] .register_cascade_mode = "off";
defparam \__mem|mem[17][6] .sum_lutc_input = "datac";
defparam \__mem|mem[17][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxv_lcell \__mem|mem[21][6] (
// Equation(s):
// \__mem|Mux9~2  = (\__datapath|__T1|out [3] & (((\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & ((D1_mem[21][6]))) # (!\__datapath|__T1|out [2] & (\__mem|mem[17][6]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[17][6]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~2 ),
	.regout(\__mem|mem[21][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][6] .lut_mask = "fa44";
defparam \__mem|mem[21][6] .operation_mode = "normal";
defparam \__mem|mem[21][6] .output_mode = "comb_only";
defparam \__mem|mem[21][6] .register_cascade_mode = "off";
defparam \__mem|mem[21][6] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxv_lcell \__mem|mem[25][6] (
// Equation(s):
// \__mem|Mux9~3  = (\__datapath|__T1|out [3] & ((\__mem|Mux9~2  & (\__mem|mem[29][6]~regout )) # (!\__mem|Mux9~2  & ((D1_mem[25][6]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux9~2 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[29][6]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(\__mem|Mux9~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~3 ),
	.regout(\__mem|mem[25][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][6] .lut_mask = "dda0";
defparam \__mem|mem[25][6] .operation_mode = "normal";
defparam \__mem|mem[25][6] .output_mode = "comb_only";
defparam \__mem|mem[25][6] .register_cascade_mode = "off";
defparam \__mem|mem[25][6] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxv_lcell \__mem|Mux9~6 (
// Equation(s):
// \__mem|Mux9~6_combout  = (\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1]) # ((\__mem|Mux9~3 )))) # (!\__datapath|__T1|out [0] & (!\__datapath|__T1|out [1] & (\__mem|Mux9~5 )))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|Mux9~5 ),
	.datad(\__mem|Mux9~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux9~6 .lut_mask = "ba98";
defparam \__mem|Mux9~6 .operation_mode = "normal";
defparam \__mem|Mux9~6 .output_mode = "comb_only";
defparam \__mem|Mux9~6 .register_cascade_mode = "off";
defparam \__mem|Mux9~6 .sum_lutc_input = "datac";
defparam \__mem|Mux9~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxv_lcell \__mem|mem[31][6] (
// Equation(s):
// \__mem|mem[31][6]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , \__datapath|__Mux9_memDataIn|out[6]~11 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][6] .lut_mask = "0000";
defparam \__mem|mem[31][6] .operation_mode = "normal";
defparam \__mem|mem[31][6] .output_mode = "reg_only";
defparam \__mem|mem[31][6] .register_cascade_mode = "off";
defparam \__mem|mem[31][6] .sum_lutc_input = "datac";
defparam \__mem|mem[31][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxv_lcell \__mem|mem[19][6] (
// Equation(s):
// \__mem|mem[19][6]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , \__datapath|__Mux9_memDataIn|out[6]~11 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][6] .lut_mask = "0000";
defparam \__mem|mem[19][6] .operation_mode = "normal";
defparam \__mem|mem[19][6] .output_mode = "reg_only";
defparam \__mem|mem[19][6] .register_cascade_mode = "off";
defparam \__mem|mem[19][6] .sum_lutc_input = "datac";
defparam \__mem|mem[19][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxv_lcell \__mem|mem[23][6] (
// Equation(s):
// \__mem|Mux9~7  = (\__datapath|__T1|out [3] & (\__datapath|__T1|out [2])) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & (D1_mem[23][6])) # (!\__datapath|__T1|out [2] & ((\__mem|mem[19][6]~regout )))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(\__mem|mem[19][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~7 ),
	.regout(\__mem|mem[23][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][6] .lut_mask = "d9c8";
defparam \__mem|mem[23][6] .operation_mode = "normal";
defparam \__mem|mem[23][6] .output_mode = "comb_only";
defparam \__mem|mem[23][6] .register_cascade_mode = "off";
defparam \__mem|mem[23][6] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxv_lcell \__mem|mem[27][6] (
// Equation(s):
// \__mem|Mux9~8  = (\__mem|Mux9~7  & ((\__mem|mem[31][6]~regout ) # ((!\__datapath|__T1|out [3])))) # (!\__mem|Mux9~7  & (((D1_mem[27][6] & \__datapath|__T1|out [3]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[31][6]~regout ),
	.datab(\__mem|Mux9~7 ),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~8 ),
	.regout(\__mem|mem[27][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][6] .lut_mask = "b8cc";
defparam \__mem|mem[27][6] .operation_mode = "normal";
defparam \__mem|mem[27][6] .output_mode = "comb_only";
defparam \__mem|mem[27][6] .register_cascade_mode = "off";
defparam \__mem|mem[27][6] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxv_lcell \__mem|mem[30][6] (
// Equation(s):
// \__mem|mem[30][6]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , \__datapath|__Mux9_memDataIn|out[6]~11 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][6] .lut_mask = "0000";
defparam \__mem|mem[30][6] .operation_mode = "normal";
defparam \__mem|mem[30][6] .output_mode = "reg_only";
defparam \__mem|mem[30][6] .register_cascade_mode = "off";
defparam \__mem|mem[30][6] .sum_lutc_input = "datac";
defparam \__mem|mem[30][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxv_lcell \__mem|mem[26][6] (
// Equation(s):
// \__mem|Mux9~0  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[26][6]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[18][6]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[18][6]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~0 ),
	.regout(\__mem|mem[26][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][6] .lut_mask = "fc22";
defparam \__mem|mem[26][6] .operation_mode = "normal";
defparam \__mem|mem[26][6] .output_mode = "comb_only";
defparam \__mem|mem[26][6] .register_cascade_mode = "off";
defparam \__mem|mem[26][6] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxv_lcell \__mem|mem[22][6] (
// Equation(s):
// \__mem|Mux9~1  = (\__datapath|__T1|out [2] & ((\__mem|Mux9~0  & (\__mem|mem[30][6]~regout )) # (!\__mem|Mux9~0  & ((D1_mem[22][6]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux9~0 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[30][6]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(\__mem|Mux9~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~1 ),
	.regout(\__mem|mem[22][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][6] .lut_mask = "bbc0";
defparam \__mem|mem[22][6] .operation_mode = "normal";
defparam \__mem|mem[22][6] .output_mode = "comb_only";
defparam \__mem|mem[22][6] .register_cascade_mode = "off";
defparam \__mem|mem[22][6] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxv_lcell \__mem|Mux9~9 (
// Equation(s):
// \__mem|Mux9~9_combout  = (\__datapath|__T1|out [1] & ((\__mem|Mux9~6_combout  & (\__mem|Mux9~8 )) # (!\__mem|Mux9~6_combout  & ((\__mem|Mux9~1 ))))) # (!\__datapath|__T1|out [1] & (\__mem|Mux9~6_combout ))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|Mux9~6_combout ),
	.datac(\__mem|Mux9~8 ),
	.datad(\__mem|Mux9~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux9~9 .lut_mask = "e6c4";
defparam \__mem|Mux9~9 .operation_mode = "normal";
defparam \__mem|Mux9~9 .output_mode = "comb_only";
defparam \__mem|Mux9~9 .register_cascade_mode = "off";
defparam \__mem|Mux9~9 .sum_lutc_input = "datac";
defparam \__mem|Mux9~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N6
maxv_lcell \__mem|mem[15][6] (
// Equation(s):
// \__mem|mem[15][6]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[6]~11 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][6] .lut_mask = "ff00";
defparam \__mem|mem[15][6] .operation_mode = "normal";
defparam \__mem|mem[15][6] .output_mode = "reg_only";
defparam \__mem|mem[15][6] .register_cascade_mode = "off";
defparam \__mem|mem[15][6] .sum_lutc_input = "datac";
defparam \__mem|mem[15][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N9
maxv_lcell \__mem|mem[12][6] (
// Equation(s):
// \__mem|mem[12][6]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , \__datapath|__Mux9_memDataIn|out[6]~11 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][6] .lut_mask = "0000";
defparam \__mem|mem[12][6] .operation_mode = "normal";
defparam \__mem|mem[12][6] .output_mode = "reg_only";
defparam \__mem|mem[12][6] .register_cascade_mode = "off";
defparam \__mem|mem[12][6] .sum_lutc_input = "datac";
defparam \__mem|mem[12][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y1_N3
maxv_lcell \__mem|mem[14][6] (
// Equation(s):
// \__mem|Mux9~17  = (\__datapath|__T1|out [1] & (((D1_mem[14][6]) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[12][6]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[12][6]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~17 ),
	.regout(\__mem|mem[14][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][6] .lut_mask = "aae4";
defparam \__mem|mem[14][6] .operation_mode = "normal";
defparam \__mem|mem[14][6] .output_mode = "comb_only";
defparam \__mem|mem[14][6] .register_cascade_mode = "off";
defparam \__mem|mem[14][6] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N8
maxv_lcell \__mem|mem[13][6] (
// Equation(s):
// \__mem|Mux9~18  = (\__datapath|__T1|out [0] & ((\__mem|Mux9~17  & (\__mem|mem[15][6]~regout )) # (!\__mem|Mux9~17  & ((D1_mem[13][6]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux9~17 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[15][6]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(\__mem|Mux9~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~18 ),
	.regout(\__mem|mem[13][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][6] .lut_mask = "bbc0";
defparam \__mem|mem[13][6] .operation_mode = "normal";
defparam \__mem|mem[13][6] .output_mode = "comb_only";
defparam \__mem|mem[13][6] .register_cascade_mode = "off";
defparam \__mem|mem[13][6] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y3_N1
maxv_lcell \__mem|mem[8][6] (
// Equation(s):
// \__mem|mem[8][6]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[6]~11 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][6] .lut_mask = "ff00";
defparam \__mem|mem[8][6] .operation_mode = "normal";
defparam \__mem|mem[8][6] .output_mode = "reg_only";
defparam \__mem|mem[8][6] .register_cascade_mode = "off";
defparam \__mem|mem[8][6] .sum_lutc_input = "datac";
defparam \__mem|mem[8][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N4
maxv_lcell \__mem|mem[9][6] (
// Equation(s):
// \__mem|Mux9~10  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((D1_mem[9][6]))) # (!\__datapath|__T1|out [0] & (\__mem|mem[8][6]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[8][6]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~10 ),
	.regout(\__mem|mem[9][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][6] .lut_mask = "fa44";
defparam \__mem|mem[9][6] .operation_mode = "normal";
defparam \__mem|mem[9][6] .output_mode = "comb_only";
defparam \__mem|mem[9][6] .register_cascade_mode = "off";
defparam \__mem|mem[9][6] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N9
maxv_lcell \__mem|mem[11][6] (
// Equation(s):
// \__mem|mem[11][6]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , \__datapath|__Mux9_memDataIn|out[6]~11 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][6] .lut_mask = "0000";
defparam \__mem|mem[11][6] .operation_mode = "normal";
defparam \__mem|mem[11][6] .output_mode = "reg_only";
defparam \__mem|mem[11][6] .register_cascade_mode = "off";
defparam \__mem|mem[11][6] .sum_lutc_input = "datac";
defparam \__mem|mem[11][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N8
maxv_lcell \__mem|mem[10][6] (
// Equation(s):
// \__mem|Mux9~11  = (\__datapath|__T1|out [1] & ((\__mem|Mux9~10  & ((\__mem|mem[11][6]~regout ))) # (!\__mem|Mux9~10  & (D1_mem[10][6])))) # (!\__datapath|__T1|out [1] & (\__mem|Mux9~10 ))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|Mux9~10 ),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(\__mem|mem[11][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~11 ),
	.regout(\__mem|mem[10][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][6] .lut_mask = "ec64";
defparam \__mem|mem[10][6] .operation_mode = "normal";
defparam \__mem|mem[10][6] .output_mode = "comb_only";
defparam \__mem|mem[10][6] .register_cascade_mode = "off";
defparam \__mem|mem[10][6] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N5
maxv_lcell \__mem|mem[2][6] (
// Equation(s):
// \__mem|mem[2][6]~regout  = DFFEAS(((\__datapath|__T1|out [4]) # ((\__datapath|__Mux9_memDataIn|out[6]~11 ))) # (!\__mem|Decoder0~4_combout ), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~4_combout ),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][6] .lut_mask = "ffdd";
defparam \__mem|mem[2][6] .operation_mode = "normal";
defparam \__mem|mem[2][6] .output_mode = "reg_only";
defparam \__mem|mem[2][6] .register_cascade_mode = "off";
defparam \__mem|mem[2][6] .sum_lutc_input = "datac";
defparam \__mem|mem[2][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N1
maxv_lcell \__mem|mem[1][6] (
// Equation(s):
// \__mem|mem[1][6]~regout  = DFFEAS((\__datapath|__T1|out [4]) # (((\__datapath|__Mux9_memDataIn|out[6]~11 ) # (!\__mem|Decoder0~12_combout ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(\__mem|Decoder0~12_combout ),
	.datad(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][6] .lut_mask = "ffaf";
defparam \__mem|mem[1][6] .operation_mode = "normal";
defparam \__mem|mem[1][6] .output_mode = "reg_only";
defparam \__mem|mem[1][6] .register_cascade_mode = "off";
defparam \__mem|mem[1][6] .sum_lutc_input = "datac";
defparam \__mem|mem[1][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N6
maxv_lcell \__mem|mem[0][6] (
// Equation(s):
// \__mem|mem[0][6]~regout  = DFFEAS((\__datapath|__T1|out [4]) # (((\__datapath|__Mux9_memDataIn|out[6]~11 ) # (!\__mem|Decoder0~20_combout ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(\__mem|Decoder0~20_combout ),
	.datad(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][6] .lut_mask = "ffaf";
defparam \__mem|mem[0][6] .operation_mode = "normal";
defparam \__mem|mem[0][6] .output_mode = "reg_only";
defparam \__mem|mem[0][6] .register_cascade_mode = "off";
defparam \__mem|mem[0][6] .sum_lutc_input = "datac";
defparam \__mem|mem[0][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N2
maxv_lcell \__mem|Mux9~14 (
// Equation(s):
// \__mem|Mux9~14_combout  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & (\__mem|mem[1][6]~regout )) # (!\__datapath|__T1|out [0] & ((\__mem|mem[0][6]~regout )))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[1][6]~regout ),
	.datac(\__mem|mem[0][6]~regout ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux9~14 .lut_mask = "ee50";
defparam \__mem|Mux9~14 .operation_mode = "normal";
defparam \__mem|Mux9~14 .output_mode = "comb_only";
defparam \__mem|Mux9~14 .register_cascade_mode = "off";
defparam \__mem|Mux9~14 .sum_lutc_input = "datac";
defparam \__mem|Mux9~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N0
maxv_lcell \__mem|mem[3][6] (
// Equation(s):
// \__mem|Mux9~15  = (\__datapath|__T1|out [1] & ((\__mem|Mux9~14_combout  & ((D1_mem[3][6]))) # (!\__mem|Mux9~14_combout  & (\__mem|mem[2][6]~regout )))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux9~14_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[2][6]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(\__mem|Mux9~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~15 ),
	.regout(\__mem|mem[3][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][6] .lut_mask = "f388";
defparam \__mem|mem[3][6] .operation_mode = "normal";
defparam \__mem|mem[3][6] .output_mode = "comb_only";
defparam \__mem|mem[3][6] .register_cascade_mode = "off";
defparam \__mem|mem[3][6] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N6
maxv_lcell \__mem|mem[7][6] (
// Equation(s):
// \__mem|mem[7][6]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , \__datapath|__Mux9_memDataIn|out[6]~11 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][6] .lut_mask = "0000";
defparam \__mem|mem[7][6] .operation_mode = "normal";
defparam \__mem|mem[7][6] .output_mode = "reg_only";
defparam \__mem|mem[7][6] .register_cascade_mode = "off";
defparam \__mem|mem[7][6] .sum_lutc_input = "datac";
defparam \__mem|mem[7][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N9
maxv_lcell \__mem|mem[4][6] (
// Equation(s):
// \__mem|mem[4][6]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[6]~11 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][6] .lut_mask = "ff00";
defparam \__mem|mem[4][6] .operation_mode = "normal";
defparam \__mem|mem[4][6] .output_mode = "reg_only";
defparam \__mem|mem[4][6] .register_cascade_mode = "off";
defparam \__mem|mem[4][6] .sum_lutc_input = "datac";
defparam \__mem|mem[4][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N5
maxv_lcell \__mem|mem[6][6] (
// Equation(s):
// \__mem|Mux9~12  = (\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0]) # ((D1_mem[6][6])))) # (!\__datapath|__T1|out [1] & (!\__datapath|__T1|out [0] & ((\__mem|mem[4][6]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(\__mem|mem[4][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~12 ),
	.regout(\__mem|mem[6][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][6] .lut_mask = "b9a8";
defparam \__mem|mem[6][6] .operation_mode = "normal";
defparam \__mem|mem[6][6] .output_mode = "comb_only";
defparam \__mem|mem[6][6] .register_cascade_mode = "off";
defparam \__mem|mem[6][6] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N4
maxv_lcell \__mem|mem[5][6] (
// Equation(s):
// \__mem|Mux9~13  = (\__datapath|__T1|out [0] & ((\__mem|Mux9~12  & (\__mem|mem[7][6]~regout )) # (!\__mem|Mux9~12  & ((D1_mem[5][6]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux9~12 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[7][6]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[6]~11 ),
	.datad(\__mem|Mux9~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~13 ),
	.regout(\__mem|mem[5][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][6] .lut_mask = "bbc0";
defparam \__mem|mem[5][6] .operation_mode = "normal";
defparam \__mem|mem[5][6] .output_mode = "comb_only";
defparam \__mem|mem[5][6] .register_cascade_mode = "off";
defparam \__mem|mem[5][6] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxv_lcell \__mem|Mux9~16 (
// Equation(s):
// \__mem|Mux9~16_combout  = (\__datapath|__T1|out [3] & (\__datapath|__T1|out [2])) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & ((\__mem|Mux9~13 ))) # (!\__datapath|__T1|out [2] & (\__mem|Mux9~15 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__mem|Mux9~15 ),
	.datad(\__mem|Mux9~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux9~16 .lut_mask = "dc98";
defparam \__mem|Mux9~16 .operation_mode = "normal";
defparam \__mem|Mux9~16 .output_mode = "comb_only";
defparam \__mem|Mux9~16 .register_cascade_mode = "off";
defparam \__mem|Mux9~16 .sum_lutc_input = "datac";
defparam \__mem|Mux9~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N4
maxv_lcell \__mem|Mux9~19 (
// Equation(s):
// \__mem|Mux9~19_combout  = (\__datapath|__T1|out [3] & ((\__mem|Mux9~16_combout  & (\__mem|Mux9~18 )) # (!\__mem|Mux9~16_combout  & ((\__mem|Mux9~11 ))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux9~16_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux9~18 ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__mem|Mux9~11 ),
	.datad(\__mem|Mux9~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux9~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux9~19 .lut_mask = "bbc0";
defparam \__mem|Mux9~19 .operation_mode = "normal";
defparam \__mem|Mux9~19 .output_mode = "comb_only";
defparam \__mem|Mux9~19 .register_cascade_mode = "off";
defparam \__mem|Mux9~19 .sum_lutc_input = "datac";
defparam \__mem|Mux9~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxv_lcell \__mem|out[6] (
// Equation(s):
// \__mem|out [6] = DFFEAS((\__datapath|__T1|out [4] & (((\__mem|Mux9~9_combout )))) # (!\__datapath|__T1|out [4] & (((\__mem|Mux9~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(\__mem|Mux9~9_combout ),
	.datad(\__mem|Mux9~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[6] .lut_mask = "f5a0";
defparam \__mem|out[6] .operation_mode = "normal";
defparam \__mem|out[6] .output_mode = "reg_only";
defparam \__mem|out[6] .register_cascade_mode = "off";
defparam \__mem|out[6] .sum_lutc_input = "datac";
defparam \__mem|out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxv_lcell \__datapath|__Mux4_RF_wadd|Mux2~0 (
// Equation(s):
// \__datapath|__Mux4_RF_wadd|Mux2~0_combout  = (!\__controller|Mux4_RF_wadd [0] & (((!\__controller|Mux4_RF_wadd [1] & \__datapath|__IR|out [6]))))

	.clk(gnd),
	.dataa(\__controller|Mux4_RF_wadd [0]),
	.datab(vcc),
	.datac(\__controller|Mux4_RF_wadd [1]),
	.datad(\__datapath|__IR|out [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux4_RF_wadd|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux4_RF_wadd|Mux2~0 .lut_mask = "0500";
defparam \__datapath|__Mux4_RF_wadd|Mux2~0 .operation_mode = "normal";
defparam \__datapath|__Mux4_RF_wadd|Mux2~0 .output_mode = "comb_only";
defparam \__datapath|__Mux4_RF_wadd|Mux2~0 .register_cascade_mode = "off";
defparam \__datapath|__Mux4_RF_wadd|Mux2~0 .sum_lutc_input = "datac";
defparam \__datapath|__Mux4_RF_wadd|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxv_lcell \__datapath|__Mux4_RF_wadd|Mux2~1 (
// Equation(s):
// \__datapath|__Mux4_RF_wadd|Mux2~1_combout  = (\__datapath|__Mux4_RF_wadd|Mux1~2_combout  & ((\__datapath|__Mux4_RF_wadd|Mux1~3_combout  & ((\__datapath|__Mux4_RF_wadd|Mux2~0_combout ))) # (!\__datapath|__Mux4_RF_wadd|Mux1~3_combout  & 
// (\__controller|counter [0])))) # (!\__datapath|__Mux4_RF_wadd|Mux1~2_combout  & (((!\__datapath|__Mux4_RF_wadd|Mux1~3_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux4_RF_wadd|Mux1~2_combout ),
	.datab(\__controller|counter [0]),
	.datac(\__datapath|__Mux4_RF_wadd|Mux1~3_combout ),
	.datad(\__datapath|__Mux4_RF_wadd|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux4_RF_wadd|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux4_RF_wadd|Mux2~1 .lut_mask = "ad0d";
defparam \__datapath|__Mux4_RF_wadd|Mux2~1 .operation_mode = "normal";
defparam \__datapath|__Mux4_RF_wadd|Mux2~1 .output_mode = "comb_only";
defparam \__datapath|__Mux4_RF_wadd|Mux2~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux4_RF_wadd|Mux2~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux4_RF_wadd|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxv_lcell \__datapath|__Mux4_RF_wadd|Mux2 (
// Equation(s):
// \__datapath|__Mux4_RF_wadd|Mux2~combout  = (\__datapath|__Mux4_RF_wadd|Mux1~0_combout  & (((\__datapath|__Mux4_RF_wadd|Mux2~1_combout )))) # (!\__datapath|__Mux4_RF_wadd|Mux1~0_combout  & ((\__datapath|__Mux4_RF_wadd|Mux2~1_combout  & 
// ((\__datapath|__IR|out [9]))) # (!\__datapath|__Mux4_RF_wadd|Mux2~1_combout  & (\__datapath|__IR|out [3]))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [3]),
	.datab(\__datapath|__IR|out [9]),
	.datac(\__datapath|__Mux4_RF_wadd|Mux1~0_combout ),
	.datad(\__datapath|__Mux4_RF_wadd|Mux2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux4_RF_wadd|Mux2~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux4_RF_wadd|Mux2 .lut_mask = "fc0a";
defparam \__datapath|__Mux4_RF_wadd|Mux2 .operation_mode = "normal";
defparam \__datapath|__Mux4_RF_wadd|Mux2 .output_mode = "comb_only";
defparam \__datapath|__Mux4_RF_wadd|Mux2 .register_cascade_mode = "off";
defparam \__datapath|__Mux4_RF_wadd|Mux2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux4_RF_wadd|Mux2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxv_lcell \__datapath|__RF|a4 (
// Equation(s):
// \__datapath|__RF|a4~combout  = (!\__datapath|__Mux4_RF_wadd|Mux2~combout  & (\__datapath|__Mux4_RF_wadd|Mux0~combout  & (!\__datapath|__Mux4_RF_wadd|Mux1~combout  & !\__datapath|__Mux3_RF_wen|Mux0~2_combout )))

	.clk(gnd),
	.dataa(\__datapath|__Mux4_RF_wadd|Mux2~combout ),
	.datab(\__datapath|__Mux4_RF_wadd|Mux0~combout ),
	.datac(\__datapath|__Mux4_RF_wadd|Mux1~combout ),
	.datad(\__datapath|__Mux3_RF_wen|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|a4~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|a4 .lut_mask = "0004";
defparam \__datapath|__RF|a4 .operation_mode = "normal";
defparam \__datapath|__RF|a4 .output_mode = "comb_only";
defparam \__datapath|__RF|a4 .register_cascade_mode = "off";
defparam \__datapath|__RF|a4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|a4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxv_lcell \__datapath|__RF|r4|out[3] (
// Equation(s):
// \__datapath|__Mux6_RF_dataIn|out[3]~1  = ((\__controller|Mux6_RF_dataIn~regout  & (\__datapath|__T1|out [3])) # (!\__controller|Mux6_RF_dataIn~regout  & ((\__mem|out [3]))))
// \__datapath|__RF|r4|out [3] = DFFEAS(\__datapath|__Mux6_RF_dataIn|out[3]~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a4~combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__mem|out [3]),
	.datad(\__controller|Mux6_RF_dataIn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__RF|a4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux6_RF_dataIn|out[3]~1 ),
	.regout(\__datapath|__RF|r4|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r4|out[3] .lut_mask = "ccf0";
defparam \__datapath|__RF|r4|out[3] .operation_mode = "normal";
defparam \__datapath|__RF|r4|out[3] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r4|out[3] .register_cascade_mode = "off";
defparam \__datapath|__RF|r4|out[3] .sum_lutc_input = "datac";
defparam \__datapath|__RF|r4|out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxv_lcell \__datapath|__RF|r0|out[3] (
// Equation(s):
// \__datapath|__RF|r0|out [3] = DFFEAS((((\__datapath|__Mux6_RF_dataIn|out[3]~1 ))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a0~combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux6_RF_dataIn|out[3]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__RF|a0~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__RF|r0|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r0|out[3] .lut_mask = "ff00";
defparam \__datapath|__RF|r0|out[3] .operation_mode = "normal";
defparam \__datapath|__RF|r0|out[3] .output_mode = "reg_only";
defparam \__datapath|__RF|r0|out[3] .register_cascade_mode = "off";
defparam \__datapath|__RF|r0|out[3] .sum_lutc_input = "datac";
defparam \__datapath|__RF|r0|out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxv_lcell \__datapath|__RF|r1|out[3] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux12~2  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((F2_out[3]) # (\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & (\__datapath|__RF|r0|out [3] & ((!\__datapath|__Mux5_RF_read2|Mux1~0 ))))
// \__datapath|__RF|r1|out [3] = DFFEAS(\__datapath|__RF|__mux2|Mux12~2 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a1~combout , \__datapath|__Mux6_RF_dataIn|out[3]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r0|out [3]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[3]~1 ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux12~2 ),
	.regout(\__datapath|__RF|r1|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r1|out[3] .lut_mask = "aae4";
defparam \__datapath|__RF|r1|out[3] .operation_mode = "normal";
defparam \__datapath|__RF|r1|out[3] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r1|out[3] .register_cascade_mode = "off";
defparam \__datapath|__RF|r1|out[3] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r1|out[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N7
maxv_lcell \__datapath|__IR|out[10] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux12~2  = (\__datapath|__IR|out [9] & (((F9_out[10]) # (\__datapath|__RF|r1|out [3])))) # (!\__datapath|__IR|out [9] & (\__datapath|__RF|r0|out [3] & (!F9_out[10])))
// \__datapath|__IR|out [10] = DFFEAS(\__datapath|__RF|__mux1|Mux12~2 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [10], , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__RF|r0|out [3]),
	.datac(\__mem|out [10]),
	.datad(\__datapath|__RF|r1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux12~2 ),
	.regout(\__datapath|__IR|out [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[10] .lut_mask = "aea4";
defparam \__datapath|__IR|out[10] .operation_mode = "normal";
defparam \__datapath|__IR|out[10] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[10] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[10] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N1
maxv_lcell \__datapath|__RF|r2|out[3] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux12~3  = (\__datapath|__IR|out [10] & ((\__datapath|__RF|__mux1|Mux12~2  & (\__datapath|__RF|r3|out [3])) # (!\__datapath|__RF|__mux1|Mux12~2  & ((F3_out[3]))))) # (!\__datapath|__IR|out [10] & (((\__datapath|__RF|__mux1|Mux12~2 
// ))))
// \__datapath|__RF|r2|out [3] = DFFEAS(\__datapath|__RF|__mux1|Mux12~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a2~combout , \__datapath|__Mux6_RF_dataIn|out[3]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [10]),
	.datab(\__datapath|__RF|r3|out [3]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[3]~1 ),
	.datad(\__datapath|__RF|__mux1|Mux12~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux12~3 ),
	.regout(\__datapath|__RF|r2|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r2|out[3] .lut_mask = "dda0";
defparam \__datapath|__RF|r2|out[3] .operation_mode = "normal";
defparam \__datapath|__RF|r2|out[3] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r2|out[3] .register_cascade_mode = "off";
defparam \__datapath|__RF|r2|out[3] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r2|out[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxv_lcell \__datapath|__RF|r3|out[3] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux12~3  = (\__datapath|__Mux5_RF_read2|Mux1~0  & ((\__datapath|__RF|__mux2|Mux12~2  & ((F4_out[3]))) # (!\__datapath|__RF|__mux2|Mux12~2  & (\__datapath|__RF|r2|out [3])))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (((\__datapath|__RF|__mux2|Mux12~2 ))))
// \__datapath|__RF|r3|out [3] = DFFEAS(\__datapath|__RF|__mux2|Mux12~3 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a3~combout , \__datapath|__Mux6_RF_dataIn|out[3]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r2|out [3]),
	.datab(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[3]~1 ),
	.datad(\__datapath|__RF|__mux2|Mux12~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux12~3 ),
	.regout(\__datapath|__RF|r3|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r3|out[3] .lut_mask = "f388";
defparam \__datapath|__RF|r3|out[3] .operation_mode = "normal";
defparam \__datapath|__RF|r3|out[3] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r3|out[3] .register_cascade_mode = "off";
defparam \__datapath|__RF|r3|out[3] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r3|out[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxv_lcell \__datapath|__RF|r6|out[3] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux12~0  = (\__datapath|__Mux5_RF_read2|Mux2~0  & (((\__datapath|__Mux5_RF_read2|Mux1~0 )))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__Mux5_RF_read2|Mux1~0  & ((F7_out[3]))) # (!\__datapath|__Mux5_RF_read2|Mux1~0  & 
// (\__datapath|__RF|r4|out [3]))))
// \__datapath|__RF|r6|out [3] = DFFEAS(\__datapath|__RF|__mux2|Mux12~0 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a6~combout , \__datapath|__Mux6_RF_dataIn|out[3]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r4|out [3]),
	.datab(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datac(\__datapath|__Mux6_RF_dataIn|out[3]~1 ),
	.datad(\__datapath|__Mux5_RF_read2|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a6~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux12~0 ),
	.regout(\__datapath|__RF|r6|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r6|out[3] .lut_mask = "fc22";
defparam \__datapath|__RF|r6|out[3] .operation_mode = "normal";
defparam \__datapath|__RF|r6|out[3] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r6|out[3] .register_cascade_mode = "off";
defparam \__datapath|__RF|r6|out[3] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r6|out[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N0
maxv_lcell \__datapath|__IR|out[9] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux12~0  = (\__datapath|__IR|out [10] & (((F9_out[9]) # (\__datapath|__RF|r6|out [3])))) # (!\__datapath|__IR|out [10] & (\__datapath|__RF|r4|out [3] & (!F9_out[9])))
// \__datapath|__IR|out [9] = DFFEAS(\__datapath|__RF|__mux1|Mux12~0 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [9], , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|r4|out [3]),
	.datab(\__datapath|__IR|out [10]),
	.datac(\__mem|out [9]),
	.datad(\__datapath|__RF|r6|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux12~0 ),
	.regout(\__datapath|__IR|out [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[9] .lut_mask = "cec2";
defparam \__datapath|__IR|out[9] .operation_mode = "normal";
defparam \__datapath|__IR|out[9] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[9] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[9] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N8
maxv_lcell \__datapath|__RF|r5|out[3] (
// Equation(s):
// \__datapath|__RF|__mux1|Mux12~1  = (\__datapath|__IR|out [9] & ((\__datapath|__RF|__mux1|Mux12~0  & (\__datapath|__RF|r7|out [3])) # (!\__datapath|__RF|__mux1|Mux12~0  & ((F6_out[3]))))) # (!\__datapath|__IR|out [9] & (((\__datapath|__RF|__mux1|Mux12~0 
// ))))
// \__datapath|__RF|r5|out [3] = DFFEAS(\__datapath|__RF|__mux1|Mux12~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a5~combout , \__datapath|__Mux6_RF_dataIn|out[3]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [9]),
	.datab(\__datapath|__RF|r7|out [3]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[3]~1 ),
	.datad(\__datapath|__RF|__mux1|Mux12~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux12~1 ),
	.regout(\__datapath|__RF|r5|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r5|out[3] .lut_mask = "dda0";
defparam \__datapath|__RF|r5|out[3] .operation_mode = "normal";
defparam \__datapath|__RF|r5|out[3] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r5|out[3] .register_cascade_mode = "off";
defparam \__datapath|__RF|r5|out[3] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r5|out[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxv_lcell \__datapath|__RF|r7|out[3] (
// Equation(s):
// \__datapath|__RF|__mux2|Mux12~1  = (\__datapath|__Mux5_RF_read2|Mux2~0  & ((\__datapath|__RF|__mux2|Mux12~0  & ((F8_out[3]))) # (!\__datapath|__RF|__mux2|Mux12~0  & (\__datapath|__RF|r5|out [3])))) # (!\__datapath|__Mux5_RF_read2|Mux2~0  & 
// (((\__datapath|__RF|__mux2|Mux12~0 ))))
// \__datapath|__RF|r7|out [3] = DFFEAS(\__datapath|__RF|__mux2|Mux12~1 , !GLOBAL(\clk~combout ), VCC, , \__datapath|__RF|a7~combout , \__datapath|__Mux6_RF_dataIn|out[3]~1 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__Mux5_RF_read2|Mux2~0 ),
	.datab(\__datapath|__RF|r5|out [3]),
	.datac(\__datapath|__Mux6_RF_dataIn|out[3]~1 ),
	.datad(\__datapath|__RF|__mux2|Mux12~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__datapath|__RF|a7~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux2|Mux12~1 ),
	.regout(\__datapath|__RF|r7|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|r7|out[3] .lut_mask = "f588";
defparam \__datapath|__RF|r7|out[3] .operation_mode = "normal";
defparam \__datapath|__RF|r7|out[3] .output_mode = "reg_and_comb";
defparam \__datapath|__RF|r7|out[3] .register_cascade_mode = "off";
defparam \__datapath|__RF|r7|out[3] .sum_lutc_input = "qfbk";
defparam \__datapath|__RF|r7|out[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N3
maxv_lcell \__datapath|__RF|__mux1|Mux12~4 (
// Equation(s):
// \__datapath|__RF|__mux1|Mux12~4_combout  = ((\__datapath|__IR|out [11] & ((\__datapath|__RF|__mux1|Mux12~1 ))) # (!\__datapath|__IR|out [11] & (\__datapath|__RF|__mux1|Mux12~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__RF|__mux1|Mux12~3 ),
	.datac(\__datapath|__IR|out [11]),
	.datad(\__datapath|__RF|__mux1|Mux12~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__RF|__mux1|Mux12~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__RF|__mux1|Mux12~4 .lut_mask = "fc0c";
defparam \__datapath|__RF|__mux1|Mux12~4 .operation_mode = "normal";
defparam \__datapath|__RF|__mux1|Mux12~4 .output_mode = "comb_only";
defparam \__datapath|__RF|__mux1|Mux12~4 .register_cascade_mode = "off";
defparam \__datapath|__RF|__mux1|Mux12~4 .sum_lutc_input = "datac";
defparam \__datapath|__RF|__mux1|Mux12~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxv_lcell \__datapath|__Mux9_memDataIn|out[3]~16 (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[3]~16_combout  = ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux12~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux12~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux12~1 ),
	.datad(\__datapath|__RF|__mux2|Mux12~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[3]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux9_memDataIn|out[3]~16 .lut_mask = "f3c0";
defparam \__datapath|__Mux9_memDataIn|out[3]~16 .operation_mode = "normal";
defparam \__datapath|__Mux9_memDataIn|out[3]~16 .output_mode = "comb_only";
defparam \__datapath|__Mux9_memDataIn|out[3]~16 .register_cascade_mode = "off";
defparam \__datapath|__Mux9_memDataIn|out[3]~16 .sum_lutc_input = "datac";
defparam \__datapath|__Mux9_memDataIn|out[3]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxv_lcell \__mem|mem[18][3] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[3]~17  = ((\__controller|Mux9_memDataIn~regout  & ((\__datapath|__Mux9_memDataIn|out[3]~16_combout ))) # (!\__controller|Mux9_memDataIn~regout  & (\__datapath|__RF|__mux1|Mux12~4_combout )))
// \__mem|mem[18][3]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[3]~17 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__RF|__mux1|Mux12~4_combout ),
	.datab(vcc),
	.datac(\__controller|Mux9_memDataIn~regout ),
	.datad(\__datapath|__Mux9_memDataIn|out[3]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.regout(\__mem|mem[18][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][3] .lut_mask = "fa0a";
defparam \__mem|mem[18][3] .operation_mode = "normal";
defparam \__mem|mem[18][3] .output_mode = "reg_and_comb";
defparam \__mem|mem[18][3] .register_cascade_mode = "off";
defparam \__mem|mem[18][3] .sum_lutc_input = "datac";
defparam \__mem|mem[18][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxv_lcell \__mem|mem[26][3] (
// Equation(s):
// \__mem|Mux12~0  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[26][3]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[18][3]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[18][3]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~0 ),
	.regout(\__mem|mem[26][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][3] .lut_mask = "fc22";
defparam \__mem|mem[26][3] .operation_mode = "normal";
defparam \__mem|mem[26][3] .output_mode = "comb_only";
defparam \__mem|mem[26][3] .register_cascade_mode = "off";
defparam \__mem|mem[26][3] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N7
maxv_lcell \__mem|mem[30][3] (
// Equation(s):
// \__mem|mem[30][3]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[3]~17 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][3] .lut_mask = "ff00";
defparam \__mem|mem[30][3] .operation_mode = "normal";
defparam \__mem|mem[30][3] .output_mode = "reg_only";
defparam \__mem|mem[30][3] .register_cascade_mode = "off";
defparam \__mem|mem[30][3] .sum_lutc_input = "datac";
defparam \__mem|mem[30][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxv_lcell \__mem|mem[22][3] (
// Equation(s):
// \__mem|Mux12~1  = (\__mem|Mux12~0  & (((\__mem|mem[30][3]~regout )) # (!\__datapath|__T1|out [2]))) # (!\__mem|Mux12~0  & (\__datapath|__T1|out [2] & (D1_mem[22][3])))

	.clk(!\clk~combout ),
	.dataa(\__mem|Mux12~0 ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(\__mem|mem[30][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~1 ),
	.regout(\__mem|mem[22][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][3] .lut_mask = "ea62";
defparam \__mem|mem[22][3] .operation_mode = "normal";
defparam \__mem|mem[22][3] .output_mode = "comb_only";
defparam \__mem|mem[22][3] .register_cascade_mode = "off";
defparam \__mem|mem[22][3] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxv_lcell \__mem|mem[31][3] (
// Equation(s):
// \__mem|mem[31][3]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , \__datapath|__Mux9_memDataIn|out[3]~17 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][3] .lut_mask = "0000";
defparam \__mem|mem[31][3] .operation_mode = "normal";
defparam \__mem|mem[31][3] .output_mode = "reg_only";
defparam \__mem|mem[31][3] .register_cascade_mode = "off";
defparam \__mem|mem[31][3] .sum_lutc_input = "datac";
defparam \__mem|mem[31][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxv_lcell \__mem|mem[19][3] (
// Equation(s):
// \__mem|mem[19][3]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[3]~17 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][3] .lut_mask = "ff00";
defparam \__mem|mem[19][3] .operation_mode = "normal";
defparam \__mem|mem[19][3] .output_mode = "reg_only";
defparam \__mem|mem[19][3] .register_cascade_mode = "off";
defparam \__mem|mem[19][3] .sum_lutc_input = "datac";
defparam \__mem|mem[19][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxv_lcell \__mem|mem[23][3] (
// Equation(s):
// \__mem|Mux12~7  = (\__datapath|__T1|out [3] & (((\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & ((D1_mem[23][3]))) # (!\__datapath|__T1|out [2] & (\__mem|mem[19][3]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[19][3]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~7 ),
	.regout(\__mem|mem[23][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][3] .lut_mask = "fa44";
defparam \__mem|mem[23][3] .operation_mode = "normal";
defparam \__mem|mem[23][3] .output_mode = "comb_only";
defparam \__mem|mem[23][3] .register_cascade_mode = "off";
defparam \__mem|mem[23][3] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxv_lcell \__mem|mem[27][3] (
// Equation(s):
// \__mem|Mux12~8  = (\__datapath|__T1|out [3] & ((\__mem|Mux12~7  & (\__mem|mem[31][3]~regout )) # (!\__mem|Mux12~7  & ((D1_mem[27][3]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux12~7 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[31][3]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(\__mem|Mux12~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~8 ),
	.regout(\__mem|mem[27][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][3] .lut_mask = "dda0";
defparam \__mem|mem[27][3] .operation_mode = "normal";
defparam \__mem|mem[27][3] .output_mode = "comb_only";
defparam \__mem|mem[27][3] .register_cascade_mode = "off";
defparam \__mem|mem[27][3] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxv_lcell \__mem|mem[29][3] (
// Equation(s):
// \__mem|mem[29][3]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , \__datapath|__Mux9_memDataIn|out[3]~17 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][3] .lut_mask = "0000";
defparam \__mem|mem[29][3] .operation_mode = "normal";
defparam \__mem|mem[29][3] .output_mode = "reg_only";
defparam \__mem|mem[29][3] .register_cascade_mode = "off";
defparam \__mem|mem[29][3] .sum_lutc_input = "datac";
defparam \__mem|mem[29][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxv_lcell \__mem|mem[17][3] (
// Equation(s):
// \__mem|mem[17][3]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , \__datapath|__Mux9_memDataIn|out[3]~17 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[17][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][3] .lut_mask = "0000";
defparam \__mem|mem[17][3] .operation_mode = "normal";
defparam \__mem|mem[17][3] .output_mode = "reg_only";
defparam \__mem|mem[17][3] .register_cascade_mode = "off";
defparam \__mem|mem[17][3] .sum_lutc_input = "datac";
defparam \__mem|mem[17][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxv_lcell \__mem|mem[21][3] (
// Equation(s):
// \__mem|Mux12~2  = (\__datapath|__T1|out [2] & (((D1_mem[21][3]) # (\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & (\__mem|mem[17][3]~regout  & ((!\__datapath|__T1|out [3]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[17][3]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~2 ),
	.regout(\__mem|mem[21][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][3] .lut_mask = "cce2";
defparam \__mem|mem[21][3] .operation_mode = "normal";
defparam \__mem|mem[21][3] .output_mode = "comb_only";
defparam \__mem|mem[21][3] .register_cascade_mode = "off";
defparam \__mem|mem[21][3] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxv_lcell \__mem|mem[25][3] (
// Equation(s):
// \__mem|Mux12~3  = (\__datapath|__T1|out [3] & ((\__mem|Mux12~2  & (\__mem|mem[29][3]~regout )) # (!\__mem|Mux12~2  & ((D1_mem[25][3]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux12~2 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[29][3]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(\__mem|Mux12~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~3 ),
	.regout(\__mem|mem[25][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][3] .lut_mask = "bbc0";
defparam \__mem|mem[25][3] .operation_mode = "normal";
defparam \__mem|mem[25][3] .output_mode = "comb_only";
defparam \__mem|mem[25][3] .register_cascade_mode = "off";
defparam \__mem|mem[25][3] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxv_lcell \__mem|mem[28][3] (
// Equation(s):
// \__mem|mem[28][3]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , \__datapath|__Mux9_memDataIn|out[3]~17 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][3] .lut_mask = "0000";
defparam \__mem|mem[28][3] .operation_mode = "normal";
defparam \__mem|mem[28][3] .output_mode = "reg_only";
defparam \__mem|mem[28][3] .register_cascade_mode = "off";
defparam \__mem|mem[28][3] .sum_lutc_input = "datac";
defparam \__mem|mem[28][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y1_N6
maxv_lcell \__mem|mem[16][3] (
// Equation(s):
// \__mem|mem[16][3]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , \__datapath|__Mux9_memDataIn|out[3]~17 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][3] .lut_mask = "0000";
defparam \__mem|mem[16][3] .operation_mode = "normal";
defparam \__mem|mem[16][3] .output_mode = "reg_only";
defparam \__mem|mem[16][3] .register_cascade_mode = "off";
defparam \__mem|mem[16][3] .sum_lutc_input = "datac";
defparam \__mem|mem[16][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y1_N8
maxv_lcell \__mem|mem[24][3] (
// Equation(s):
// \__mem|Mux12~4  = (\__datapath|__T1|out [3] & (((D1_mem[24][3]) # (\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & (\__mem|mem[16][3]~regout  & ((!\__datapath|__T1|out [2]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[16][3]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~4 ),
	.regout(\__mem|mem[24][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][3] .lut_mask = "cce2";
defparam \__mem|mem[24][3] .operation_mode = "normal";
defparam \__mem|mem[24][3] .output_mode = "comb_only";
defparam \__mem|mem[24][3] .register_cascade_mode = "off";
defparam \__mem|mem[24][3] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxv_lcell \__mem|mem[20][3] (
// Equation(s):
// \__mem|Mux12~5  = (\__datapath|__T1|out [2] & ((\__mem|Mux12~4  & (\__mem|mem[28][3]~regout )) # (!\__mem|Mux12~4  & ((D1_mem[20][3]))))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux12~4 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[28][3]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(\__mem|Mux12~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~5 ),
	.regout(\__mem|mem[20][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][3] .lut_mask = "bbc0";
defparam \__mem|mem[20][3] .operation_mode = "normal";
defparam \__mem|mem[20][3] .output_mode = "comb_only";
defparam \__mem|mem[20][3] .register_cascade_mode = "off";
defparam \__mem|mem[20][3] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxv_lcell \__mem|Mux12~6 (
// Equation(s):
// \__mem|Mux12~6_combout  = (\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1]) # ((\__mem|Mux12~3 )))) # (!\__datapath|__T1|out [0] & (!\__datapath|__T1|out [1] & ((\__mem|Mux12~5 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|Mux12~3 ),
	.datad(\__mem|Mux12~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux12~6 .lut_mask = "b9a8";
defparam \__mem|Mux12~6 .operation_mode = "normal";
defparam \__mem|Mux12~6 .output_mode = "comb_only";
defparam \__mem|Mux12~6 .register_cascade_mode = "off";
defparam \__mem|Mux12~6 .sum_lutc_input = "datac";
defparam \__mem|Mux12~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxv_lcell \__mem|Mux12~9 (
// Equation(s):
// \__mem|Mux12~9_combout  = (\__datapath|__T1|out [1] & ((\__mem|Mux12~6_combout  & ((\__mem|Mux12~8 ))) # (!\__mem|Mux12~6_combout  & (\__mem|Mux12~1 )))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux12~6_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux12~1 ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|Mux12~8 ),
	.datad(\__mem|Mux12~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux12~9 .lut_mask = "f388";
defparam \__mem|Mux12~9 .operation_mode = "normal";
defparam \__mem|Mux12~9 .output_mode = "comb_only";
defparam \__mem|Mux12~9 .register_cascade_mode = "off";
defparam \__mem|Mux12~9 .sum_lutc_input = "datac";
defparam \__mem|Mux12~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N9
maxv_lcell \__mem|mem[15][3] (
// Equation(s):
// \__mem|mem[15][3]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , \__datapath|__Mux9_memDataIn|out[3]~17 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][3] .lut_mask = "0000";
defparam \__mem|mem[15][3] .operation_mode = "normal";
defparam \__mem|mem[15][3] .output_mode = "reg_only";
defparam \__mem|mem[15][3] .register_cascade_mode = "off";
defparam \__mem|mem[15][3] .sum_lutc_input = "datac";
defparam \__mem|mem[15][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N4
maxv_lcell \__mem|mem[12][3] (
// Equation(s):
// \__mem|mem[12][3]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , \__datapath|__Mux9_memDataIn|out[3]~17 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][3] .lut_mask = "0000";
defparam \__mem|mem[12][3] .operation_mode = "normal";
defparam \__mem|mem[12][3] .output_mode = "reg_only";
defparam \__mem|mem[12][3] .register_cascade_mode = "off";
defparam \__mem|mem[12][3] .sum_lutc_input = "datac";
defparam \__mem|mem[12][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N8
maxv_lcell \__mem|mem[14][3] (
// Equation(s):
// \__mem|Mux12~17  = (\__datapath|__T1|out [0] & (((\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1] & ((D1_mem[14][3]))) # (!\__datapath|__T1|out [1] & (\__mem|mem[12][3]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[12][3]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~17 ),
	.regout(\__mem|mem[14][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][3] .lut_mask = "fc22";
defparam \__mem|mem[14][3] .operation_mode = "normal";
defparam \__mem|mem[14][3] .output_mode = "comb_only";
defparam \__mem|mem[14][3] .register_cascade_mode = "off";
defparam \__mem|mem[14][3] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N3
maxv_lcell \__mem|mem[13][3] (
// Equation(s):
// \__mem|Mux12~18  = (\__datapath|__T1|out [0] & ((\__mem|Mux12~17  & (\__mem|mem[15][3]~regout )) # (!\__mem|Mux12~17  & ((D1_mem[13][3]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux12~17 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[15][3]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(\__mem|Mux12~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~18 ),
	.regout(\__mem|mem[13][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][3] .lut_mask = "dda0";
defparam \__mem|mem[13][3] .operation_mode = "normal";
defparam \__mem|mem[13][3] .output_mode = "comb_only";
defparam \__mem|mem[13][3] .register_cascade_mode = "off";
defparam \__mem|mem[13][3] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N3
maxv_lcell \__mem|mem[11][3] (
// Equation(s):
// \__mem|mem[11][3]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , \__datapath|__Mux9_memDataIn|out[3]~17 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][3] .lut_mask = "0000";
defparam \__mem|mem[11][3] .operation_mode = "normal";
defparam \__mem|mem[11][3] .output_mode = "reg_only";
defparam \__mem|mem[11][3] .register_cascade_mode = "off";
defparam \__mem|mem[11][3] .sum_lutc_input = "datac";
defparam \__mem|mem[11][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y3_N6
maxv_lcell \__mem|mem[8][3] (
// Equation(s):
// \__mem|mem[8][3]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[3]~17 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][3] .lut_mask = "ff00";
defparam \__mem|mem[8][3] .operation_mode = "normal";
defparam \__mem|mem[8][3] .output_mode = "reg_only";
defparam \__mem|mem[8][3] .register_cascade_mode = "off";
defparam \__mem|mem[8][3] .sum_lutc_input = "datac";
defparam \__mem|mem[8][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N0
maxv_lcell \__mem|mem[9][3] (
// Equation(s):
// \__mem|Mux12~10  = (\__datapath|__T1|out [0] & (((D1_mem[9][3]) # (\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & (\__mem|mem[8][3]~regout  & ((!\__datapath|__T1|out [1]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[8][3]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~10 ),
	.regout(\__mem|mem[9][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][3] .lut_mask = "cce2";
defparam \__mem|mem[9][3] .operation_mode = "normal";
defparam \__mem|mem[9][3] .output_mode = "comb_only";
defparam \__mem|mem[9][3] .register_cascade_mode = "off";
defparam \__mem|mem[9][3] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N0
maxv_lcell \__mem|mem[10][3] (
// Equation(s):
// \__mem|Mux12~11  = (\__datapath|__T1|out [1] & ((\__mem|Mux12~10  & (\__mem|mem[11][3]~regout )) # (!\__mem|Mux12~10  & ((D1_mem[10][3]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux12~10 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[11][3]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(\__mem|Mux12~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~11 ),
	.regout(\__mem|mem[10][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][3] .lut_mask = "bbc0";
defparam \__mem|mem[10][3] .operation_mode = "normal";
defparam \__mem|mem[10][3] .output_mode = "comb_only";
defparam \__mem|mem[10][3] .register_cascade_mode = "off";
defparam \__mem|mem[10][3] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N9
maxv_lcell \__mem|mem[7][3] (
// Equation(s):
// \__mem|mem[7][3]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , \__datapath|__Mux9_memDataIn|out[3]~17 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][3] .lut_mask = "0000";
defparam \__mem|mem[7][3] .operation_mode = "normal";
defparam \__mem|mem[7][3] .output_mode = "reg_only";
defparam \__mem|mem[7][3] .register_cascade_mode = "off";
defparam \__mem|mem[7][3] .sum_lutc_input = "datac";
defparam \__mem|mem[7][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N4
maxv_lcell \__mem|mem[4][3] (
// Equation(s):
// \__mem|mem[4][3]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , \__datapath|__Mux9_memDataIn|out[3]~17 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][3] .lut_mask = "0000";
defparam \__mem|mem[4][3] .operation_mode = "normal";
defparam \__mem|mem[4][3] .output_mode = "reg_only";
defparam \__mem|mem[4][3] .register_cascade_mode = "off";
defparam \__mem|mem[4][3] .sum_lutc_input = "datac";
defparam \__mem|mem[4][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N8
maxv_lcell \__mem|mem[6][3] (
// Equation(s):
// \__mem|Mux12~12  = (\__datapath|__T1|out [1] & (((D1_mem[6][3]) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[4][3]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[4][3]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~12 ),
	.regout(\__mem|mem[6][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][3] .lut_mask = "cce2";
defparam \__mem|mem[6][3] .operation_mode = "normal";
defparam \__mem|mem[6][3] .output_mode = "comb_only";
defparam \__mem|mem[6][3] .register_cascade_mode = "off";
defparam \__mem|mem[6][3] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N0
maxv_lcell \__mem|mem[5][3] (
// Equation(s):
// \__mem|Mux12~13  = (\__datapath|__T1|out [0] & ((\__mem|Mux12~12  & (\__mem|mem[7][3]~regout )) # (!\__mem|Mux12~12  & ((D1_mem[5][3]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux12~12 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[7][3]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(\__mem|Mux12~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~13 ),
	.regout(\__mem|mem[5][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][3] .lut_mask = "dda0";
defparam \__mem|mem[5][3] .operation_mode = "normal";
defparam \__mem|mem[5][3] .output_mode = "comb_only";
defparam \__mem|mem[5][3] .register_cascade_mode = "off";
defparam \__mem|mem[5][3] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxv_lcell \__mem|mem[1][3] (
// Equation(s):
// \__mem|mem[1][3]~regout  = DFFEAS(((\__datapath|__T1|out [4]) # ((\__datapath|__Mux9_memDataIn|out[3]~17 ))) # (!\__mem|Decoder0~12_combout ), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~12_combout ),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][3] .lut_mask = "ffdd";
defparam \__mem|mem[1][3] .operation_mode = "normal";
defparam \__mem|mem[1][3] .output_mode = "reg_only";
defparam \__mem|mem[1][3] .register_cascade_mode = "off";
defparam \__mem|mem[1][3] .sum_lutc_input = "datac";
defparam \__mem|mem[1][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N1
maxv_lcell \__mem|mem[0][3] (
// Equation(s):
// \__mem|mem[0][3]~regout  = DFFEAS(((\__mem|Decoder0~20_combout  & (!\__datapath|__T1|out [4] & \__datapath|__Mux9_memDataIn|out[3]~17 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__mem|Decoder0~20_combout ),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][3] .lut_mask = "0c00";
defparam \__mem|mem[0][3] .operation_mode = "normal";
defparam \__mem|mem[0][3] .output_mode = "reg_only";
defparam \__mem|mem[0][3] .register_cascade_mode = "off";
defparam \__mem|mem[0][3] .sum_lutc_input = "datac";
defparam \__mem|mem[0][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N9
maxv_lcell \__mem|Mux12~14 (
// Equation(s):
// \__mem|Mux12~14_combout  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & (\__mem|mem[1][3]~regout )) # (!\__datapath|__T1|out [0] & ((\__mem|mem[0][3]~regout )))))

	.clk(gnd),
	.dataa(\__mem|mem[1][3]~regout ),
	.datab(\__mem|mem[0][3]~regout ),
	.datac(\__datapath|__T1|out [1]),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux12~14 .lut_mask = "fa0c";
defparam \__mem|Mux12~14 .operation_mode = "normal";
defparam \__mem|Mux12~14 .output_mode = "comb_only";
defparam \__mem|Mux12~14 .register_cascade_mode = "off";
defparam \__mem|Mux12~14 .sum_lutc_input = "datac";
defparam \__mem|Mux12~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N7
maxv_lcell \__mem|mem[2][3] (
// Equation(s):
// \__mem|mem[2][3]~regout  = DFFEAS((\__mem|Decoder0~4_combout  & (((!\__datapath|__T1|out [4] & \__datapath|__Mux9_memDataIn|out[3]~17 )))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~4_combout ),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][3] .lut_mask = "0a00";
defparam \__mem|mem[2][3] .operation_mode = "normal";
defparam \__mem|mem[2][3] .output_mode = "reg_only";
defparam \__mem|mem[2][3] .register_cascade_mode = "off";
defparam \__mem|mem[2][3] .sum_lutc_input = "datac";
defparam \__mem|mem[2][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N5
maxv_lcell \__mem|mem[3][3] (
// Equation(s):
// \__mem|Mux12~15  = (\__mem|Mux12~14_combout  & (((D1_mem[3][3]) # (!\__datapath|__T1|out [1])))) # (!\__mem|Mux12~14_combout  & (\__mem|mem[2][3]~regout  & ((\__datapath|__T1|out [1]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|Mux12~14_combout ),
	.datab(\__mem|mem[2][3]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[3]~17 ),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~15 ),
	.regout(\__mem|mem[3][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][3] .lut_mask = "e4aa";
defparam \__mem|mem[3][3] .operation_mode = "normal";
defparam \__mem|mem[3][3] .output_mode = "comb_only";
defparam \__mem|mem[3][3] .register_cascade_mode = "off";
defparam \__mem|mem[3][3] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N2
maxv_lcell \__mem|Mux12~16 (
// Equation(s):
// \__mem|Mux12~16_combout  = (\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3]) # ((\__mem|Mux12~13 )))) # (!\__datapath|__T1|out [2] & (!\__datapath|__T1|out [3] & ((\__mem|Mux12~15 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__mem|Mux12~13 ),
	.datad(\__mem|Mux12~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux12~16 .lut_mask = "b9a8";
defparam \__mem|Mux12~16 .operation_mode = "normal";
defparam \__mem|Mux12~16 .output_mode = "comb_only";
defparam \__mem|Mux12~16 .register_cascade_mode = "off";
defparam \__mem|Mux12~16 .sum_lutc_input = "datac";
defparam \__mem|Mux12~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N7
maxv_lcell \__mem|Mux12~19 (
// Equation(s):
// \__mem|Mux12~19_combout  = (\__datapath|__T1|out [3] & ((\__mem|Mux12~16_combout  & (\__mem|Mux12~18 )) # (!\__mem|Mux12~16_combout  & ((\__mem|Mux12~11 ))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux12~16_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux12~18 ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__mem|Mux12~11 ),
	.datad(\__mem|Mux12~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux12~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux12~19 .lut_mask = "bbc0";
defparam \__mem|Mux12~19 .operation_mode = "normal";
defparam \__mem|Mux12~19 .output_mode = "comb_only";
defparam \__mem|Mux12~19 .register_cascade_mode = "off";
defparam \__mem|Mux12~19 .sum_lutc_input = "datac";
defparam \__mem|Mux12~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxv_lcell \__mem|out[3] (
// Equation(s):
// \__mem|out [3] = DFFEAS((\__datapath|__T1|out [4] & (((\__mem|Mux12~9_combout )))) # (!\__datapath|__T1|out [4] & (((\__mem|Mux12~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(\__mem|Mux12~9_combout ),
	.datad(\__mem|Mux12~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[3] .lut_mask = "f5a0";
defparam \__mem|out[3] .operation_mode = "normal";
defparam \__mem|out[3] .output_mode = "reg_only";
defparam \__mem|out[3] .register_cascade_mode = "off";
defparam \__mem|out[3] .sum_lutc_input = "datac";
defparam \__mem|out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxv_lcell \__datapath|__Mux1_alu_B|Mux12~1 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux12~1_combout  = (!\__controller|Mux1_alu_B [0] & ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux12~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux12~3 )))))

	.clk(gnd),
	.dataa(\__controller|Mux1_alu_B [0]),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(\__datapath|__RF|__mux2|Mux12~1 ),
	.datad(\__datapath|__RF|__mux2|Mux12~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux12~1 .lut_mask = "5140";
defparam \__datapath|__Mux1_alu_B|Mux12~1 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux12~1 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux12~1 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux12~1 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxv_lcell \__datapath|__Mux1_alu_B|Mux12~2 (
// Equation(s):
// \__datapath|__Mux1_alu_B|Mux12~2_combout  = (\__datapath|__Mux1_alu_B|Mux12~0_combout  & ((\__datapath|__Mux1_alu_B|Mux12~1_combout ) # ((\__controller|Mux1_alu_B [0] & \__datapath|__IR|out [3]))))

	.clk(gnd),
	.dataa(\__controller|Mux1_alu_B [0]),
	.datab(\__datapath|__Mux1_alu_B|Mux12~0_combout ),
	.datac(\__datapath|__IR|out [3]),
	.datad(\__datapath|__Mux1_alu_B|Mux12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux1_alu_B|Mux12~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux1_alu_B|Mux12~2 .lut_mask = "cc80";
defparam \__datapath|__Mux1_alu_B|Mux12~2 .operation_mode = "normal";
defparam \__datapath|__Mux1_alu_B|Mux12~2 .output_mode = "comb_only";
defparam \__datapath|__Mux1_alu_B|Mux12~2 .register_cascade_mode = "off";
defparam \__datapath|__Mux1_alu_B|Mux12~2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux1_alu_B|Mux12~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxv_lcell \__datapath|__alu|__add|Add0~5 (
// Equation(s):
// \__datapath|__alu|__add|Add0~5_combout  = (\__controller|ALU_op~regout  & (((!\__datapath|__Mux2_alu_A|Mux12~2 )) # (!\__datapath|__Mux1_alu_B|Mux12~2_combout ))) # (!\__controller|ALU_op~regout  & (((\__datapath|__alu|__add|out[3]~25_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux12~2_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux12~2 ),
	.datac(\__controller|ALU_op~regout ),
	.datad(\__datapath|__alu|__add|out[3]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|__add|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|__add|Add0~5 .lut_mask = "7f70";
defparam \__datapath|__alu|__add|Add0~5 .operation_mode = "normal";
defparam \__datapath|__alu|__add|Add0~5 .output_mode = "comb_only";
defparam \__datapath|__alu|__add|Add0~5 .register_cascade_mode = "off";
defparam \__datapath|__alu|__add|Add0~5 .sum_lutc_input = "datac";
defparam \__datapath|__alu|__add|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxv_lcell \__datapath|__T1|out[3] (
// Equation(s):
// \__datapath|__T1|out [3] = DFFEAS((!\__controller|T1write~regout  & (((\__datapath|__alu|__add|Add0~5_combout )))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|T1write~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__alu|__add|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[3] .lut_mask = "5500";
defparam \__datapath|__T1|out[3] .operation_mode = "normal";
defparam \__datapath|__T1|out[3] .output_mode = "reg_only";
defparam \__datapath|__T1|out[3] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[3] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxv_lcell \__datapath|__Mux9_memDataIn|out[1]~24 (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[1]~24_combout  = ((\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux14~1 )) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & ((\__datapath|__RF|__mux2|Mux14~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__RF|__mux2|Mux14~1 ),
	.datac(\__datapath|__RF|__mux2|Mux14~3 ),
	.datad(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[1]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux9_memDataIn|out[1]~24 .lut_mask = "ccf0";
defparam \__datapath|__Mux9_memDataIn|out[1]~24 .operation_mode = "normal";
defparam \__datapath|__Mux9_memDataIn|out[1]~24 .output_mode = "comb_only";
defparam \__datapath|__Mux9_memDataIn|out[1]~24 .register_cascade_mode = "off";
defparam \__datapath|__Mux9_memDataIn|out[1]~24 .sum_lutc_input = "datac";
defparam \__datapath|__Mux9_memDataIn|out[1]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxv_lcell \__mem|mem[18][1] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[1]~25  = (\__controller|Mux9_memDataIn~regout  & (((\__datapath|__Mux9_memDataIn|out[1]~24_combout )))) # (!\__controller|Mux9_memDataIn~regout  & (((\__datapath|__RF|__mux1|Mux14~4 ))))
// \__mem|mem[18][1]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[1]~25 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux9_memDataIn~regout ),
	.datab(vcc),
	.datac(\__datapath|__RF|__mux1|Mux14~4 ),
	.datad(\__datapath|__Mux9_memDataIn|out[1]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.regout(\__mem|mem[18][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][1] .lut_mask = "fa50";
defparam \__mem|mem[18][1] .operation_mode = "normal";
defparam \__mem|mem[18][1] .output_mode = "reg_and_comb";
defparam \__mem|mem[18][1] .register_cascade_mode = "off";
defparam \__mem|mem[18][1] .sum_lutc_input = "datac";
defparam \__mem|mem[18][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N8
maxv_lcell \__mem|mem[31][1] (
// Equation(s):
// \__mem|mem[31][1]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[1]~25 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][1] .lut_mask = "ff00";
defparam \__mem|mem[31][1] .operation_mode = "normal";
defparam \__mem|mem[31][1] .output_mode = "reg_only";
defparam \__mem|mem[31][1] .register_cascade_mode = "off";
defparam \__mem|mem[31][1] .sum_lutc_input = "datac";
defparam \__mem|mem[31][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N6
maxv_lcell \__mem|mem[19][1] (
// Equation(s):
// \__mem|mem[19][1]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , \__datapath|__Mux9_memDataIn|out[1]~25 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][1] .lut_mask = "0000";
defparam \__mem|mem[19][1] .operation_mode = "normal";
defparam \__mem|mem[19][1] .output_mode = "reg_only";
defparam \__mem|mem[19][1] .register_cascade_mode = "off";
defparam \__mem|mem[19][1] .sum_lutc_input = "datac";
defparam \__mem|mem[19][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N0
maxv_lcell \__mem|mem[23][1] (
// Equation(s):
// \__mem|Mux14~7  = (\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3]) # ((D1_mem[23][1])))) # (!\__datapath|__T1|out [2] & (!\__datapath|__T1|out [3] & ((\__mem|mem[19][1]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(\__mem|mem[19][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~7 ),
	.regout(\__mem|mem[23][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][1] .lut_mask = "b9a8";
defparam \__mem|mem[23][1] .operation_mode = "normal";
defparam \__mem|mem[23][1] .output_mode = "comb_only";
defparam \__mem|mem[23][1] .register_cascade_mode = "off";
defparam \__mem|mem[23][1] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N0
maxv_lcell \__mem|mem[27][1] (
// Equation(s):
// \__mem|Mux14~8  = (\__datapath|__T1|out [3] & ((\__mem|Mux14~7  & (\__mem|mem[31][1]~regout )) # (!\__mem|Mux14~7  & ((D1_mem[27][1]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux14~7 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[31][1]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(\__mem|Mux14~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~8 ),
	.regout(\__mem|mem[27][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][1] .lut_mask = "bbc0";
defparam \__mem|mem[27][1] .operation_mode = "normal";
defparam \__mem|mem[27][1] .output_mode = "comb_only";
defparam \__mem|mem[27][1] .register_cascade_mode = "off";
defparam \__mem|mem[27][1] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxv_lcell \__mem|mem[26][1] (
// Equation(s):
// \__mem|Mux14~0  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[26][1]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[18][1]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[18][1]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~0 ),
	.regout(\__mem|mem[26][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][1] .lut_mask = "fc22";
defparam \__mem|mem[26][1] .operation_mode = "normal";
defparam \__mem|mem[26][1] .output_mode = "comb_only";
defparam \__mem|mem[26][1] .register_cascade_mode = "off";
defparam \__mem|mem[26][1] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxv_lcell \__mem|mem[30][1] (
// Equation(s):
// \__mem|mem[30][1]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , \__datapath|__Mux9_memDataIn|out[1]~25 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][1] .lut_mask = "0000";
defparam \__mem|mem[30][1] .operation_mode = "normal";
defparam \__mem|mem[30][1] .output_mode = "reg_only";
defparam \__mem|mem[30][1] .register_cascade_mode = "off";
defparam \__mem|mem[30][1] .sum_lutc_input = "datac";
defparam \__mem|mem[30][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N3
maxv_lcell \__mem|mem[22][1] (
// Equation(s):
// \__mem|Mux14~1  = (\__mem|Mux14~0  & (((\__mem|mem[30][1]~regout )) # (!\__datapath|__T1|out [2]))) # (!\__mem|Mux14~0  & (\__datapath|__T1|out [2] & (D1_mem[22][1])))

	.clk(!\clk~combout ),
	.dataa(\__mem|Mux14~0 ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(\__mem|mem[30][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~1 ),
	.regout(\__mem|mem[22][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][1] .lut_mask = "ea62";
defparam \__mem|mem[22][1] .operation_mode = "normal";
defparam \__mem|mem[22][1] .output_mode = "comb_only";
defparam \__mem|mem[22][1] .register_cascade_mode = "off";
defparam \__mem|mem[22][1] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N3
maxv_lcell \__mem|mem[28][1] (
// Equation(s):
// \__mem|mem[28][1]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , \__datapath|__Mux9_memDataIn|out[1]~25 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][1] .lut_mask = "0000";
defparam \__mem|mem[28][1] .operation_mode = "normal";
defparam \__mem|mem[28][1] .output_mode = "reg_only";
defparam \__mem|mem[28][1] .register_cascade_mode = "off";
defparam \__mem|mem[28][1] .sum_lutc_input = "datac";
defparam \__mem|mem[28][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y1_N2
maxv_lcell \__mem|mem[16][1] (
// Equation(s):
// \__mem|mem[16][1]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[1]~25 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][1] .lut_mask = "ff00";
defparam \__mem|mem[16][1] .operation_mode = "normal";
defparam \__mem|mem[16][1] .output_mode = "reg_only";
defparam \__mem|mem[16][1] .register_cascade_mode = "off";
defparam \__mem|mem[16][1] .sum_lutc_input = "datac";
defparam \__mem|mem[16][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N4
maxv_lcell \__mem|mem[24][1] (
// Equation(s):
// \__mem|Mux14~4  = (\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2]) # ((D1_mem[24][1])))) # (!\__datapath|__T1|out [3] & (!\__datapath|__T1|out [2] & ((\__mem|mem[16][1]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(\__mem|mem[16][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~4 ),
	.regout(\__mem|mem[24][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][1] .lut_mask = "b9a8";
defparam \__mem|mem[24][1] .operation_mode = "normal";
defparam \__mem|mem[24][1] .output_mode = "comb_only";
defparam \__mem|mem[24][1] .register_cascade_mode = "off";
defparam \__mem|mem[24][1] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N6
maxv_lcell \__mem|mem[20][1] (
// Equation(s):
// \__mem|Mux14~5  = (\__mem|Mux14~4  & ((\__mem|mem[28][1]~regout ) # ((!\__datapath|__T1|out [2])))) # (!\__mem|Mux14~4  & (((D1_mem[20][1] & \__datapath|__T1|out [2]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[28][1]~regout ),
	.datab(\__mem|Mux14~4 ),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~5 ),
	.regout(\__mem|mem[20][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][1] .lut_mask = "b8cc";
defparam \__mem|mem[20][1] .operation_mode = "normal";
defparam \__mem|mem[20][1] .output_mode = "comb_only";
defparam \__mem|mem[20][1] .register_cascade_mode = "off";
defparam \__mem|mem[20][1] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxv_lcell \__mem|mem[29][1] (
// Equation(s):
// \__mem|mem[29][1]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[1]~25 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][1] .lut_mask = "ff00";
defparam \__mem|mem[29][1] .operation_mode = "normal";
defparam \__mem|mem[29][1] .output_mode = "reg_only";
defparam \__mem|mem[29][1] .register_cascade_mode = "off";
defparam \__mem|mem[29][1] .sum_lutc_input = "datac";
defparam \__mem|mem[29][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxv_lcell \__mem|mem[17][1] (
// Equation(s):
// \__mem|mem[17][1]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , \__datapath|__Mux9_memDataIn|out[1]~25 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[17][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][1] .lut_mask = "0000";
defparam \__mem|mem[17][1] .operation_mode = "normal";
defparam \__mem|mem[17][1] .output_mode = "reg_only";
defparam \__mem|mem[17][1] .register_cascade_mode = "off";
defparam \__mem|mem[17][1] .sum_lutc_input = "datac";
defparam \__mem|mem[17][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxv_lcell \__mem|mem[21][1] (
// Equation(s):
// \__mem|Mux14~2  = (\__datapath|__T1|out [3] & (((\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & ((D1_mem[21][1]))) # (!\__datapath|__T1|out [2] & (\__mem|mem[17][1]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[17][1]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~2 ),
	.regout(\__mem|mem[21][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][1] .lut_mask = "fa44";
defparam \__mem|mem[21][1] .operation_mode = "normal";
defparam \__mem|mem[21][1] .output_mode = "comb_only";
defparam \__mem|mem[21][1] .register_cascade_mode = "off";
defparam \__mem|mem[21][1] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxv_lcell \__mem|mem[25][1] (
// Equation(s):
// \__mem|Mux14~3  = (\__datapath|__T1|out [3] & ((\__mem|Mux14~2  & (\__mem|mem[29][1]~regout )) # (!\__mem|Mux14~2  & ((D1_mem[25][1]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux14~2 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[29][1]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(\__mem|Mux14~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~3 ),
	.regout(\__mem|mem[25][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][1] .lut_mask = "bbc0";
defparam \__mem|mem[25][1] .operation_mode = "normal";
defparam \__mem|mem[25][1] .output_mode = "comb_only";
defparam \__mem|mem[25][1] .register_cascade_mode = "off";
defparam \__mem|mem[25][1] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N1
maxv_lcell \__mem|Mux14~6 (
// Equation(s):
// \__mem|Mux14~6_combout  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & ((\__mem|Mux14~3 ))) # (!\__datapath|__T1|out [0] & (\__mem|Mux14~5 ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|Mux14~5 ),
	.datac(\__mem|Mux14~3 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux14~6 .lut_mask = "fa44";
defparam \__mem|Mux14~6 .operation_mode = "normal";
defparam \__mem|Mux14~6 .output_mode = "comb_only";
defparam \__mem|Mux14~6 .register_cascade_mode = "off";
defparam \__mem|Mux14~6 .sum_lutc_input = "datac";
defparam \__mem|Mux14~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N5
maxv_lcell \__mem|Mux14~9 (
// Equation(s):
// \__mem|Mux14~9_combout  = (\__datapath|__T1|out [1] & ((\__mem|Mux14~6_combout  & (\__mem|Mux14~8 )) # (!\__mem|Mux14~6_combout  & ((\__mem|Mux14~1 ))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux14~6_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux14~8 ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__mem|Mux14~1 ),
	.datad(\__mem|Mux14~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux14~9 .lut_mask = "bbc0";
defparam \__mem|Mux14~9 .operation_mode = "normal";
defparam \__mem|Mux14~9 .output_mode = "comb_only";
defparam \__mem|Mux14~9 .register_cascade_mode = "off";
defparam \__mem|Mux14~9 .sum_lutc_input = "datac";
defparam \__mem|Mux14~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N1
maxv_lcell \__mem|mem[8][1] (
// Equation(s):
// \__mem|mem[8][1]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , \__datapath|__Mux9_memDataIn|out[1]~25 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][1] .lut_mask = "0000";
defparam \__mem|mem[8][1] .operation_mode = "normal";
defparam \__mem|mem[8][1] .output_mode = "reg_only";
defparam \__mem|mem[8][1] .register_cascade_mode = "off";
defparam \__mem|mem[8][1] .sum_lutc_input = "datac";
defparam \__mem|mem[8][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N0
maxv_lcell \__mem|mem[9][1] (
// Equation(s):
// \__mem|Mux14~10  = (\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1]) # ((D1_mem[9][1])))) # (!\__datapath|__T1|out [0] & (!\__datapath|__T1|out [1] & ((\__mem|mem[8][1]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(\__mem|mem[8][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~10 ),
	.regout(\__mem|mem[9][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][1] .lut_mask = "b9a8";
defparam \__mem|mem[9][1] .operation_mode = "normal";
defparam \__mem|mem[9][1] .output_mode = "comb_only";
defparam \__mem|mem[9][1] .register_cascade_mode = "off";
defparam \__mem|mem[9][1] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N1
maxv_lcell \__mem|mem[11][1] (
// Equation(s):
// \__mem|mem[11][1]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , \__datapath|__Mux9_memDataIn|out[1]~25 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][1] .lut_mask = "0000";
defparam \__mem|mem[11][1] .operation_mode = "normal";
defparam \__mem|mem[11][1] .output_mode = "reg_only";
defparam \__mem|mem[11][1] .register_cascade_mode = "off";
defparam \__mem|mem[11][1] .sum_lutc_input = "datac";
defparam \__mem|mem[11][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N6
maxv_lcell \__mem|mem[10][1] (
// Equation(s):
// \__mem|Mux14~11  = (\__datapath|__T1|out [1] & ((\__mem|Mux14~10  & ((\__mem|mem[11][1]~regout ))) # (!\__mem|Mux14~10  & (D1_mem[10][1])))) # (!\__datapath|__T1|out [1] & (\__mem|Mux14~10 ))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|Mux14~10 ),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(\__mem|mem[11][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~11 ),
	.regout(\__mem|mem[10][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][1] .lut_mask = "ec64";
defparam \__mem|mem[10][1] .operation_mode = "normal";
defparam \__mem|mem[10][1] .output_mode = "comb_only";
defparam \__mem|mem[10][1] .register_cascade_mode = "off";
defparam \__mem|mem[10][1] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N6
maxv_lcell \__mem|mem[15][1] (
// Equation(s):
// \__mem|mem[15][1]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , \__datapath|__Mux9_memDataIn|out[1]~25 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][1] .lut_mask = "0000";
defparam \__mem|mem[15][1] .operation_mode = "normal";
defparam \__mem|mem[15][1] .output_mode = "reg_only";
defparam \__mem|mem[15][1] .register_cascade_mode = "off";
defparam \__mem|mem[15][1] .sum_lutc_input = "datac";
defparam \__mem|mem[15][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N9
maxv_lcell \__mem|mem[12][1] (
// Equation(s):
// \__mem|mem[12][1]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , \__datapath|__Mux9_memDataIn|out[1]~25 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][1] .lut_mask = "0000";
defparam \__mem|mem[12][1] .operation_mode = "normal";
defparam \__mem|mem[12][1] .output_mode = "reg_only";
defparam \__mem|mem[12][1] .register_cascade_mode = "off";
defparam \__mem|mem[12][1] .sum_lutc_input = "datac";
defparam \__mem|mem[12][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N6
maxv_lcell \__mem|mem[14][1] (
// Equation(s):
// \__mem|Mux14~17  = (\__datapath|__T1|out [1] & (((D1_mem[14][1]) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[12][1]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[12][1]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~17 ),
	.regout(\__mem|mem[14][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][1] .lut_mask = "aae4";
defparam \__mem|mem[14][1] .operation_mode = "normal";
defparam \__mem|mem[14][1] .output_mode = "comb_only";
defparam \__mem|mem[14][1] .register_cascade_mode = "off";
defparam \__mem|mem[14][1] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N1
maxv_lcell \__mem|mem[13][1] (
// Equation(s):
// \__mem|Mux14~18  = (\__datapath|__T1|out [0] & ((\__mem|Mux14~17  & (\__mem|mem[15][1]~regout )) # (!\__mem|Mux14~17  & ((D1_mem[13][1]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux14~17 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[15][1]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(\__mem|Mux14~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~18 ),
	.regout(\__mem|mem[13][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][1] .lut_mask = "bbc0";
defparam \__mem|mem[13][1] .operation_mode = "normal";
defparam \__mem|mem[13][1] .output_mode = "comb_only";
defparam \__mem|mem[13][1] .register_cascade_mode = "off";
defparam \__mem|mem[13][1] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxv_lcell \__mem|mem[7][1] (
// Equation(s):
// \__mem|mem[7][1]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , \__datapath|__Mux9_memDataIn|out[1]~25 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][1] .lut_mask = "0000";
defparam \__mem|mem[7][1] .operation_mode = "normal";
defparam \__mem|mem[7][1] .output_mode = "reg_only";
defparam \__mem|mem[7][1] .register_cascade_mode = "off";
defparam \__mem|mem[7][1] .sum_lutc_input = "datac";
defparam \__mem|mem[7][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N4
maxv_lcell \__mem|mem[4][1] (
// Equation(s):
// \__mem|mem[4][1]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , \__datapath|__Mux9_memDataIn|out[1]~25 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][1] .lut_mask = "0000";
defparam \__mem|mem[4][1] .operation_mode = "normal";
defparam \__mem|mem[4][1] .output_mode = "reg_only";
defparam \__mem|mem[4][1] .register_cascade_mode = "off";
defparam \__mem|mem[4][1] .sum_lutc_input = "datac";
defparam \__mem|mem[4][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N1
maxv_lcell \__mem|mem[6][1] (
// Equation(s):
// \__mem|Mux14~12  = (\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0]) # ((D1_mem[6][1])))) # (!\__datapath|__T1|out [1] & (!\__datapath|__T1|out [0] & ((\__mem|mem[4][1]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(\__mem|mem[4][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~12 ),
	.regout(\__mem|mem[6][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][1] .lut_mask = "b9a8";
defparam \__mem|mem[6][1] .operation_mode = "normal";
defparam \__mem|mem[6][1] .output_mode = "comb_only";
defparam \__mem|mem[6][1] .register_cascade_mode = "off";
defparam \__mem|mem[6][1] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N5
maxv_lcell \__mem|mem[5][1] (
// Equation(s):
// \__mem|Mux14~13  = (\__datapath|__T1|out [0] & ((\__mem|Mux14~12  & (\__mem|mem[7][1]~regout )) # (!\__mem|Mux14~12  & ((D1_mem[5][1]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux14~12 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[7][1]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(\__mem|Mux14~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~13 ),
	.regout(\__mem|mem[5][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][1] .lut_mask = "bbc0";
defparam \__mem|mem[5][1] .operation_mode = "normal";
defparam \__mem|mem[5][1] .output_mode = "comb_only";
defparam \__mem|mem[5][1] .register_cascade_mode = "off";
defparam \__mem|mem[5][1] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N4
maxv_lcell \__mem|mem[2][1] (
// Equation(s):
// \__mem|mem[2][1]~regout  = DFFEAS((((\__datapath|__T1|out [4]) # (\__datapath|__Mux9_memDataIn|out[1]~25 ))) # (!\__mem|Decoder0~4_combout ), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~4_combout ),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][1] .lut_mask = "fff5";
defparam \__mem|mem[2][1] .operation_mode = "normal";
defparam \__mem|mem[2][1] .output_mode = "reg_only";
defparam \__mem|mem[2][1] .register_cascade_mode = "off";
defparam \__mem|mem[2][1] .sum_lutc_input = "datac";
defparam \__mem|mem[2][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N6
maxv_lcell \__mem|mem[1][1] (
// Equation(s):
// \__mem|mem[1][1]~regout  = DFFEAS(((\__mem|Decoder0~12_combout  & (!\__datapath|__T1|out [4] & \__datapath|__Mux9_memDataIn|out[1]~25 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__mem|Decoder0~12_combout ),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][1] .lut_mask = "0c00";
defparam \__mem|mem[1][1] .operation_mode = "normal";
defparam \__mem|mem[1][1] .output_mode = "reg_only";
defparam \__mem|mem[1][1] .register_cascade_mode = "off";
defparam \__mem|mem[1][1] .sum_lutc_input = "datac";
defparam \__mem|mem[1][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N8
maxv_lcell \__mem|mem[0][1] (
// Equation(s):
// \__mem|mem[0][1]~regout  = DFFEAS((\__mem|Decoder0~20_combout  & (((!\__datapath|__T1|out [4] & \__datapath|__Mux9_memDataIn|out[1]~25 )))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~20_combout ),
	.datab(vcc),
	.datac(\__datapath|__T1|out [4]),
	.datad(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][1] .lut_mask = "0a00";
defparam \__mem|mem[0][1] .operation_mode = "normal";
defparam \__mem|mem[0][1] .output_mode = "reg_only";
defparam \__mem|mem[0][1] .register_cascade_mode = "off";
defparam \__mem|mem[0][1] .sum_lutc_input = "datac";
defparam \__mem|mem[0][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N1
maxv_lcell \__mem|Mux14~14 (
// Equation(s):
// \__mem|Mux14~14_combout  = (\__datapath|__T1|out [1] & (((\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & (\__mem|mem[1][1]~regout )) # (!\__datapath|__T1|out [0] & ((\__mem|mem[0][1]~regout )))))

	.clk(gnd),
	.dataa(\__mem|mem[1][1]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__T1|out [0]),
	.datad(\__mem|mem[0][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux14~14 .lut_mask = "e3e0";
defparam \__mem|Mux14~14 .operation_mode = "normal";
defparam \__mem|Mux14~14 .output_mode = "comb_only";
defparam \__mem|Mux14~14 .register_cascade_mode = "off";
defparam \__mem|Mux14~14 .sum_lutc_input = "datac";
defparam \__mem|Mux14~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N6
maxv_lcell \__mem|mem[3][1] (
// Equation(s):
// \__mem|Mux14~15  = (\__datapath|__T1|out [1] & ((\__mem|Mux14~14_combout  & ((D1_mem[3][1]))) # (!\__mem|Mux14~14_combout  & (\__mem|mem[2][1]~regout )))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux14~14_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[2][1]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[1]~25 ),
	.datad(\__mem|Mux14~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~15 ),
	.regout(\__mem|mem[3][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][1] .lut_mask = "f388";
defparam \__mem|mem[3][1] .operation_mode = "normal";
defparam \__mem|mem[3][1] .output_mode = "comb_only";
defparam \__mem|mem[3][1] .register_cascade_mode = "off";
defparam \__mem|mem[3][1] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N9
maxv_lcell \__mem|Mux14~16 (
// Equation(s):
// \__mem|Mux14~16_combout  = (\__datapath|__T1|out [3] & (((\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & (\__mem|Mux14~13 )) # (!\__datapath|__T1|out [2] & ((\__mem|Mux14~15 )))))

	.clk(gnd),
	.dataa(\__mem|Mux14~13 ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__T1|out [2]),
	.datad(\__mem|Mux14~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux14~16 .lut_mask = "e3e0";
defparam \__mem|Mux14~16 .operation_mode = "normal";
defparam \__mem|Mux14~16 .output_mode = "comb_only";
defparam \__mem|Mux14~16 .register_cascade_mode = "off";
defparam \__mem|Mux14~16 .sum_lutc_input = "datac";
defparam \__mem|Mux14~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N8
maxv_lcell \__mem|Mux14~19 (
// Equation(s):
// \__mem|Mux14~19_combout  = (\__datapath|__T1|out [3] & ((\__mem|Mux14~16_combout  & ((\__mem|Mux14~18 ))) # (!\__mem|Mux14~16_combout  & (\__mem|Mux14~11 )))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux14~16_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux14~11 ),
	.datab(\__mem|Mux14~18 ),
	.datac(\__datapath|__T1|out [3]),
	.datad(\__mem|Mux14~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux14~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux14~19 .lut_mask = "cfa0";
defparam \__mem|Mux14~19 .operation_mode = "normal";
defparam \__mem|Mux14~19 .output_mode = "comb_only";
defparam \__mem|Mux14~19 .register_cascade_mode = "off";
defparam \__mem|Mux14~19 .sum_lutc_input = "datac";
defparam \__mem|Mux14~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N0
maxv_lcell \__mem|out[1] (
// Equation(s):
// \__mem|out [1] = DFFEAS(((\__datapath|__T1|out [4] & (\__mem|Mux14~9_combout )) # (!\__datapath|__T1|out [4] & ((\__mem|Mux14~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__datapath|__T1|out [4]),
	.datac(\__mem|Mux14~9_combout ),
	.datad(\__mem|Mux14~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[1] .lut_mask = "f3c0";
defparam \__mem|out[1] .operation_mode = "normal";
defparam \__mem|out[1] .output_mode = "reg_only";
defparam \__mem|out[1] .register_cascade_mode = "off";
defparam \__mem|out[1] .sum_lutc_input = "datac";
defparam \__mem|out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxv_lcell \__controller|Mux8~2 (
// Equation(s):
// \__controller|Mux8~2_combout  = (((!\__datapath|__IR|out [0]) # (!\__datapath|__IR|out [1]))) # (!\__controller|StateID [3])

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(vcc),
	.datac(\__datapath|__IR|out [1]),
	.datad(\__datapath|__IR|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux8~2 .lut_mask = "5fff";
defparam \__controller|Mux8~2 .operation_mode = "normal";
defparam \__controller|Mux8~2 .output_mode = "comb_only";
defparam \__controller|Mux8~2 .register_cascade_mode = "off";
defparam \__controller|Mux8~2 .sum_lutc_input = "datac";
defparam \__controller|Mux8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxv_lcell \__controller|Mux8~3 (
// Equation(s):
// \__controller|Mux8~3_combout  = (\__controller|StateID [4] & (\__controller|StateID [3] & (!\__controller|Mux7~0_combout ))) # (!\__controller|StateID [4] & (((\__controller|Mux7~0_combout  & \__controller|Mux8~2_combout ))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|Mux7~0_combout ),
	.datad(\__controller|Mux8~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux8~3 .lut_mask = "3808";
defparam \__controller|Mux8~3 .operation_mode = "normal";
defparam \__controller|Mux8~3 .output_mode = "comb_only";
defparam \__controller|Mux8~3 .register_cascade_mode = "off";
defparam \__controller|Mux8~3 .sum_lutc_input = "datac";
defparam \__controller|Mux8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N7
maxv_lcell \__controller|Mux11~30 (
// Equation(s):
// \__controller|Mux11~30_combout  = (((\__controller|StateID [4]) # (\__controller|StateID [5])) # (!\__controller|StateID [3]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|StateID [3]),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|StateID [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~30 .lut_mask = "fff3";
defparam \__controller|Mux11~30 .operation_mode = "normal";
defparam \__controller|Mux11~30 .output_mode = "comb_only";
defparam \__controller|Mux11~30 .register_cascade_mode = "off";
defparam \__controller|Mux11~30 .sum_lutc_input = "datac";
defparam \__controller|Mux11~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxv_lcell \__controller|Mux11~33 (
// Equation(s):
// \__controller|Mux11~33_combout  = (\__controller|StateID [5] & (((!\__controller|counter [2]) # (!\__controller|counter [0])) # (!\__controller|counter [1])))

	.clk(gnd),
	.dataa(\__controller|counter [1]),
	.datab(\__controller|StateID [5]),
	.datac(\__controller|counter [0]),
	.datad(\__controller|counter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~33 .lut_mask = "4ccc";
defparam \__controller|Mux11~33 .operation_mode = "normal";
defparam \__controller|Mux11~33 .output_mode = "comb_only";
defparam \__controller|Mux11~33 .register_cascade_mode = "off";
defparam \__controller|Mux11~33 .sum_lutc_input = "datac";
defparam \__controller|Mux11~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N2
maxv_lcell \__datapath|__IR|out[13] (
// Equation(s):
// \__controller|Mux11~31  = (!\__datapath|__IR|out [14] & (!\__controller|StateID [5] & (!F9_out[13] & \__datapath|__IR|out [15])))
// \__datapath|__IR|out [13] = DFFEAS(\__controller|Mux11~31 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [13], , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [14]),
	.datab(\__controller|StateID [5]),
	.datac(\__mem|out [13]),
	.datad(\__datapath|__IR|out [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~31 ),
	.regout(\__datapath|__IR|out [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[13] .lut_mask = "0100";
defparam \__datapath|__IR|out[13] .operation_mode = "normal";
defparam \__datapath|__IR|out[13] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[13] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[13] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N0
maxv_lcell \__controller|Mux11~38 (
// Equation(s):
// \__controller|Mux11~38_combout  = (\__controller|StateID [3] & (((\__controller|Mux11~31  & \__controller|StateID [4])))) # (!\__controller|StateID [3] & (\__controller|Mux11~33_combout  & ((!\__controller|StateID [4]))))

	.clk(gnd),
	.dataa(\__controller|Mux11~33_combout ),
	.datab(\__controller|Mux11~31 ),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|StateID [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~38 .lut_mask = "c00a";
defparam \__controller|Mux11~38 .operation_mode = "normal";
defparam \__controller|Mux11~38 .output_mode = "comb_only";
defparam \__controller|Mux11~38 .register_cascade_mode = "off";
defparam \__controller|Mux11~38 .sum_lutc_input = "datac";
defparam \__controller|Mux11~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N5
maxv_lcell \__controller|Equal2~0 (
// Equation(s):
// \__controller|Equal2~0_combout  = ((!\__datapath|__IR|out [13] & (!\__datapath|__IR|out [14] & \__datapath|__IR|out [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__IR|out [13]),
	.datac(\__datapath|__IR|out [14]),
	.datad(\__datapath|__IR|out [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Equal2~0 .lut_mask = "0300";
defparam \__controller|Equal2~0 .operation_mode = "normal";
defparam \__controller|Equal2~0 .output_mode = "comb_only";
defparam \__controller|Equal2~0 .register_cascade_mode = "off";
defparam \__controller|Equal2~0 .sum_lutc_input = "datac";
defparam \__controller|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N1
maxv_lcell \__controller|Mux11~42 (
// Equation(s):
// \__controller|Mux11~42_combout  = (!\__controller|StateID [5] & (!\__controller|StateID [4] & ((\__controller|StateID [3]) # (\__controller|Equal2~0_combout ))))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|StateID [3]),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~42 .lut_mask = "0504";
defparam \__controller|Mux11~42 .operation_mode = "normal";
defparam \__controller|Mux11~42 .output_mode = "comb_only";
defparam \__controller|Mux11~42 .register_cascade_mode = "off";
defparam \__controller|Mux11~42 .sum_lutc_input = "datac";
defparam \__controller|Mux11~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxv_lcell \__controller|Mux8~0 (
// Equation(s):
// \__controller|Mux8~0_combout  = (\__controller|StateID [1] & (((\__controller|Mux11~42_combout ) # (\__controller|StateID [2])))) # (!\__controller|StateID [1] & (\__controller|Mux11~38_combout  & ((!\__controller|StateID [2]))))

	.clk(gnd),
	.dataa(\__controller|Mux11~38_combout ),
	.datab(\__controller|Mux11~42_combout ),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux8~0 .lut_mask = "f0ca";
defparam \__controller|Mux8~0 .operation_mode = "normal";
defparam \__controller|Mux8~0 .output_mode = "comb_only";
defparam \__controller|Mux8~0 .register_cascade_mode = "off";
defparam \__controller|Mux8~0 .sum_lutc_input = "datac";
defparam \__controller|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N9
maxv_lcell \__datapath|__IR|out[12] (
// Equation(s):
// \__controller|Mux4~0  = (\__datapath|__IR|out [14]) # ((\__datapath|__IR|out [15]) # ((!\__datapath|__IR|out [13] & F9_out[12])))
// \__datapath|__IR|out [12] = DFFEAS(\__controller|Mux4~0 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [12], , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [14]),
	.datab(\__datapath|__IR|out [13]),
	.datac(\__mem|out [12]),
	.datad(\__datapath|__IR|out [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux4~0 ),
	.regout(\__datapath|__IR|out [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[12] .lut_mask = "ffba";
defparam \__datapath|__IR|out[12] .operation_mode = "normal";
defparam \__datapath|__IR|out[12] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[12] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[12] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N7
maxv_lcell \__controller|Mux2~0 (
// Equation(s):
// \__controller|Mux2~0_combout  = (\__datapath|__IR|out [15] & ((\__datapath|__IR|out [13]) # ((\__datapath|__IR|out [14] & \__datapath|__IR|out [12])))) # (!\__datapath|__IR|out [15] & ((\__datapath|__IR|out [13] & ((!\__datapath|__IR|out [12]))) # 
// (!\__datapath|__IR|out [13] & ((\__datapath|__IR|out [14]) # (\__datapath|__IR|out [12])))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [15]),
	.datab(\__datapath|__IR|out [13]),
	.datac(\__datapath|__IR|out [14]),
	.datad(\__datapath|__IR|out [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux2~0 .lut_mask = "b9dc";
defparam \__controller|Mux2~0 .operation_mode = "normal";
defparam \__controller|Mux2~0 .output_mode = "comb_only";
defparam \__controller|Mux2~0 .register_cascade_mode = "off";
defparam \__controller|Mux2~0 .sum_lutc_input = "datac";
defparam \__controller|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N2
maxv_lcell \__controller|Mux11~39 (
// Equation(s):
// \__controller|Mux11~39_combout  = ((\__controller|StateID [4] & (\__controller|StateID [3] $ (!\__controller|StateID [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|StateID [3]),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|StateID [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~39 .lut_mask = "c030";
defparam \__controller|Mux11~39 .operation_mode = "normal";
defparam \__controller|Mux11~39 .output_mode = "comb_only";
defparam \__controller|Mux11~39 .register_cascade_mode = "off";
defparam \__controller|Mux11~39 .sum_lutc_input = "datac";
defparam \__controller|Mux11~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxv_lcell \__datapath|__alu|Equal0~6 (
// Equation(s):
// \__datapath|__alu|Equal0~6_combout  = (\__datapath|__Mux2_alu_A|Mux1~1_combout  & (\__datapath|__Mux1_alu_B|Mux1~0_combout  & (\__datapath|__Mux2_alu_A|Mux0~1_combout  $ (!\__datapath|__Mux1_alu_B|Mux0~1_combout )))) # 
// (!\__datapath|__Mux2_alu_A|Mux1~1_combout  & (!\__datapath|__Mux1_alu_B|Mux1~0_combout  & (\__datapath|__Mux2_alu_A|Mux0~1_combout  $ (!\__datapath|__Mux1_alu_B|Mux0~1_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux1~1_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux1~0_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux0~1_combout ),
	.datad(\__datapath|__Mux1_alu_B|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|Equal0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|Equal0~6 .lut_mask = "9009";
defparam \__datapath|__alu|Equal0~6 .operation_mode = "normal";
defparam \__datapath|__alu|Equal0~6 .output_mode = "comb_only";
defparam \__datapath|__alu|Equal0~6 .register_cascade_mode = "off";
defparam \__datapath|__alu|Equal0~6 .sum_lutc_input = "datac";
defparam \__datapath|__alu|Equal0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxv_lcell \__datapath|__alu|Equal0~8 (
// Equation(s):
// \__datapath|__alu|Equal0~8_combout  = (\__datapath|__Mux2_alu_A|Mux8~3_combout  & (\__datapath|__Mux1_alu_B|Mux8~0_combout  & (\__datapath|__Mux2_alu_A|Mux7~2_combout  $ (!\__datapath|__Mux1_alu_B|Mux7~0_combout )))) # 
// (!\__datapath|__Mux2_alu_A|Mux8~3_combout  & (!\__datapath|__Mux1_alu_B|Mux8~0_combout  & (\__datapath|__Mux2_alu_A|Mux7~2_combout  $ (!\__datapath|__Mux1_alu_B|Mux7~0_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux8~3_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux8~0_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux7~2_combout ),
	.datad(\__datapath|__Mux1_alu_B|Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|Equal0~8 .lut_mask = "9009";
defparam \__datapath|__alu|Equal0~8 .operation_mode = "normal";
defparam \__datapath|__alu|Equal0~8 .output_mode = "comb_only";
defparam \__datapath|__alu|Equal0~8 .register_cascade_mode = "off";
defparam \__datapath|__alu|Equal0~8 .sum_lutc_input = "datac";
defparam \__datapath|__alu|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxv_lcell \__datapath|__alu|Equal0~7 (
// Equation(s):
// \__datapath|__alu|Equal0~7_combout  = (\__datapath|__Mux2_alu_A|Mux3~1_combout  & (\__datapath|__Mux1_alu_B|Mux3~0_combout  & (\__datapath|__Mux2_alu_A|Mux2~2_combout  $ (!\__datapath|__Mux1_alu_B|Mux2~0_combout )))) # 
// (!\__datapath|__Mux2_alu_A|Mux3~1_combout  & (!\__datapath|__Mux1_alu_B|Mux3~0_combout  & (\__datapath|__Mux2_alu_A|Mux2~2_combout  $ (!\__datapath|__Mux1_alu_B|Mux2~0_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux3~1_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux2~2_combout ),
	.datac(\__datapath|__Mux1_alu_B|Mux3~0_combout ),
	.datad(\__datapath|__Mux1_alu_B|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|Equal0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|Equal0~7 .lut_mask = "8421";
defparam \__datapath|__alu|Equal0~7 .operation_mode = "normal";
defparam \__datapath|__alu|Equal0~7 .output_mode = "comb_only";
defparam \__datapath|__alu|Equal0~7 .register_cascade_mode = "off";
defparam \__datapath|__alu|Equal0~7 .sum_lutc_input = "datac";
defparam \__datapath|__alu|Equal0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxv_lcell \__datapath|__alu|Equal0~9 (
// Equation(s):
// \__datapath|__alu|Equal0~9_combout  = (\__datapath|__alu|Equal0~8_combout  & (\__datapath|__alu|Equal0~7_combout  & (\__datapath|__Mux1_alu_B|Mux13~3_combout  $ (!\__datapath|__Mux2_alu_A|Mux13~2 ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux13~3_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux13~2 ),
	.datac(\__datapath|__alu|Equal0~8_combout ),
	.datad(\__datapath|__alu|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|Equal0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|Equal0~9 .lut_mask = "9000";
defparam \__datapath|__alu|Equal0~9 .operation_mode = "normal";
defparam \__datapath|__alu|Equal0~9 .output_mode = "comb_only";
defparam \__datapath|__alu|Equal0~9 .register_cascade_mode = "off";
defparam \__datapath|__alu|Equal0~9 .sum_lutc_input = "datac";
defparam \__datapath|__alu|Equal0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxv_lcell \__datapath|__alu|Equal0~0 (
// Equation(s):
// \__datapath|__alu|Equal0~0_combout  = (\__datapath|__Mux2_alu_A|Mux15~3_combout  & (\__datapath|__Mux1_alu_B|Mux15~2_combout  & (\__datapath|__Mux1_alu_B|Mux12~2_combout  $ (!\__datapath|__Mux2_alu_A|Mux12~2 )))) # 
// (!\__datapath|__Mux2_alu_A|Mux15~3_combout  & (!\__datapath|__Mux1_alu_B|Mux15~2_combout  & (\__datapath|__Mux1_alu_B|Mux12~2_combout  $ (!\__datapath|__Mux2_alu_A|Mux12~2 ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux15~3_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux12~2_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux12~2 ),
	.datad(\__datapath|__Mux1_alu_B|Mux15~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|Equal0~0 .lut_mask = "8241";
defparam \__datapath|__alu|Equal0~0 .operation_mode = "normal";
defparam \__datapath|__alu|Equal0~0 .output_mode = "comb_only";
defparam \__datapath|__alu|Equal0~0 .register_cascade_mode = "off";
defparam \__datapath|__alu|Equal0~0 .sum_lutc_input = "datac";
defparam \__datapath|__alu|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxv_lcell \__datapath|__alu|Equal0~1 (
// Equation(s):
// \__datapath|__alu|Equal0~1_combout  = ((\__datapath|__alu|Equal0~0_combout  & (\__datapath|__Mux1_alu_B|Mux14~3_combout  $ (!\__datapath|__Mux2_alu_A|Mux14~4 ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux1_alu_B|Mux14~3_combout ),
	.datab(vcc),
	.datac(\__datapath|__alu|Equal0~0_combout ),
	.datad(\__datapath|__Mux2_alu_A|Mux14~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|Equal0~1 .lut_mask = "a050";
defparam \__datapath|__alu|Equal0~1 .operation_mode = "normal";
defparam \__datapath|__alu|Equal0~1 .output_mode = "comb_only";
defparam \__datapath|__alu|Equal0~1 .register_cascade_mode = "off";
defparam \__datapath|__alu|Equal0~1 .sum_lutc_input = "datac";
defparam \__datapath|__alu|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxv_lcell \__datapath|__alu|Equal0~3 (
// Equation(s):
// \__datapath|__alu|Equal0~3_combout  = (\__datapath|__Mux2_alu_A|Mux9~2_combout  & (\__datapath|__Mux1_alu_B|Mux9~0_combout  & (\__datapath|__Mux2_alu_A|Mux6~2_combout  $ (!\__datapath|__Mux1_alu_B|Mux6~0_combout )))) # 
// (!\__datapath|__Mux2_alu_A|Mux9~2_combout  & (!\__datapath|__Mux1_alu_B|Mux9~0_combout  & (\__datapath|__Mux2_alu_A|Mux6~2_combout  $ (!\__datapath|__Mux1_alu_B|Mux6~0_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux9~2_combout ),
	.datab(\__datapath|__Mux1_alu_B|Mux9~0_combout ),
	.datac(\__datapath|__Mux2_alu_A|Mux6~2_combout ),
	.datad(\__datapath|__Mux1_alu_B|Mux6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|Equal0~3 .lut_mask = "9009";
defparam \__datapath|__alu|Equal0~3 .operation_mode = "normal";
defparam \__datapath|__alu|Equal0~3 .output_mode = "comb_only";
defparam \__datapath|__alu|Equal0~3 .register_cascade_mode = "off";
defparam \__datapath|__alu|Equal0~3 .sum_lutc_input = "datac";
defparam \__datapath|__alu|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxv_lcell \__datapath|__alu|Equal0~2 (
// Equation(s):
// \__datapath|__alu|Equal0~2_combout  = (\__datapath|__Mux2_alu_A|Mux11~2  & (\__datapath|__Mux1_alu_B|Mux11~1_combout  & (\__datapath|__Mux2_alu_A|Mux10~2  $ (!\__datapath|__Mux1_alu_B|Mux10~1_combout )))) # (!\__datapath|__Mux2_alu_A|Mux11~2  & 
// (!\__datapath|__Mux1_alu_B|Mux11~1_combout  & (\__datapath|__Mux2_alu_A|Mux10~2  $ (!\__datapath|__Mux1_alu_B|Mux10~1_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux11~2 ),
	.datab(\__datapath|__Mux2_alu_A|Mux10~2 ),
	.datac(\__datapath|__Mux1_alu_B|Mux10~1_combout ),
	.datad(\__datapath|__Mux1_alu_B|Mux11~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|Equal0~2 .lut_mask = "8241";
defparam \__datapath|__alu|Equal0~2 .operation_mode = "normal";
defparam \__datapath|__alu|Equal0~2 .output_mode = "comb_only";
defparam \__datapath|__alu|Equal0~2 .register_cascade_mode = "off";
defparam \__datapath|__alu|Equal0~2 .sum_lutc_input = "datac";
defparam \__datapath|__alu|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxv_lcell \__datapath|__alu|Equal0~4 (
// Equation(s):
// \__datapath|__alu|Equal0~4_combout  = (\__datapath|__Mux2_alu_A|Mux5~1_combout  & (\__datapath|__Mux1_alu_B|Mux5~0_combout  & (\__datapath|__Mux2_alu_A|Mux4~1_combout  $ (!\__datapath|__Mux1_alu_B|Mux4~0_combout )))) # 
// (!\__datapath|__Mux2_alu_A|Mux5~1_combout  & (!\__datapath|__Mux1_alu_B|Mux5~0_combout  & (\__datapath|__Mux2_alu_A|Mux4~1_combout  $ (!\__datapath|__Mux1_alu_B|Mux4~0_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__Mux2_alu_A|Mux5~1_combout ),
	.datab(\__datapath|__Mux2_alu_A|Mux4~1_combout ),
	.datac(\__datapath|__Mux1_alu_B|Mux5~0_combout ),
	.datad(\__datapath|__Mux1_alu_B|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|Equal0~4 .lut_mask = "8421";
defparam \__datapath|__alu|Equal0~4 .operation_mode = "normal";
defparam \__datapath|__alu|Equal0~4 .output_mode = "comb_only";
defparam \__datapath|__alu|Equal0~4 .register_cascade_mode = "off";
defparam \__datapath|__alu|Equal0~4 .sum_lutc_input = "datac";
defparam \__datapath|__alu|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxv_lcell \__datapath|__alu|Equal0~5 (
// Equation(s):
// \__datapath|__alu|Equal0~5_combout  = ((\__datapath|__alu|Equal0~3_combout  & (\__datapath|__alu|Equal0~2_combout  & \__datapath|__alu|Equal0~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__alu|Equal0~3_combout ),
	.datac(\__datapath|__alu|Equal0~2_combout ),
	.datad(\__datapath|__alu|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|Equal0~5 .lut_mask = "c000";
defparam \__datapath|__alu|Equal0~5 .operation_mode = "normal";
defparam \__datapath|__alu|Equal0~5 .output_mode = "comb_only";
defparam \__datapath|__alu|Equal0~5 .register_cascade_mode = "off";
defparam \__datapath|__alu|Equal0~5 .sum_lutc_input = "datac";
defparam \__datapath|__alu|Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxv_lcell \__datapath|__alu|Equal0~10 (
// Equation(s):
// \__datapath|__alu|Equal0~10_combout  = (\__datapath|__alu|Equal0~6_combout  & (\__datapath|__alu|Equal0~9_combout  & (\__datapath|__alu|Equal0~1_combout  & \__datapath|__alu|Equal0~5_combout )))

	.clk(gnd),
	.dataa(\__datapath|__alu|Equal0~6_combout ),
	.datab(\__datapath|__alu|Equal0~9_combout ),
	.datac(\__datapath|__alu|Equal0~1_combout ),
	.datad(\__datapath|__alu|Equal0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__alu|Equal0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__alu|Equal0~10 .lut_mask = "8000";
defparam \__datapath|__alu|Equal0~10 .operation_mode = "normal";
defparam \__datapath|__alu|Equal0~10 .output_mode = "comb_only";
defparam \__datapath|__alu|Equal0~10 .register_cascade_mode = "off";
defparam \__datapath|__alu|Equal0~10 .sum_lutc_input = "datac";
defparam \__datapath|__alu|Equal0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxv_lcell \__controller|Mux11~40 (
// Equation(s):
// \__controller|Mux11~40_combout  = (\__controller|Mux11~39_combout  & ((\__controller|StateID [3] & (\__controller|Mux2~0_combout )) # (!\__controller|StateID [3] & ((\__datapath|__alu|Equal0~10_combout )))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|Mux2~0_combout ),
	.datac(\__controller|Mux11~39_combout ),
	.datad(\__datapath|__alu|Equal0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~40 .lut_mask = "d080";
defparam \__controller|Mux11~40 .operation_mode = "normal";
defparam \__controller|Mux11~40 .output_mode = "comb_only";
defparam \__controller|Mux11~40 .register_cascade_mode = "off";
defparam \__controller|Mux11~40 .sum_lutc_input = "datac";
defparam \__controller|Mux11~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxv_lcell \__controller|Mux8~1 (
// Equation(s):
// \__controller|Mux8~1_combout  = (\__controller|StateID [2] & ((\__controller|Mux8~0_combout  & ((\__controller|Mux11~40_combout ))) # (!\__controller|Mux8~0_combout  & (!\__controller|Mux11~30_combout )))) # (!\__controller|StateID [2] & 
// (((\__controller|Mux8~0_combout ))))

	.clk(gnd),
	.dataa(\__controller|Mux11~30_combout ),
	.datab(\__controller|StateID [2]),
	.datac(\__controller|Mux8~0_combout ),
	.datad(\__controller|Mux11~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux8~1 .lut_mask = "f434";
defparam \__controller|Mux8~1 .operation_mode = "normal";
defparam \__controller|Mux8~1 .output_mode = "comb_only";
defparam \__controller|Mux8~1 .register_cascade_mode = "off";
defparam \__controller|Mux8~1 .sum_lutc_input = "datac";
defparam \__controller|Mux8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxv_lcell \__controller|StateID[3] (
// Equation(s):
// \__controller|StateID [3] = DFFEAS((\__controller|StateID [0] & (((\__controller|Mux8~1_combout )))) # (!\__controller|StateID [0] & (!\__controller|StateID [5] & (\__controller|Mux8~3_combout ))), !GLOBAL(\clk~combout ), VCC, , , , , !\proc_rst~combout , 
// )

	.clk(!\clk~combout ),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|StateID [0]),
	.datac(\__controller|Mux8~3_combout ),
	.datad(\__controller|Mux8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\proc_rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|StateID [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|StateID[3] .lut_mask = "dc10";
defparam \__controller|StateID[3] .operation_mode = "normal";
defparam \__controller|StateID[3] .output_mode = "reg_only";
defparam \__controller|StateID[3] .register_cascade_mode = "off";
defparam \__controller|StateID[3] .sum_lutc_input = "datac";
defparam \__controller|StateID[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxv_lcell \__controller|Mux8~5 (
// Equation(s):
// \__controller|Mux8~5_combout  = ((!\__controller|StateID [5] & ((!\__controller|StateID [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|StateID [5]),
	.datac(vcc),
	.datad(\__controller|StateID [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux8~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux8~5 .lut_mask = "0033";
defparam \__controller|Mux8~5 .operation_mode = "normal";
defparam \__controller|Mux8~5 .output_mode = "comb_only";
defparam \__controller|Mux8~5 .register_cascade_mode = "off";
defparam \__controller|Mux8~5 .sum_lutc_input = "datac";
defparam \__controller|Mux8~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxv_lcell \__controller|Mux7~6 (
// Equation(s):
// \__controller|Mux7~6_combout  = (\__controller|Mux8~5_combout  & ((\__controller|Mux7~0_combout  & (!\__controller|StateID [3])) # (!\__controller|Mux7~0_combout  & ((\__controller|StateID [4])))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|Mux7~0_combout ),
	.datad(\__controller|Mux8~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux7~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux7~6 .lut_mask = "5c00";
defparam \__controller|Mux7~6 .operation_mode = "normal";
defparam \__controller|Mux7~6 .output_mode = "comb_only";
defparam \__controller|Mux7~6 .register_cascade_mode = "off";
defparam \__controller|Mux7~6 .sum_lutc_input = "datac";
defparam \__controller|Mux7~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxv_lcell \__controller|Mux7~7 (
// Equation(s):
// \__controller|Mux7~7_combout  = ((\__controller|StateID [0] & (!\__controller|StateID [1] & !\__controller|StateID [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|StateID [0]),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|StateID [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux7~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux7~7 .lut_mask = "000c";
defparam \__controller|Mux7~7 .operation_mode = "normal";
defparam \__controller|Mux7~7 .output_mode = "comb_only";
defparam \__controller|Mux7~7 .register_cascade_mode = "off";
defparam \__controller|Mux7~7 .sum_lutc_input = "datac";
defparam \__controller|Mux7~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxv_lcell \__controller|Mux11~9 (
// Equation(s):
// \__controller|Mux11~9_combout  = ((!\__controller|StateID [5] & (!\__controller|StateID [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|StateID [5]),
	.datac(\__controller|StateID [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~9 .lut_mask = "0303";
defparam \__controller|Mux11~9 .operation_mode = "normal";
defparam \__controller|Mux11~9 .output_mode = "comb_only";
defparam \__controller|Mux11~9 .register_cascade_mode = "off";
defparam \__controller|Mux11~9 .sum_lutc_input = "datac";
defparam \__controller|Mux11~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N6
maxv_lcell \__controller|Mux7~2 (
// Equation(s):
// \__controller|Mux7~2_combout  = (\__controller|StateID [3] & (\__controller|StateID [2] & (\__controller|StateID [4] $ (!\__controller|StateID [5]))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|StateID [2]),
	.datad(\__controller|StateID [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux7~2 .lut_mask = "8020";
defparam \__controller|Mux7~2 .operation_mode = "normal";
defparam \__controller|Mux7~2 .output_mode = "comb_only";
defparam \__controller|Mux7~2 .register_cascade_mode = "off";
defparam \__controller|Mux7~2 .sum_lutc_input = "datac";
defparam \__controller|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N4
maxv_lcell \__datapath|__IR|out[14] (
// Equation(s):
// \__controller|Mux11~22  = (!\__datapath|__IR|out [15] & (!\__datapath|__IR|out [13] & (F9_out[14] & !\__controller|StateID [4])))
// \__datapath|__IR|out [14] = DFFEAS(\__controller|Mux11~22 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [14], , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [15]),
	.datab(\__datapath|__IR|out [13]),
	.datac(\__mem|out [14]),
	.datad(\__controller|StateID [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~22 ),
	.regout(\__datapath|__IR|out [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[14] .lut_mask = "0010";
defparam \__datapath|__IR|out[14] .operation_mode = "normal";
defparam \__datapath|__IR|out[14] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[14] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[14] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N6
maxv_lcell \__controller|Mux1~0 (
// Equation(s):
// \__controller|Mux1~0_combout  = (\__datapath|__IR|out [15] & ((\__datapath|__IR|out [13]) # ((\__datapath|__IR|out [14])))) # (!\__datapath|__IR|out [15] & (\__datapath|__IR|out [13] & (\__datapath|__IR|out [14] $ (\__datapath|__IR|out [12]))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [15]),
	.datab(\__datapath|__IR|out [13]),
	.datac(\__datapath|__IR|out [14]),
	.datad(\__datapath|__IR|out [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux1~0 .lut_mask = "ace8";
defparam \__controller|Mux1~0 .operation_mode = "normal";
defparam \__controller|Mux1~0 .output_mode = "comb_only";
defparam \__controller|Mux1~0 .register_cascade_mode = "off";
defparam \__controller|Mux1~0 .sum_lutc_input = "datac";
defparam \__controller|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N7
maxv_lcell \__controller|Mux7~3 (
// Equation(s):
// \__controller|Mux7~3_combout  = (\__controller|Mux7~2_combout  & ((\__controller|Mux11~22 ) # ((\__controller|Mux1~0_combout  & \__controller|StateID [4]))))

	.clk(gnd),
	.dataa(\__controller|Mux7~2_combout ),
	.datab(\__controller|Mux11~22 ),
	.datac(\__controller|Mux1~0_combout ),
	.datad(\__controller|StateID [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux7~3 .lut_mask = "a888";
defparam \__controller|Mux7~3 .operation_mode = "normal";
defparam \__controller|Mux7~3 .output_mode = "comb_only";
defparam \__controller|Mux7~3 .register_cascade_mode = "off";
defparam \__controller|Mux7~3 .sum_lutc_input = "datac";
defparam \__controller|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxv_lcell \__controller|Mux7~4 (
// Equation(s):
// \__controller|Mux7~4_combout  = (\__controller|StateID [2] & (\__controller|StateID [4] & ((\__datapath|__alu|Equal0~10_combout )))) # (!\__controller|StateID [2] & (!\__controller|StateID [4] & (\__controller|Equal2~0_combout )))

	.clk(gnd),
	.dataa(\__controller|StateID [2]),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|Equal2~0_combout ),
	.datad(\__datapath|__alu|Equal0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux7~4 .lut_mask = "9810";
defparam \__controller|Mux7~4 .operation_mode = "normal";
defparam \__controller|Mux7~4 .output_mode = "comb_only";
defparam \__controller|Mux7~4 .register_cascade_mode = "off";
defparam \__controller|Mux7~4 .sum_lutc_input = "datac";
defparam \__controller|Mux7~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxv_lcell \__controller|Mux7~5 (
// Equation(s):
// \__controller|Mux7~5_combout  = (\__controller|Mux7~1_combout  & ((\__controller|Mux7~3_combout ) # ((\__controller|Mux11~9_combout  & \__controller|Mux7~4_combout ))))

	.clk(gnd),
	.dataa(\__controller|Mux11~9_combout ),
	.datab(\__controller|Mux7~3_combout ),
	.datac(\__controller|Mux7~1_combout ),
	.datad(\__controller|Mux7~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux7~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux7~5 .lut_mask = "e0c0";
defparam \__controller|Mux7~5 .operation_mode = "normal";
defparam \__controller|Mux7~5 .output_mode = "comb_only";
defparam \__controller|Mux7~5 .register_cascade_mode = "off";
defparam \__controller|Mux7~5 .sum_lutc_input = "datac";
defparam \__controller|Mux7~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxv_lcell \__controller|StateID[4] (
// Equation(s):
// \__controller|StateID [4] = DFFEAS((\__controller|Mux7~6_combout ) # ((\__controller|Mux7~5_combout ) # ((\__controller|Mux7~7_combout  & \__controller|Mux11~38_combout ))), !GLOBAL(\clk~combout ), VCC, , , , , !\proc_rst~combout , )

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux7~6_combout ),
	.datab(\__controller|Mux7~7_combout ),
	.datac(\__controller|Mux11~38_combout ),
	.datad(\__controller|Mux7~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\proc_rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|StateID [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|StateID[4] .lut_mask = "ffea";
defparam \__controller|StateID[4] .operation_mode = "normal";
defparam \__controller|StateID[4] .output_mode = "reg_only";
defparam \__controller|StateID[4] .register_cascade_mode = "off";
defparam \__controller|StateID[4] .sum_lutc_input = "datac";
defparam \__controller|StateID[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y10_N7
maxv_lcell \__controller|Mux9~0 (
// Equation(s):
// \__controller|Mux9~0_combout  = (\__controller|StateID [4] & (\__controller|StateID [1] $ ((!\__controller|StateID [5])))) # (!\__controller|StateID [4] & ((\__controller|StateID [3] & (\__controller|StateID [1])) # (!\__controller|StateID [3] & 
// ((\__controller|StateID [5])))))

	.clk(gnd),
	.dataa(\__controller|StateID [4]),
	.datab(\__controller|StateID [1]),
	.datac(\__controller|StateID [5]),
	.datad(\__controller|StateID [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux9~0 .lut_mask = "c6d2";
defparam \__controller|Mux9~0 .operation_mode = "normal";
defparam \__controller|Mux9~0 .output_mode = "comb_only";
defparam \__controller|Mux9~0 .register_cascade_mode = "off";
defparam \__controller|Mux9~0 .sum_lutc_input = "datac";
defparam \__controller|Mux9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N8
maxv_lcell \__controller|Mux9~1 (
// Equation(s):
// \__controller|Mux9~1_combout  = (\__controller|StateID [1] $ (((!\__controller|StateID [0] & \__controller|Mux9~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|StateID [0]),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|Mux9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux9~1 .lut_mask = "c3f0";
defparam \__controller|Mux9~1 .operation_mode = "normal";
defparam \__controller|Mux9~1 .output_mode = "comb_only";
defparam \__controller|Mux9~1 .register_cascade_mode = "off";
defparam \__controller|Mux9~1 .sum_lutc_input = "datac";
defparam \__controller|Mux9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N8
maxv_lcell \__controller|Mux9~2 (
// Equation(s):
// \__controller|Mux9~2_combout  = (\__datapath|__IR|out [13] & ((\__datapath|__IR|out [15]) # (\__datapath|__IR|out [14] $ (\__datapath|__IR|out [12])))) # (!\__datapath|__IR|out [13] & (((\__datapath|__IR|out [14]))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [15]),
	.datab(\__datapath|__IR|out [13]),
	.datac(\__datapath|__IR|out [14]),
	.datad(\__datapath|__IR|out [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux9~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux9~2 .lut_mask = "bcf8";
defparam \__controller|Mux9~2 .operation_mode = "normal";
defparam \__controller|Mux9~2 .output_mode = "comb_only";
defparam \__controller|Mux9~2 .register_cascade_mode = "off";
defparam \__controller|Mux9~2 .sum_lutc_input = "datac";
defparam \__controller|Mux9~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N1
maxv_lcell \__controller|Mux9~3 (
// Equation(s):
// \__controller|Mux9~3_combout  = (\__controller|StateID [4] & ((\__controller|StateID [3] & (\__controller|StateID [5] & \__controller|Mux9~2_combout )) # (!\__controller|StateID [3] & (!\__controller|StateID [5]))))

	.clk(gnd),
	.dataa(\__controller|StateID [4]),
	.datab(\__controller|StateID [3]),
	.datac(\__controller|StateID [5]),
	.datad(\__controller|Mux9~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux9~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux9~3 .lut_mask = "8202";
defparam \__controller|Mux9~3 .operation_mode = "normal";
defparam \__controller|Mux9~3 .output_mode = "comb_only";
defparam \__controller|Mux9~3 .register_cascade_mode = "off";
defparam \__controller|Mux9~3 .sum_lutc_input = "datac";
defparam \__controller|Mux9~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N9
maxv_lcell \__controller|Mux9~4 (
// Equation(s):
// \__controller|Mux9~4_combout  = (\__controller|Mux9~1_combout  & (((\__controller|StateID [5] & \__controller|Mux9~3_combout )) # (!\__controller|StateID [0]))) # (!\__controller|Mux9~1_combout  & (\__controller|StateID [0] & (!\__controller|StateID [5] & 
// !\__controller|Mux9~3_combout )))

	.clk(gnd),
	.dataa(\__controller|Mux9~1_combout ),
	.datab(\__controller|StateID [0]),
	.datac(\__controller|StateID [5]),
	.datad(\__controller|Mux9~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux9~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux9~4 .lut_mask = "a226";
defparam \__controller|Mux9~4 .operation_mode = "normal";
defparam \__controller|Mux9~4 .output_mode = "comb_only";
defparam \__controller|Mux9~4 .register_cascade_mode = "off";
defparam \__controller|Mux9~4 .sum_lutc_input = "datac";
defparam \__controller|Mux9~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxv_lcell \__controller|Mux11~37 (
// Equation(s):
// \__controller|Mux11~37_combout  = (\__controller|StateID [3] & (!\__controller|StateID [5])) # (!\__controller|StateID [3] & (!\__controller|StateID [4] & ((\__controller|StateID [5]) # (!\__controller|Equal2~0_combout ))))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|StateID [3]),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~37 .lut_mask = "4647";
defparam \__controller|Mux11~37 .operation_mode = "normal";
defparam \__controller|Mux11~37 .output_mode = "comb_only";
defparam \__controller|Mux11~37 .register_cascade_mode = "off";
defparam \__controller|Mux11~37 .sum_lutc_input = "datac";
defparam \__controller|Mux11~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxv_lcell \__controller|Mux11~36 (
// Equation(s):
// \__controller|Mux11~36_combout  = ((\__controller|StateID [5]) # (\__controller|StateID [3] $ (\__controller|StateID [4])))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(vcc),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|StateID [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~36 .lut_mask = "ff5a";
defparam \__controller|Mux11~36 .operation_mode = "normal";
defparam \__controller|Mux11~36 .output_mode = "comb_only";
defparam \__controller|Mux11~36 .register_cascade_mode = "off";
defparam \__controller|Mux11~36 .sum_lutc_input = "datac";
defparam \__controller|Mux11~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N2
maxv_lcell \__controller|Mux11~32 (
// Equation(s):
// \__controller|Mux11~32_combout  = (\__datapath|__IR|out [12] & (((\__controller|StateID [3] & \__controller|Mux11~31 ))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [12]),
	.datab(vcc),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|Mux11~31 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~32 .lut_mask = "a000";
defparam \__controller|Mux11~32 .operation_mode = "normal";
defparam \__controller|Mux11~32 .output_mode = "comb_only";
defparam \__controller|Mux11~32 .register_cascade_mode = "off";
defparam \__controller|Mux11~32 .sum_lutc_input = "datac";
defparam \__controller|Mux11~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N8
maxv_lcell \__controller|Mux11~34 (
// Equation(s):
// \__controller|Mux11~34_combout  = (\__controller|Mux11~33_combout ) # ((!\__controller|StateID [5] & (\__datapath|__IR|out [1] $ (\__datapath|__IR|out [0]))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [1]),
	.datab(\__datapath|__IR|out [0]),
	.datac(\__controller|Mux11~33_combout ),
	.datad(\__controller|StateID [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~34 .lut_mask = "f0f6";
defparam \__controller|Mux11~34 .operation_mode = "normal";
defparam \__controller|Mux11~34 .output_mode = "comb_only";
defparam \__controller|Mux11~34 .register_cascade_mode = "off";
defparam \__controller|Mux11~34 .sum_lutc_input = "datac";
defparam \__controller|Mux11~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N5
maxv_lcell \__controller|Mux11~35 (
// Equation(s):
// \__controller|Mux11~35_combout  = (\__controller|StateID [3] & (\__controller|StateID [4] & (\__controller|Mux11~32_combout ))) # (!\__controller|StateID [3] & (!\__controller|StateID [4] & ((\__controller|Mux11~32_combout ) # 
// (\__controller|Mux11~34_combout ))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|Mux11~32_combout ),
	.datad(\__controller|Mux11~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~35 .lut_mask = "9190";
defparam \__controller|Mux11~35 .operation_mode = "normal";
defparam \__controller|Mux11~35 .output_mode = "comb_only";
defparam \__controller|Mux11~35 .register_cascade_mode = "off";
defparam \__controller|Mux11~35 .sum_lutc_input = "datac";
defparam \__controller|Mux11~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxv_lcell \__controller|Mux9~5 (
// Equation(s):
// \__controller|Mux9~5_combout  = (\__controller|StateID [1] & (((\__controller|StateID [0])))) # (!\__controller|StateID [1] & ((\__controller|StateID [0] & ((\__controller|Mux11~35_combout ))) # (!\__controller|StateID [0] & 
// (!\__controller|Mux11~36_combout ))))

	.clk(gnd),
	.dataa(\__controller|StateID [1]),
	.datab(\__controller|Mux11~36_combout ),
	.datac(\__controller|StateID [0]),
	.datad(\__controller|Mux11~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux9~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux9~5 .lut_mask = "f1a1";
defparam \__controller|Mux9~5 .operation_mode = "normal";
defparam \__controller|Mux9~5 .output_mode = "comb_only";
defparam \__controller|Mux9~5 .register_cascade_mode = "off";
defparam \__controller|Mux9~5 .sum_lutc_input = "datac";
defparam \__controller|Mux9~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxv_lcell \__controller|Mux9~6 (
// Equation(s):
// \__controller|Mux9~6_combout  = (\__controller|StateID [1] & ((\__controller|Mux9~5_combout  & ((\__controller|Mux11~37_combout ))) # (!\__controller|Mux9~5_combout  & (!\__controller|Mux11~30_combout )))) # (!\__controller|StateID [1] & 
// (((\__controller|Mux9~5_combout ))))

	.clk(gnd),
	.dataa(\__controller|StateID [1]),
	.datab(\__controller|Mux11~30_combout ),
	.datac(\__controller|Mux11~37_combout ),
	.datad(\__controller|Mux9~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux9~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux9~6 .lut_mask = "f522";
defparam \__controller|Mux9~6 .operation_mode = "normal";
defparam \__controller|Mux9~6 .output_mode = "comb_only";
defparam \__controller|Mux9~6 .register_cascade_mode = "off";
defparam \__controller|Mux9~6 .sum_lutc_input = "datac";
defparam \__controller|Mux9~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N1
maxv_lcell \__controller|StateID[2] (
// Equation(s):
// \__controller|StateID [2] = DFFEAS(((B1_StateID[2] & (\__controller|Mux9~4_combout )) # (!B1_StateID[2] & ((\__controller|Mux9~6_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , !\proc_rst~combout , )

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux9~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\__controller|Mux9~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\proc_rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|StateID [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|StateID[2] .lut_mask = "afa0";
defparam \__controller|StateID[2] .operation_mode = "normal";
defparam \__controller|StateID[2] .output_mode = "reg_only";
defparam \__controller|StateID[2] .register_cascade_mode = "off";
defparam \__controller|StateID[2] .sum_lutc_input = "qfbk";
defparam \__controller|StateID[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y9_N8
maxv_lcell \__controller|Mux11~15 (
// Equation(s):
// \__controller|Mux11~15_combout  = ((!\__datapath|__IR|out [1] & ((!\__datapath|__IR|out [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__datapath|__IR|out [1]),
	.datac(vcc),
	.datad(\__datapath|__IR|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~15 .lut_mask = "0033";
defparam \__controller|Mux11~15 .operation_mode = "normal";
defparam \__controller|Mux11~15 .output_mode = "comb_only";
defparam \__controller|Mux11~15 .register_cascade_mode = "off";
defparam \__controller|Mux11~15 .sum_lutc_input = "datac";
defparam \__controller|Mux11~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N3
maxv_lcell \__datapath|__IR|out[15] (
// Equation(s):
// \__controller|Mux11~26  = (!\__datapath|__IR|out [14] & (!\__datapath|__IR|out [13] & (F9_out[15] & !\__datapath|__IR|out [12])))
// \__datapath|__IR|out [15] = DFFEAS(\__controller|Mux11~26 , !GLOBAL(\clk~combout ), VCC, , !\__controller|wIR~regout , \__mem|out [15], , , VCC)

	.clk(!\clk~combout ),
	.dataa(\__datapath|__IR|out [14]),
	.datab(\__datapath|__IR|out [13]),
	.datac(\__mem|out [15]),
	.datad(\__datapath|__IR|out [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\__controller|wIR~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~26 ),
	.regout(\__datapath|__IR|out [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__IR|out[15] .lut_mask = "0010";
defparam \__datapath|__IR|out[15] .operation_mode = "normal";
defparam \__datapath|__IR|out[15] .output_mode = "reg_and_comb";
defparam \__datapath|__IR|out[15] .register_cascade_mode = "off";
defparam \__datapath|__IR|out[15] .sum_lutc_input = "qfbk";
defparam \__datapath|__IR|out[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y9_N7
maxv_lcell \__controller|Mux11~27 (
// Equation(s):
// \__controller|Mux11~27_combout  = (\__controller|StateID [3] & (((\__controller|Mux11~26 ) # (!\__controller|StateID [4])))) # (!\__controller|StateID [3] & ((\__controller|Mux11~15_combout ) # ((\__controller|StateID [4]))))

	.clk(gnd),
	.dataa(\__controller|Mux11~15_combout ),
	.datab(\__controller|StateID [3]),
	.datac(\__controller|Mux11~26 ),
	.datad(\__controller|StateID [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~27 .lut_mask = "f3ee";
defparam \__controller|Mux11~27 .operation_mode = "normal";
defparam \__controller|Mux11~27 .output_mode = "comb_only";
defparam \__controller|Mux11~27 .register_cascade_mode = "off";
defparam \__controller|Mux11~27 .sum_lutc_input = "datac";
defparam \__controller|Mux11~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N4
maxv_lcell \__controller|Mux11~28 (
// Equation(s):
// \__controller|Mux11~28_combout  = (\__controller|StateID [5] & (!\__controller|StateID [3] & (!\__controller|StateID [4]))) # (!\__controller|StateID [5] & (((\__controller|Mux11~27_combout ))))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|StateID [3]),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|Mux11~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~28 .lut_mask = "5702";
defparam \__controller|Mux11~28 .operation_mode = "normal";
defparam \__controller|Mux11~28 .output_mode = "comb_only";
defparam \__controller|Mux11~28 .register_cascade_mode = "off";
defparam \__controller|Mux11~28 .sum_lutc_input = "datac";
defparam \__controller|Mux11~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N3
maxv_lcell \__controller|Mux11~29 (
// Equation(s):
// \__controller|Mux11~29_combout  = (\__controller|Selector23~0_combout  & ((\__datapath|__IR|out [0] $ (\__datapath|__IR|out [1])) # (!\__controller|StateID [3])))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [0]),
	.datab(\__datapath|__IR|out [1]),
	.datac(\__controller|Selector23~0_combout ),
	.datad(\__controller|StateID [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~29 .lut_mask = "60f0";
defparam \__controller|Mux11~29 .operation_mode = "normal";
defparam \__controller|Mux11~29 .output_mode = "comb_only";
defparam \__controller|Mux11~29 .register_cascade_mode = "off";
defparam \__controller|Mux11~29 .sum_lutc_input = "datac";
defparam \__controller|Mux11~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N8
maxv_lcell \__controller|Mux10~2 (
// Equation(s):
// \__controller|Mux10~2_combout  = (\__controller|StateID [0] & ((\__controller|StateID [1]) # ((\__controller|Mux11~28_combout )))) # (!\__controller|StateID [0] & (!\__controller|StateID [1] & ((\__controller|Mux11~29_combout ))))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|StateID [1]),
	.datac(\__controller|Mux11~28_combout ),
	.datad(\__controller|Mux11~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux10~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux10~2 .lut_mask = "b9a8";
defparam \__controller|Mux10~2 .operation_mode = "normal";
defparam \__controller|Mux10~2 .output_mode = "comb_only";
defparam \__controller|Mux10~2 .register_cascade_mode = "off";
defparam \__controller|Mux10~2 .sum_lutc_input = "datac";
defparam \__controller|Mux10~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N9
maxv_lcell \__controller|Mux10~4 (
// Equation(s):
// \__controller|Mux10~4_combout  = (\__controller|Mux10~2_combout  & ((\__controller|StateID [5]) # ((!\__controller|StateID [3] & \__controller|StateID [4])))) # (!\__controller|Mux10~2_combout  & (((!\__controller|StateID [3] & !\__controller|StateID 
// [4])) # (!\__controller|StateID [5])))

	.clk(gnd),
	.dataa(\__controller|Mux10~2_combout ),
	.datab(\__controller|StateID [3]),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|StateID [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux10~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux10~4 .lut_mask = "ab75";
defparam \__controller|Mux10~4 .operation_mode = "normal";
defparam \__controller|Mux10~4 .output_mode = "comb_only";
defparam \__controller|Mux10~4 .register_cascade_mode = "off";
defparam \__controller|Mux10~4 .sum_lutc_input = "datac";
defparam \__controller|Mux10~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N0
maxv_lcell \__controller|Mux10~5 (
// Equation(s):
// \__controller|Mux10~5_combout  = (\__controller|StateID [1] & (\__controller|Mux10~4_combout  & ((!\__controller|StateID [5]) # (!\__controller|Mux10~2_combout )))) # (!\__controller|StateID [1] & (\__controller|Mux10~2_combout  & 
// ((\__controller|Mux10~4_combout ) # (!\__controller|StateID [5]))))

	.clk(gnd),
	.dataa(\__controller|Mux10~2_combout ),
	.datab(\__controller|Mux10~4_combout ),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|StateID [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux10~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux10~5 .lut_mask = "48ca";
defparam \__controller|Mux10~5 .operation_mode = "normal";
defparam \__controller|Mux10~5 .output_mode = "comb_only";
defparam \__controller|Mux10~5 .register_cascade_mode = "off";
defparam \__controller|Mux10~5 .sum_lutc_input = "datac";
defparam \__controller|Mux10~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxv_lcell \__controller|Mux11~21 (
// Equation(s):
// \__controller|Mux11~21_combout  = (\__controller|StateID [3] & (((!\__controller|StateID [4]))))

	.clk(gnd),
	.dataa(\__controller|StateID [3]),
	.datab(vcc),
	.datac(\__controller|StateID [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~21 .lut_mask = "0a0a";
defparam \__controller|Mux11~21 .operation_mode = "normal";
defparam \__controller|Mux11~21 .output_mode = "comb_only";
defparam \__controller|Mux11~21 .register_cascade_mode = "off";
defparam \__controller|Mux11~21 .sum_lutc_input = "datac";
defparam \__controller|Mux11~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxv_lcell \__controller|Mux10~0 (
// Equation(s):
// \__controller|Mux10~0_combout  = (\__controller|StateID [0] & (\__controller|StateID [1])) # (!\__controller|StateID [0] & (!\__controller|StateID [5] & ((\__controller|StateID [1]) # (\__controller|Mux11~21_combout ))))

	.clk(gnd),
	.dataa(\__controller|StateID [1]),
	.datab(\__controller|StateID [5]),
	.datac(\__controller|Mux11~21_combout ),
	.datad(\__controller|StateID [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux10~0 .lut_mask = "aa32";
defparam \__controller|Mux10~0 .operation_mode = "normal";
defparam \__controller|Mux10~0 .output_mode = "comb_only";
defparam \__controller|Mux10~0 .register_cascade_mode = "off";
defparam \__controller|Mux10~0 .sum_lutc_input = "datac";
defparam \__controller|Mux10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxv_lcell \__controller|Mux11~20 (
// Equation(s):
// \__controller|Mux11~20_combout  = (\__controller|StateID [5] & ((\__controller|StateID [4]) # ((\__controller|StateID [3])))) # (!\__controller|StateID [5] & (\__controller|StateID [4] & (\__controller|StateID [3])))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|StateID [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~20 .lut_mask = "e8e8";
defparam \__controller|Mux11~20 .operation_mode = "normal";
defparam \__controller|Mux11~20 .output_mode = "comb_only";
defparam \__controller|Mux11~20 .register_cascade_mode = "off";
defparam \__controller|Mux11~20 .sum_lutc_input = "datac";
defparam \__controller|Mux11~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N9
maxv_lcell \__controller|Mux11~23 (
// Equation(s):
// \__controller|Mux11~23_combout  = (\__datapath|__IR|out [12] & (\__controller|StateID [4] & (\__controller|Mux4~0 ))) # (!\__datapath|__IR|out [12] & ((\__controller|Mux11~22 ) # ((\__controller|StateID [4] & \__controller|Mux4~0 ))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [12]),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|Mux4~0 ),
	.datad(\__controller|Mux11~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~23 .lut_mask = "d5c0";
defparam \__controller|Mux11~23 .operation_mode = "normal";
defparam \__controller|Mux11~23 .output_mode = "comb_only";
defparam \__controller|Mux11~23 .register_cascade_mode = "off";
defparam \__controller|Mux11~23 .sum_lutc_input = "datac";
defparam \__controller|Mux11~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxv_lcell \__controller|Mux11~24 (
// Equation(s):
// \__controller|Mux11~24_combout  = (\__controller|StateID [3] & (\__controller|Mux11~23_combout  & (\__controller|StateID [5] $ (!\__controller|StateID [4]))))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|Mux11~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~24 .lut_mask = "9000";
defparam \__controller|Mux11~24 .operation_mode = "normal";
defparam \__controller|Mux11~24 .output_mode = "comb_only";
defparam \__controller|Mux11~24 .register_cascade_mode = "off";
defparam \__controller|Mux11~24 .sum_lutc_input = "datac";
defparam \__controller|Mux11~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxv_lcell \__controller|Mux11~8 (
// Equation(s):
// \__controller|Mux11~8_combout  = (!\__controller|StateID [5] & (((!\__controller|StateID [3] & !\__controller|StateID [4]))))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(vcc),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|StateID [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~8 .lut_mask = "0005";
defparam \__controller|Mux11~8 .operation_mode = "normal";
defparam \__controller|Mux11~8 .output_mode = "comb_only";
defparam \__controller|Mux11~8 .register_cascade_mode = "off";
defparam \__controller|Mux11~8 .sum_lutc_input = "datac";
defparam \__controller|Mux11~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxv_lcell \__controller|Mux11~25 (
// Equation(s):
// \__controller|Mux11~25_combout  = (\__controller|Mux11~24_combout ) # ((\__controller|Mux11~8_combout ) # ((\__controller|Mux11~9_combout  & !\__datapath|__alu|Equal0~10_combout )))

	.clk(gnd),
	.dataa(\__controller|Mux11~24_combout ),
	.datab(\__controller|Mux11~9_combout ),
	.datac(\__controller|Mux11~8_combout ),
	.datad(\__datapath|__alu|Equal0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~25 .lut_mask = "fafe";
defparam \__controller|Mux11~25 .operation_mode = "normal";
defparam \__controller|Mux11~25 .output_mode = "comb_only";
defparam \__controller|Mux11~25 .register_cascade_mode = "off";
defparam \__controller|Mux11~25 .sum_lutc_input = "datac";
defparam \__controller|Mux11~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxv_lcell \__controller|Mux10~1 (
// Equation(s):
// \__controller|Mux10~1_combout  = (\__controller|Mux10~0_combout  & (((\__controller|Mux11~25_combout )) # (!\__controller|StateID [0]))) # (!\__controller|Mux10~0_combout  & (\__controller|StateID [0] & (!\__controller|Mux11~20_combout )))

	.clk(gnd),
	.dataa(\__controller|Mux10~0_combout ),
	.datab(\__controller|StateID [0]),
	.datac(\__controller|Mux11~20_combout ),
	.datad(\__controller|Mux11~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux10~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux10~1 .lut_mask = "ae26";
defparam \__controller|Mux10~1 .operation_mode = "normal";
defparam \__controller|Mux10~1 .output_mode = "comb_only";
defparam \__controller|Mux10~1 .register_cascade_mode = "off";
defparam \__controller|Mux10~1 .sum_lutc_input = "datac";
defparam \__controller|Mux10~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxv_lcell \__controller|StateID[1] (
// Equation(s):
// \__controller|StateID [1] = DFFEAS(((\__controller|StateID [2] & ((\__controller|Mux10~1_combout ))) # (!\__controller|StateID [2] & (\__controller|Mux10~5_combout ))), !GLOBAL(\clk~combout ), VCC, , , , , !\proc_rst~combout , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__controller|StateID [2]),
	.datac(\__controller|Mux10~5_combout ),
	.datad(\__controller|Mux10~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\proc_rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|StateID [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|StateID[1] .lut_mask = "fc30";
defparam \__controller|StateID[1] .operation_mode = "normal";
defparam \__controller|StateID[1] .output_mode = "reg_only";
defparam \__controller|StateID[1] .register_cascade_mode = "off";
defparam \__controller|StateID[1] .sum_lutc_input = "datac";
defparam \__controller|StateID[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N4
maxv_lcell \__controller|Selector24~0 (
// Equation(s):
// \__controller|Selector24~0_combout  = (\__controller|StateID [0] & (((!\__controller|StateID [1] & \__controller|StateID [3])) # (!\__controller|T1write~regout ))) # (!\__controller|StateID [0] & ((\__controller|StateID [3] & 
// ((!\__controller|T1write~regout ))) # (!\__controller|StateID [3] & (\__controller|StateID [1]))))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|StateID [1]),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|T1write~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Selector24~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Selector24~0 .lut_mask = "24fe";
defparam \__controller|Selector24~0 .operation_mode = "normal";
defparam \__controller|Selector24~0 .output_mode = "comb_only";
defparam \__controller|Selector24~0 .register_cascade_mode = "off";
defparam \__controller|Selector24~0 .sum_lutc_input = "datac";
defparam \__controller|Selector24~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N2
maxv_lcell \__controller|T1write (
// Equation(s):
// \__controller|T1write~regout  = DFFEAS((\__controller|StateID [5] & (((B1_T1write)))) # (!\__controller|StateID [5] & ((\__controller|Selector16~0_combout  & (!\__controller|Selector24~0_combout )) # (!\__controller|Selector16~0_combout  & 
// ((B1_T1write))))), !GLOBAL(\clk~combout ), VCC, , , VCC, , , !\proc_rst~combout )

	.clk(!\clk~combout ),
	.dataa(\__controller|Selector24~0_combout ),
	.datab(\__controller|StateID [5]),
	.datac(vcc),
	.datad(\__controller|Selector16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\proc_rst~combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|T1write~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|T1write .lut_mask = "d1f0";
defparam \__controller|T1write .operation_mode = "normal";
defparam \__controller|T1write .output_mode = "reg_only";
defparam \__controller|T1write .register_cascade_mode = "off";
defparam \__controller|T1write .sum_lutc_input = "qfbk";
defparam \__controller|T1write .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxv_lcell \__datapath|__T1|out[4] (
// Equation(s):
// \__datapath|__T1|out [4] = DFFEAS((((!\__controller|T1write~regout  & \__datapath|__alu|__add|Add0~7_combout ))), !GLOBAL(\clk~combout ), VCC, , \__datapath|__T1|out[15]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__controller|T1write~regout ),
	.datad(\__datapath|__alu|__add|Add0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__datapath|__T1|out[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__datapath|__T1|out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__T1|out[4] .lut_mask = "0f00";
defparam \__datapath|__T1|out[4] .operation_mode = "normal";
defparam \__datapath|__T1|out[4] .output_mode = "reg_only";
defparam \__datapath|__T1|out[4] .register_cascade_mode = "off";
defparam \__datapath|__T1|out[4] .sum_lutc_input = "datac";
defparam \__datapath|__T1|out[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxv_lcell \__datapath|__Mux9_memDataIn|out[13]~2 (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[13]~2_combout  = (\__datapath|__Mux5_RF_read2|Mux0~0  & (((\__datapath|__RF|__mux2|Mux2~1 )))) # (!\__datapath|__Mux5_RF_read2|Mux0~0  & (\__datapath|__RF|__mux2|Mux2~3 ))

	.clk(gnd),
	.dataa(\__datapath|__RF|__mux2|Mux2~3 ),
	.datab(\__datapath|__Mux5_RF_read2|Mux0~0 ),
	.datac(vcc),
	.datad(\__datapath|__RF|__mux2|Mux2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[13]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__datapath|__Mux9_memDataIn|out[13]~2 .lut_mask = "ee22";
defparam \__datapath|__Mux9_memDataIn|out[13]~2 .operation_mode = "normal";
defparam \__datapath|__Mux9_memDataIn|out[13]~2 .output_mode = "comb_only";
defparam \__datapath|__Mux9_memDataIn|out[13]~2 .register_cascade_mode = "off";
defparam \__datapath|__Mux9_memDataIn|out[13]~2 .sum_lutc_input = "datac";
defparam \__datapath|__Mux9_memDataIn|out[13]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxv_lcell \__mem|mem[17][13] (
// Equation(s):
// \__datapath|__Mux9_memDataIn|out[13]~3  = ((\__controller|Mux9_memDataIn~regout  & ((\__datapath|__Mux9_memDataIn|out[13]~2_combout ))) # (!\__controller|Mux9_memDataIn~regout  & (\__datapath|__RF|__mux1|Mux2~4_combout )))
// \__mem|mem[17][13]~regout  = DFFEAS(\__datapath|__Mux9_memDataIn|out[13]~3 , !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~13_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__controller|Mux9_memDataIn~regout ),
	.datac(\__datapath|__RF|__mux1|Mux2~4_combout ),
	.datad(\__datapath|__Mux9_memDataIn|out[13]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.regout(\__mem|mem[17][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[17][13] .lut_mask = "fc30";
defparam \__mem|mem[17][13] .operation_mode = "normal";
defparam \__mem|mem[17][13] .output_mode = "reg_and_comb";
defparam \__mem|mem[17][13] .register_cascade_mode = "off";
defparam \__mem|mem[17][13] .sum_lutc_input = "datac";
defparam \__mem|mem[17][13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N4
maxv_lcell \__mem|mem[19][13] (
// Equation(s):
// \__mem|mem[19][13]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~29_combout , \__datapath|__Mux9_memDataIn|out[13]~3 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~29_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[19][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[19][13] .lut_mask = "0000";
defparam \__mem|mem[19][13] .operation_mode = "normal";
defparam \__mem|mem[19][13] .output_mode = "reg_only";
defparam \__mem|mem[19][13] .register_cascade_mode = "off";
defparam \__mem|mem[19][13] .sum_lutc_input = "datac";
defparam \__mem|mem[19][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N3
maxv_lcell \__mem|mem[27][13] (
// Equation(s):
// \__mem|Mux2~7  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((D1_mem[27][13]))) # (!\__datapath|__T1|out [3] & (\__mem|mem[19][13]~regout ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[19][13]~regout ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~25_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~7 ),
	.regout(\__mem|mem[27][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[27][13] .lut_mask = "fc22";
defparam \__mem|mem[27][13] .operation_mode = "normal";
defparam \__mem|mem[27][13] .output_mode = "comb_only";
defparam \__mem|mem[27][13] .register_cascade_mode = "off";
defparam \__mem|mem[27][13] .sum_lutc_input = "qfbk";
defparam \__mem|mem[27][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxv_lcell \__mem|mem[31][13] (
// Equation(s):
// \__mem|mem[31][13]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~31_combout , \__datapath|__Mux9_memDataIn|out[13]~3 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[31][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[31][13] .lut_mask = "0000";
defparam \__mem|mem[31][13] .operation_mode = "normal";
defparam \__mem|mem[31][13] .output_mode = "reg_only";
defparam \__mem|mem[31][13] .register_cascade_mode = "off";
defparam \__mem|mem[31][13] .sum_lutc_input = "datac";
defparam \__mem|mem[31][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N1
maxv_lcell \__mem|mem[23][13] (
// Equation(s):
// \__mem|Mux2~8  = (\__datapath|__T1|out [2] & ((\__mem|Mux2~7  & ((\__mem|mem[31][13]~regout ))) # (!\__mem|Mux2~7  & (D1_mem[23][13])))) # (!\__datapath|__T1|out [2] & (\__mem|Mux2~7 ))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|Mux2~7 ),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(\__mem|mem[31][13]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~27_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~8 ),
	.regout(\__mem|mem[23][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[23][13] .lut_mask = "ec64";
defparam \__mem|mem[23][13] .operation_mode = "normal";
defparam \__mem|mem[23][13] .output_mode = "comb_only";
defparam \__mem|mem[23][13] .register_cascade_mode = "off";
defparam \__mem|mem[23][13] .sum_lutc_input = "qfbk";
defparam \__mem|mem[23][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N1
maxv_lcell \__mem|mem[28][13] (
// Equation(s):
// \__mem|mem[28][13]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~23_combout , \__datapath|__Mux9_memDataIn|out[13]~3 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~23_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[28][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[28][13] .lut_mask = "0000";
defparam \__mem|mem[28][13] .operation_mode = "normal";
defparam \__mem|mem[28][13] .output_mode = "reg_only";
defparam \__mem|mem[28][13] .register_cascade_mode = "off";
defparam \__mem|mem[28][13] .sum_lutc_input = "datac";
defparam \__mem|mem[28][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N9
maxv_lcell \__mem|mem[16][13] (
// Equation(s):
// \__mem|mem[16][13]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~21_combout , \__datapath|__Mux9_memDataIn|out[13]~3 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[16][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[16][13] .lut_mask = "0000";
defparam \__mem|mem[16][13] .operation_mode = "normal";
defparam \__mem|mem[16][13] .output_mode = "reg_only";
defparam \__mem|mem[16][13] .register_cascade_mode = "off";
defparam \__mem|mem[16][13] .sum_lutc_input = "datac";
defparam \__mem|mem[16][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N3
maxv_lcell \__mem|mem[20][13] (
// Equation(s):
// \__mem|Mux2~4  = (\__datapath|__T1|out [3] & (\__datapath|__T1|out [2])) # (!\__datapath|__T1|out [3] & ((\__datapath|__T1|out [2] & (D1_mem[20][13])) # (!\__datapath|__T1|out [2] & ((\__mem|mem[16][13]~regout )))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(\__mem|mem[16][13]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~4 ),
	.regout(\__mem|mem[20][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[20][13] .lut_mask = "d9c8";
defparam \__mem|mem[20][13] .operation_mode = "normal";
defparam \__mem|mem[20][13] .output_mode = "comb_only";
defparam \__mem|mem[20][13] .register_cascade_mode = "off";
defparam \__mem|mem[20][13] .sum_lutc_input = "qfbk";
defparam \__mem|mem[20][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N6
maxv_lcell \__mem|mem[24][13] (
// Equation(s):
// \__mem|Mux2~5  = (\__datapath|__T1|out [3] & ((\__mem|Mux2~4  & (\__mem|mem[28][13]~regout )) # (!\__mem|Mux2~4  & ((D1_mem[24][13]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux2~4 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[28][13]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(\__mem|Mux2~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~5 ),
	.regout(\__mem|mem[24][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[24][13] .lut_mask = "dda0";
defparam \__mem|mem[24][13] .operation_mode = "normal";
defparam \__mem|mem[24][13] .output_mode = "comb_only";
defparam \__mem|mem[24][13] .register_cascade_mode = "off";
defparam \__mem|mem[24][13] .sum_lutc_input = "qfbk";
defparam \__mem|mem[24][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N8
maxv_lcell \__mem|mem[30][13] (
// Equation(s):
// \__mem|mem[30][13]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[13]~3 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~7_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[30][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[30][13] .lut_mask = "ff00";
defparam \__mem|mem[30][13] .operation_mode = "normal";
defparam \__mem|mem[30][13] .output_mode = "reg_only";
defparam \__mem|mem[30][13] .register_cascade_mode = "off";
defparam \__mem|mem[30][13] .sum_lutc_input = "datac";
defparam \__mem|mem[30][13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N7
maxv_lcell \__mem|mem[18][13] (
// Equation(s):
// \__mem|mem[18][13]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~5_combout , \__datapath|__Mux9_memDataIn|out[13]~3 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[18][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[18][13] .lut_mask = "0000";
defparam \__mem|mem[18][13] .operation_mode = "normal";
defparam \__mem|mem[18][13] .output_mode = "reg_only";
defparam \__mem|mem[18][13] .register_cascade_mode = "off";
defparam \__mem|mem[18][13] .sum_lutc_input = "datac";
defparam \__mem|mem[18][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxv_lcell \__mem|mem[22][13] (
// Equation(s):
// \__mem|Mux2~2  = (\__datapath|__T1|out [2] & (((D1_mem[22][13]) # (\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & (\__mem|mem[18][13]~regout  & ((!\__datapath|__T1|out [3]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [2]),
	.datab(\__mem|mem[18][13]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~2 ),
	.regout(\__mem|mem[22][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[22][13] .lut_mask = "aae4";
defparam \__mem|mem[22][13] .operation_mode = "normal";
defparam \__mem|mem[22][13] .output_mode = "comb_only";
defparam \__mem|mem[22][13] .register_cascade_mode = "off";
defparam \__mem|mem[22][13] .sum_lutc_input = "qfbk";
defparam \__mem|mem[22][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N3
maxv_lcell \__mem|mem[26][13] (
// Equation(s):
// \__mem|Mux2~3  = (\__datapath|__T1|out [3] & ((\__mem|Mux2~2  & (\__mem|mem[30][13]~regout )) # (!\__mem|Mux2~2  & ((D1_mem[26][13]))))) # (!\__datapath|__T1|out [3] & (((\__mem|Mux2~2 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[30][13]~regout ),
	.datab(\__datapath|__T1|out [3]),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(\__mem|Mux2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~3 ),
	.regout(\__mem|mem[26][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[26][13] .lut_mask = "bbc0";
defparam \__mem|mem[26][13] .operation_mode = "normal";
defparam \__mem|mem[26][13] .output_mode = "comb_only";
defparam \__mem|mem[26][13] .register_cascade_mode = "off";
defparam \__mem|mem[26][13] .sum_lutc_input = "qfbk";
defparam \__mem|mem[26][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxv_lcell \__mem|Mux2~6 (
// Equation(s):
// \__mem|Mux2~6_combout  = (\__datapath|__T1|out [0] & (((\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1] & ((\__mem|Mux2~3 ))) # (!\__datapath|__T1|out [1] & (\__mem|Mux2~5 ))))

	.clk(gnd),
	.dataa(\__mem|Mux2~5 ),
	.datab(\__mem|Mux2~3 ),
	.datac(\__datapath|__T1|out [0]),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux2~6 .lut_mask = "fc0a";
defparam \__mem|Mux2~6 .operation_mode = "normal";
defparam \__mem|Mux2~6 .output_mode = "comb_only";
defparam \__mem|Mux2~6 .register_cascade_mode = "off";
defparam \__mem|Mux2~6 .sum_lutc_input = "datac";
defparam \__mem|Mux2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxv_lcell \__mem|mem[25][13] (
// Equation(s):
// \__mem|Mux2~0  = (\__datapath|__T1|out [3] & (((D1_mem[25][13]) # (\__datapath|__T1|out [2])))) # (!\__datapath|__T1|out [3] & (\__mem|mem[17][13]~regout  & ((!\__datapath|__T1|out [2]))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [3]),
	.datab(\__mem|mem[17][13]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(\__datapath|__T1|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~0 ),
	.regout(\__mem|mem[25][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[25][13] .lut_mask = "aae4";
defparam \__mem|mem[25][13] .operation_mode = "normal";
defparam \__mem|mem[25][13] .output_mode = "comb_only";
defparam \__mem|mem[25][13] .register_cascade_mode = "off";
defparam \__mem|mem[25][13] .sum_lutc_input = "qfbk";
defparam \__mem|mem[25][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxv_lcell \__mem|mem[29][13] (
// Equation(s):
// \__mem|mem[29][13]~regout  = DFFEAS((((\__datapath|__Mux9_memDataIn|out[13]~3 ))), !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~15_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|Decoder0~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[29][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[29][13] .lut_mask = "ff00";
defparam \__mem|mem[29][13] .operation_mode = "normal";
defparam \__mem|mem[29][13] .output_mode = "reg_only";
defparam \__mem|mem[29][13] .register_cascade_mode = "off";
defparam \__mem|mem[29][13] .sum_lutc_input = "datac";
defparam \__mem|mem[29][13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxv_lcell \__mem|mem[21][13] (
// Equation(s):
// \__mem|Mux2~1  = (\__mem|Mux2~0  & (((\__mem|mem[29][13]~regout )) # (!\__datapath|__T1|out [2]))) # (!\__mem|Mux2~0  & (\__datapath|__T1|out [2] & (D1_mem[21][13])))

	.clk(!\clk~combout ),
	.dataa(\__mem|Mux2~0 ),
	.datab(\__datapath|__T1|out [2]),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(\__mem|mem[29][13]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~1 ),
	.regout(\__mem|mem[21][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[21][13] .lut_mask = "ea62";
defparam \__mem|mem[21][13] .operation_mode = "normal";
defparam \__mem|mem[21][13] .output_mode = "comb_only";
defparam \__mem|mem[21][13] .register_cascade_mode = "off";
defparam \__mem|mem[21][13] .sum_lutc_input = "qfbk";
defparam \__mem|mem[21][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxv_lcell \__mem|Mux2~9 (
// Equation(s):
// \__mem|Mux2~9_combout  = (\__datapath|__T1|out [0] & ((\__mem|Mux2~6_combout  & (\__mem|Mux2~8 )) # (!\__mem|Mux2~6_combout  & ((\__mem|Mux2~1 ))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux2~6_combout ))))

	.clk(gnd),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|Mux2~8 ),
	.datac(\__mem|Mux2~6_combout ),
	.datad(\__mem|Mux2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux2~9 .lut_mask = "dad0";
defparam \__mem|Mux2~9 .operation_mode = "normal";
defparam \__mem|Mux2~9 .output_mode = "comb_only";
defparam \__mem|Mux2~9 .register_cascade_mode = "off";
defparam \__mem|Mux2~9 .sum_lutc_input = "datac";
defparam \__mem|Mux2~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxv_lcell \__mem|mem[7][13] (
// Equation(s):
// \__mem|mem[7][13]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~39_combout , \__datapath|__Mux9_memDataIn|out[13]~3 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[7][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[7][13] .lut_mask = "0000";
defparam \__mem|mem[7][13] .operation_mode = "normal";
defparam \__mem|mem[7][13] .output_mode = "reg_only";
defparam \__mem|mem[7][13] .register_cascade_mode = "off";
defparam \__mem|mem[7][13] .sum_lutc_input = "datac";
defparam \__mem|mem[7][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxv_lcell \__mem|mem[4][13] (
// Equation(s):
// \__mem|mem[4][13]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~38_combout , \__datapath|__Mux9_memDataIn|out[13]~3 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[4][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[4][13] .lut_mask = "0000";
defparam \__mem|mem[4][13] .operation_mode = "normal";
defparam \__mem|mem[4][13] .output_mode = "reg_only";
defparam \__mem|mem[4][13] .register_cascade_mode = "off";
defparam \__mem|mem[4][13] .sum_lutc_input = "datac";
defparam \__mem|mem[4][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N2
maxv_lcell \__mem|mem[5][13] (
// Equation(s):
// \__mem|Mux2~10  = (\__datapath|__T1|out [1] & (\__datapath|__T1|out [0])) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & (D1_mem[5][13])) # (!\__datapath|__T1|out [0] & ((\__mem|mem[4][13]~regout )))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(\__mem|mem[4][13]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~10 ),
	.regout(\__mem|mem[5][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[5][13] .lut_mask = "d9c8";
defparam \__mem|mem[5][13] .operation_mode = "normal";
defparam \__mem|mem[5][13] .output_mode = "comb_only";
defparam \__mem|mem[5][13] .register_cascade_mode = "off";
defparam \__mem|mem[5][13] .sum_lutc_input = "qfbk";
defparam \__mem|mem[5][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxv_lcell \__mem|mem[6][13] (
// Equation(s):
// \__mem|Mux2~11  = (\__datapath|__T1|out [1] & ((\__mem|Mux2~10  & (\__mem|mem[7][13]~regout )) # (!\__mem|Mux2~10  & ((D1_mem[6][13]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux2~10 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[7][13]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(\__mem|Mux2~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~11 ),
	.regout(\__mem|mem[6][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[6][13] .lut_mask = "bbc0";
defparam \__mem|mem[6][13] .operation_mode = "normal";
defparam \__mem|mem[6][13] .output_mode = "comb_only";
defparam \__mem|mem[6][13] .register_cascade_mode = "off";
defparam \__mem|mem[6][13] .sum_lutc_input = "qfbk";
defparam \__mem|mem[6][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N9
maxv_lcell \__mem|mem[15][13] (
// Equation(s):
// \__mem|mem[15][13]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~44_combout , \__datapath|__Mux9_memDataIn|out[13]~3 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[15][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[15][13] .lut_mask = "0000";
defparam \__mem|mem[15][13] .operation_mode = "normal";
defparam \__mem|mem[15][13] .output_mode = "reg_only";
defparam \__mem|mem[15][13] .register_cascade_mode = "off";
defparam \__mem|mem[15][13] .sum_lutc_input = "datac";
defparam \__mem|mem[15][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N3
maxv_lcell \__mem|mem[12][13] (
// Equation(s):
// \__mem|mem[12][13]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~43_combout , \__datapath|__Mux9_memDataIn|out[13]~3 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[12][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[12][13] .lut_mask = "0000";
defparam \__mem|mem[12][13] .operation_mode = "normal";
defparam \__mem|mem[12][13] .output_mode = "reg_only";
defparam \__mem|mem[12][13] .register_cascade_mode = "off";
defparam \__mem|mem[12][13] .sum_lutc_input = "datac";
defparam \__mem|mem[12][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N7
maxv_lcell \__mem|mem[13][13] (
// Equation(s):
// \__mem|Mux2~17  = (\__datapath|__T1|out [1] & (\__datapath|__T1|out [0])) # (!\__datapath|__T1|out [1] & ((\__datapath|__T1|out [0] & (D1_mem[13][13])) # (!\__datapath|__T1|out [0] & ((\__mem|mem[12][13]~regout )))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(\__mem|mem[12][13]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~17 ),
	.regout(\__mem|mem[13][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[13][13] .lut_mask = "d9c8";
defparam \__mem|mem[13][13] .operation_mode = "normal";
defparam \__mem|mem[13][13] .output_mode = "comb_only";
defparam \__mem|mem[13][13] .register_cascade_mode = "off";
defparam \__mem|mem[13][13] .sum_lutc_input = "qfbk";
defparam \__mem|mem[13][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N0
maxv_lcell \__mem|mem[14][13] (
// Equation(s):
// \__mem|Mux2~18  = (\__datapath|__T1|out [1] & ((\__mem|Mux2~17  & (\__mem|mem[15][13]~regout )) # (!\__mem|Mux2~17  & ((D1_mem[14][13]))))) # (!\__datapath|__T1|out [1] & (((\__mem|Mux2~17 ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [1]),
	.datab(\__mem|mem[15][13]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(\__mem|Mux2~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~18 ),
	.regout(\__mem|mem[14][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[14][13] .lut_mask = "dda0";
defparam \__mem|mem[14][13] .operation_mode = "normal";
defparam \__mem|mem[14][13] .output_mode = "comb_only";
defparam \__mem|mem[14][13] .register_cascade_mode = "off";
defparam \__mem|mem[14][13] .sum_lutc_input = "qfbk";
defparam \__mem|mem[14][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N0
maxv_lcell \__mem|mem[1][13] (
// Equation(s):
// \__mem|mem[1][13]~regout  = DFFEAS(((\__datapath|__T1|out [4]) # ((\__datapath|__Mux9_memDataIn|out[13]~3 ))) # (!\__mem|Decoder0~12_combout ), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[1][4]~3_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~12_combout ),
	.datab(\__datapath|__T1|out [4]),
	.datac(vcc),
	.datad(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[1][4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[1][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[1][13] .lut_mask = "ffdd";
defparam \__mem|mem[1][13] .operation_mode = "normal";
defparam \__mem|mem[1][13] .output_mode = "reg_only";
defparam \__mem|mem[1][13] .register_cascade_mode = "off";
defparam \__mem|mem[1][13] .sum_lutc_input = "datac";
defparam \__mem|mem[1][13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N8
maxv_lcell \__mem|mem[2][13] (
// Equation(s):
// \__mem|mem[2][13]~regout  = DFFEAS((\__mem|Decoder0~4_combout  & (\__datapath|__Mux9_memDataIn|out[13]~3  & (!\__datapath|__T1|out [4]))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[2][1]~1_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__mem|Decoder0~4_combout ),
	.datab(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datac(\__datapath|__T1|out [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[2][1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[2][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[2][13] .lut_mask = "0808";
defparam \__mem|mem[2][13] .operation_mode = "normal";
defparam \__mem|mem[2][13] .output_mode = "reg_only";
defparam \__mem|mem[2][13] .register_cascade_mode = "off";
defparam \__mem|mem[2][13] .sum_lutc_input = "datac";
defparam \__mem|mem[2][13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N7
maxv_lcell \__mem|mem[0][13] (
// Equation(s):
// \__mem|mem[0][13]~regout  = DFFEAS((!\__datapath|__T1|out [4] & (\__datapath|__Mux9_memDataIn|out[13]~3  & (\__mem|Decoder0~20_combout ))), !GLOBAL(\clk~combout ), VCC, , \__mem|mem[0][2]~5_combout , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datac(\__mem|Decoder0~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\__mem|mem[0][2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[0][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[0][13] .lut_mask = "4040";
defparam \__mem|mem[0][13] .operation_mode = "normal";
defparam \__mem|mem[0][13] .output_mode = "reg_only";
defparam \__mem|mem[0][13] .register_cascade_mode = "off";
defparam \__mem|mem[0][13] .sum_lutc_input = "datac";
defparam \__mem|mem[0][13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N1
maxv_lcell \__mem|Mux2~14 (
// Equation(s):
// \__mem|Mux2~14_combout  = (\__datapath|__T1|out [0] & (((\__datapath|__T1|out [1])))) # (!\__datapath|__T1|out [0] & ((\__datapath|__T1|out [1] & (\__mem|mem[2][13]~regout )) # (!\__datapath|__T1|out [1] & ((\__mem|mem[0][13]~regout )))))

	.clk(gnd),
	.dataa(\__mem|mem[2][13]~regout ),
	.datab(\__mem|mem[0][13]~regout ),
	.datac(\__datapath|__T1|out [0]),
	.datad(\__datapath|__T1|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux2~14 .lut_mask = "fa0c";
defparam \__mem|Mux2~14 .operation_mode = "normal";
defparam \__mem|Mux2~14 .output_mode = "comb_only";
defparam \__mem|Mux2~14 .register_cascade_mode = "off";
defparam \__mem|Mux2~14 .sum_lutc_input = "datac";
defparam \__mem|Mux2~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N3
maxv_lcell \__mem|mem[3][13] (
// Equation(s):
// \__mem|Mux2~15  = (\__datapath|__T1|out [0] & ((\__mem|Mux2~14_combout  & ((D1_mem[3][13]))) # (!\__mem|Mux2~14_combout  & (\__mem|mem[1][13]~regout )))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux2~14_combout ))))

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [0]),
	.datab(\__mem|mem[1][13]~regout ),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(\__mem|Mux2~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~15 ),
	.regout(\__mem|mem[3][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[3][13] .lut_mask = "f588";
defparam \__mem|mem[3][13] .operation_mode = "normal";
defparam \__mem|mem[3][13] .output_mode = "comb_only";
defparam \__mem|mem[3][13] .register_cascade_mode = "off";
defparam \__mem|mem[3][13] .sum_lutc_input = "qfbk";
defparam \__mem|mem[3][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N3
maxv_lcell \__mem|mem[11][13] (
// Equation(s):
// \__mem|mem[11][13]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~35_combout , \__datapath|__Mux9_memDataIn|out[13]~3 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[11][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[11][13] .lut_mask = "0000";
defparam \__mem|mem[11][13] .operation_mode = "normal";
defparam \__mem|mem[11][13] .output_mode = "reg_only";
defparam \__mem|mem[11][13] .register_cascade_mode = "off";
defparam \__mem|mem[11][13] .sum_lutc_input = "datac";
defparam \__mem|mem[11][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N4
maxv_lcell \__mem|mem[8][13] (
// Equation(s):
// \__mem|mem[8][13]~regout  = DFFEAS(GND, !GLOBAL(\clk~combout ), VCC, , \__mem|Decoder0~34_combout , \__datapath|__Mux9_memDataIn|out[13]~3 , , , VCC)

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|mem[8][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[8][13] .lut_mask = "0000";
defparam \__mem|mem[8][13] .operation_mode = "normal";
defparam \__mem|mem[8][13] .output_mode = "reg_only";
defparam \__mem|mem[8][13] .register_cascade_mode = "off";
defparam \__mem|mem[8][13] .sum_lutc_input = "datac";
defparam \__mem|mem[8][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxv_lcell \__mem|mem[10][13] (
// Equation(s):
// \__mem|Mux2~12  = (\__datapath|__T1|out [1] & (((D1_mem[10][13]) # (\__datapath|__T1|out [0])))) # (!\__datapath|__T1|out [1] & (\__mem|mem[8][13]~regout  & ((!\__datapath|__T1|out [0]))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[8][13]~regout ),
	.datab(\__datapath|__T1|out [1]),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(\__datapath|__T1|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~12 ),
	.regout(\__mem|mem[10][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[10][13] .lut_mask = "cce2";
defparam \__mem|mem[10][13] .operation_mode = "normal";
defparam \__mem|mem[10][13] .output_mode = "comb_only";
defparam \__mem|mem[10][13] .register_cascade_mode = "off";
defparam \__mem|mem[10][13] .sum_lutc_input = "qfbk";
defparam \__mem|mem[10][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N1
maxv_lcell \__mem|mem[9][13] (
// Equation(s):
// \__mem|Mux2~13  = (\__datapath|__T1|out [0] & ((\__mem|Mux2~12  & (\__mem|mem[11][13]~regout )) # (!\__mem|Mux2~12  & ((D1_mem[9][13]))))) # (!\__datapath|__T1|out [0] & (((\__mem|Mux2~12 ))))

	.clk(!\clk~combout ),
	.dataa(\__mem|mem[11][13]~regout ),
	.datab(\__datapath|__T1|out [0]),
	.datac(\__datapath|__Mux9_memDataIn|out[13]~3 ),
	.datad(\__mem|Mux2~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\__mem|Decoder0~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~13 ),
	.regout(\__mem|mem[9][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|mem[9][13] .lut_mask = "bbc0";
defparam \__mem|mem[9][13] .operation_mode = "normal";
defparam \__mem|mem[9][13] .output_mode = "comb_only";
defparam \__mem|mem[9][13] .register_cascade_mode = "off";
defparam \__mem|mem[9][13] .sum_lutc_input = "qfbk";
defparam \__mem|mem[9][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N8
maxv_lcell \__mem|Mux2~16 (
// Equation(s):
// \__mem|Mux2~16_combout  = (\__datapath|__T1|out [2] & (((\__datapath|__T1|out [3])))) # (!\__datapath|__T1|out [2] & ((\__datapath|__T1|out [3] & ((\__mem|Mux2~13 ))) # (!\__datapath|__T1|out [3] & (\__mem|Mux2~15 ))))

	.clk(gnd),
	.dataa(\__mem|Mux2~15 ),
	.datab(\__mem|Mux2~13 ),
	.datac(\__datapath|__T1|out [2]),
	.datad(\__datapath|__T1|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux2~16 .lut_mask = "fc0a";
defparam \__mem|Mux2~16 .operation_mode = "normal";
defparam \__mem|Mux2~16 .output_mode = "comb_only";
defparam \__mem|Mux2~16 .register_cascade_mode = "off";
defparam \__mem|Mux2~16 .sum_lutc_input = "datac";
defparam \__mem|Mux2~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxv_lcell \__mem|Mux2~19 (
// Equation(s):
// \__mem|Mux2~19_combout  = (\__datapath|__T1|out [2] & ((\__mem|Mux2~16_combout  & ((\__mem|Mux2~18 ))) # (!\__mem|Mux2~16_combout  & (\__mem|Mux2~11 )))) # (!\__datapath|__T1|out [2] & (((\__mem|Mux2~16_combout ))))

	.clk(gnd),
	.dataa(\__mem|Mux2~11 ),
	.datab(\__mem|Mux2~18 ),
	.datac(\__datapath|__T1|out [2]),
	.datad(\__mem|Mux2~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__mem|Mux2~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|Mux2~19 .lut_mask = "cfa0";
defparam \__mem|Mux2~19 .operation_mode = "normal";
defparam \__mem|Mux2~19 .output_mode = "comb_only";
defparam \__mem|Mux2~19 .register_cascade_mode = "off";
defparam \__mem|Mux2~19 .sum_lutc_input = "datac";
defparam \__mem|Mux2~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxv_lcell \__mem|out[13] (
// Equation(s):
// \__mem|out [13] = DFFEAS((\__datapath|__T1|out [4] & (((\__mem|Mux2~9_combout )))) # (!\__datapath|__T1|out [4] & (((\__mem|Mux2~19_combout )))), !GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(\__datapath|__T1|out [4]),
	.datab(vcc),
	.datac(\__mem|Mux2~9_combout ),
	.datad(\__mem|Mux2~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__mem|out [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__mem|out[13] .lut_mask = "f5a0";
defparam \__mem|out[13] .operation_mode = "normal";
defparam \__mem|out[13] .output_mode = "reg_only";
defparam \__mem|out[13] .register_cascade_mode = "off";
defparam \__mem|out[13] .sum_lutc_input = "datac";
defparam \__mem|out[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N0
maxv_lcell \__controller|Mux0~0 (
// Equation(s):
// \__controller|Mux0~0_combout  = (\__datapath|__IR|out [15] & ((\__datapath|__IR|out [13]) # ((\__datapath|__IR|out [14] & \__datapath|__IR|out [12])))) # (!\__datapath|__IR|out [15] & (\__datapath|__IR|out [13] & (\__datapath|__IR|out [14] & 
// \__datapath|__IR|out [12])))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [15]),
	.datab(\__datapath|__IR|out [13]),
	.datac(\__datapath|__IR|out [14]),
	.datad(\__datapath|__IR|out [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux0~0 .lut_mask = "e888";
defparam \__controller|Mux0~0 .operation_mode = "normal";
defparam \__controller|Mux0~0 .output_mode = "comb_only";
defparam \__controller|Mux0~0 .register_cascade_mode = "off";
defparam \__controller|Mux0~0 .sum_lutc_input = "datac";
defparam \__controller|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N3
maxv_lcell \__controller|Mux6~0 (
// Equation(s):
// \__controller|Mux6~0_combout  = ((\__controller|StateID [0] & (\__controller|StateID [1] & \__controller|StateID [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\__controller|StateID [0]),
	.datac(\__controller|StateID [1]),
	.datad(\__controller|StateID [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux6~0 .lut_mask = "c000";
defparam \__controller|Mux6~0 .operation_mode = "normal";
defparam \__controller|Mux6~0 .output_mode = "comb_only";
defparam \__controller|Mux6~0 .register_cascade_mode = "off";
defparam \__controller|Mux6~0 .sum_lutc_input = "datac";
defparam \__controller|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N5
maxv_lcell \__controller|Mux6~1 (
// Equation(s):
// \__controller|Mux6~1_combout  = (\__controller|Selector5~0_combout  & (\__controller|Mux6~0_combout  & ((\__controller|Mux0~0_combout ) # (!\__controller|StateID [5]))))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|Mux0~0_combout ),
	.datac(\__controller|Selector5~0_combout ),
	.datad(\__controller|Mux6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux6~1 .lut_mask = "d000";
defparam \__controller|Mux6~1 .operation_mode = "normal";
defparam \__controller|Mux6~1 .output_mode = "comb_only";
defparam \__controller|Mux6~1 .register_cascade_mode = "off";
defparam \__controller|Mux6~1 .sum_lutc_input = "datac";
defparam \__controller|Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxv_lcell \__controller|Equal4~0 (
// Equation(s):
// \__controller|Equal4~0_combout  = (((!\__controller|counter [2]) # (!\__controller|counter [0]))) # (!\__controller|counter [1])

	.clk(gnd),
	.dataa(\__controller|counter [1]),
	.datab(vcc),
	.datac(\__controller|counter [0]),
	.datad(\__controller|counter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Equal4~0 .lut_mask = "5fff";
defparam \__controller|Equal4~0 .operation_mode = "normal";
defparam \__controller|Equal4~0 .output_mode = "comb_only";
defparam \__controller|Equal4~0 .register_cascade_mode = "off";
defparam \__controller|Equal4~0 .sum_lutc_input = "datac";
defparam \__controller|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxv_lcell \__controller|Mux6~2 (
// Equation(s):
// \__controller|Mux6~2_combout  = (\__controller|StateID [2] & (\__controller|StateID [5] & ((\__controller|Equal4~0_combout ) # (!\__controller|StateID [0])))) # (!\__controller|StateID [2] & (((!\__controller|StateID [0]))))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|Equal4~0_combout ),
	.datac(\__controller|StateID [2]),
	.datad(\__controller|StateID [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux6~2 .lut_mask = "80af";
defparam \__controller|Mux6~2 .operation_mode = "normal";
defparam \__controller|Mux6~2 .output_mode = "comb_only";
defparam \__controller|Mux6~2 .register_cascade_mode = "off";
defparam \__controller|Mux6~2 .sum_lutc_input = "datac";
defparam \__controller|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxv_lcell \__controller|Mux6~3 (
// Equation(s):
// \__controller|Mux6~3_combout  = (\__controller|StateID [1] & (\__controller|StateID [5] & (!\__controller|StateID [2]))) # (!\__controller|StateID [1] & (((\__controller|Mux6~2_combout ))))

	.clk(gnd),
	.dataa(\__controller|StateID [1]),
	.datab(\__controller|StateID [5]),
	.datac(\__controller|StateID [2]),
	.datad(\__controller|Mux6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux6~3 .lut_mask = "5d08";
defparam \__controller|Mux6~3 .operation_mode = "normal";
defparam \__controller|Mux6~3 .output_mode = "comb_only";
defparam \__controller|Mux6~3 .register_cascade_mode = "off";
defparam \__controller|Mux6~3 .sum_lutc_input = "datac";
defparam \__controller|Mux6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxv_lcell \__controller|StateID[5] (
// Equation(s):
// \__controller|StateID [5] = DFFEAS((\__controller|Mux6~1_combout ) # ((!\__controller|StateID [3] & (!\__controller|StateID [4] & \__controller|Mux6~3_combout ))), !GLOBAL(\clk~combout ), VCC, , , , , !\proc_rst~combout , )

	.clk(!\clk~combout ),
	.dataa(\__controller|Mux6~1_combout ),
	.datab(\__controller|StateID [3]),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|Mux6~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\proc_rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|StateID [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|StateID[5] .lut_mask = "abaa";
defparam \__controller|StateID[5] .operation_mode = "normal";
defparam \__controller|StateID[5] .output_mode = "reg_only";
defparam \__controller|StateID[5] .register_cascade_mode = "off";
defparam \__controller|StateID[5] .sum_lutc_input = "datac";
defparam \__controller|StateID[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y9_N0
maxv_lcell \__controller|Mux11~14 (
// Equation(s):
// \__controller|Mux11~14_combout  = (\__controller|StateID [4] & (\__controller|StateID [5])) # (!\__controller|StateID [4] & (((\__controller|StateID [3]))))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|StateID [4]),
	.datac(vcc),
	.datad(\__controller|StateID [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~14 .lut_mask = "bb88";
defparam \__controller|Mux11~14 .operation_mode = "normal";
defparam \__controller|Mux11~14 .output_mode = "comb_only";
defparam \__controller|Mux11~14 .register_cascade_mode = "off";
defparam \__controller|Mux11~14 .sum_lutc_input = "datac";
defparam \__controller|Mux11~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N6
maxv_lcell \__controller|Mux11~16 (
// Equation(s):
// \__controller|Mux11~16_combout  = (\__controller|StateID [3] & (\__controller|Mux11~15_combout  & (!\__controller|StateID [5] & !\__controller|StateID [4]))) # (!\__controller|StateID [3] & (((!\__controller|StateID [4]) # (!\__controller|StateID [5]))))

	.clk(gnd),
	.dataa(\__controller|Mux11~15_combout ),
	.datab(\__controller|StateID [3]),
	.datac(\__controller|StateID [5]),
	.datad(\__controller|StateID [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~16 .lut_mask = "033b";
defparam \__controller|Mux11~16 .operation_mode = "normal";
defparam \__controller|Mux11~16 .output_mode = "comb_only";
defparam \__controller|Mux11~16 .register_cascade_mode = "off";
defparam \__controller|Mux11~16 .sum_lutc_input = "datac";
defparam \__controller|Mux11~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N4
maxv_lcell \__controller|Mux11~17 (
// Equation(s):
// \__controller|Mux11~17_combout  = (\__controller|StateID [0] & (((\__controller|StateID [1])))) # (!\__controller|StateID [0] & ((\__controller|StateID [1] & (!\__controller|Mux11~14_combout )) # (!\__controller|StateID [1] & 
// ((\__controller|Mux11~16_combout )))))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|Mux11~14_combout ),
	.datac(\__controller|Mux11~16_combout ),
	.datad(\__controller|StateID [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~17 .lut_mask = "bb50";
defparam \__controller|Mux11~17 .operation_mode = "normal";
defparam \__controller|Mux11~17 .output_mode = "comb_only";
defparam \__controller|Mux11~17 .register_cascade_mode = "off";
defparam \__controller|Mux11~17 .sum_lutc_input = "datac";
defparam \__controller|Mux11~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N9
maxv_lcell \__controller|Mux11~41 (
// Equation(s):
// \__controller|Mux11~41_combout  = (!\__controller|StateID [5] & (!\__controller|StateID [3] & ((\__controller|StateID [4]) # (\__controller|Equal2~0_combout ))))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|Equal2~0_combout ),
	.datad(\__controller|StateID [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~41 .lut_mask = "0054";
defparam \__controller|Mux11~41 .operation_mode = "normal";
defparam \__controller|Mux11~41 .output_mode = "comb_only";
defparam \__controller|Mux11~41 .register_cascade_mode = "off";
defparam \__controller|Mux11~41 .sum_lutc_input = "datac";
defparam \__controller|Mux11~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N7
maxv_lcell \__controller|Mux11~12 (
// Equation(s):
// \__controller|Mux11~12_combout  = (\__controller|StateID [5] & (((\__controller|Equal4~0_combout )))) # (!\__controller|StateID [5] & (\__datapath|__IR|out [1] $ (((\__datapath|__IR|out [0])))))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [1]),
	.datab(\__controller|StateID [5]),
	.datac(\__controller|Equal4~0_combout ),
	.datad(\__datapath|__IR|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~12 .lut_mask = "d1e2";
defparam \__controller|Mux11~12 .operation_mode = "normal";
defparam \__controller|Mux11~12 .output_mode = "comb_only";
defparam \__controller|Mux11~12 .register_cascade_mode = "off";
defparam \__controller|Mux11~12 .sum_lutc_input = "datac";
defparam \__controller|Mux11~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N1
maxv_lcell \__controller|Mux11~13 (
// Equation(s):
// \__controller|Mux11~13_combout  = (\__controller|StateID [4] & (!\__controller|StateID [5] & ((!\__controller|StateID [3])))) # (!\__controller|StateID [4] & (\__controller|StateID [5] $ (((\__controller|Mux11~12_combout ) # (\__controller|StateID 
// [3])))))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|Mux11~12_combout ),
	.datad(\__controller|StateID [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~13 .lut_mask = "1156";
defparam \__controller|Mux11~13 .operation_mode = "normal";
defparam \__controller|Mux11~13 .output_mode = "comb_only";
defparam \__controller|Mux11~13 .register_cascade_mode = "off";
defparam \__controller|Mux11~13 .sum_lutc_input = "datac";
defparam \__controller|Mux11~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N2
maxv_lcell \__controller|Mux11~18 (
// Equation(s):
// \__controller|Mux11~18_combout  = (\__controller|Mux11~17_combout  & ((\__controller|Mux11~41_combout ) # ((!\__controller|StateID [0])))) # (!\__controller|Mux11~17_combout  & (((\__controller|StateID [0] & \__controller|Mux11~13_combout ))))

	.clk(gnd),
	.dataa(\__controller|Mux11~17_combout ),
	.datab(\__controller|Mux11~41_combout ),
	.datac(\__controller|StateID [0]),
	.datad(\__controller|Mux11~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~18 .lut_mask = "da8a";
defparam \__controller|Mux11~18 .operation_mode = "normal";
defparam \__controller|Mux11~18 .output_mode = "comb_only";
defparam \__controller|Mux11~18 .register_cascade_mode = "off";
defparam \__controller|Mux11~18 .sum_lutc_input = "datac";
defparam \__controller|Mux11~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxv_lcell \__controller|Mux11~4 (
// Equation(s):
// \__controller|Mux11~4_combout  = (\__controller|StateID [3]) # ((\__controller|StateID [5] & ((\__controller|Equal4~0_combout ) # (\__controller|StateID [4]))) # (!\__controller|StateID [5] & ((!\__controller|StateID [4]))))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|StateID [3]),
	.datac(\__controller|Equal4~0_combout ),
	.datad(\__controller|StateID [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~4 .lut_mask = "eefd";
defparam \__controller|Mux11~4 .operation_mode = "normal";
defparam \__controller|Mux11~4 .output_mode = "comb_only";
defparam \__controller|Mux11~4 .register_cascade_mode = "off";
defparam \__controller|Mux11~4 .sum_lutc_input = "datac";
defparam \__controller|Mux11~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxv_lcell \__controller|Mux11~5 (
// Equation(s):
// \__controller|Mux11~5_combout  = \__controller|StateID [5] $ ((((\__controller|StateID [4]) # (\__controller|StateID [3]))))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(vcc),
	.datac(\__controller|StateID [4]),
	.datad(\__controller|StateID [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~5 .lut_mask = "555a";
defparam \__controller|Mux11~5 .operation_mode = "normal";
defparam \__controller|Mux11~5 .output_mode = "comb_only";
defparam \__controller|Mux11~5 .register_cascade_mode = "off";
defparam \__controller|Mux11~5 .sum_lutc_input = "datac";
defparam \__controller|Mux11~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxv_lcell \__controller|Mux11~6 (
// Equation(s):
// \__controller|Mux11~6_combout  = (\__controller|StateID [1] & (((\__controller|StateID [0]) # (!\__controller|StateID [5])))) # (!\__controller|StateID [1] & (\__controller|Mux11~5_combout  & ((!\__controller|StateID [0]))))

	.clk(gnd),
	.dataa(\__controller|StateID [1]),
	.datab(\__controller|Mux11~5_combout ),
	.datac(\__controller|StateID [5]),
	.datad(\__controller|StateID [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~6 .lut_mask = "aa4e";
defparam \__controller|Mux11~6 .operation_mode = "normal";
defparam \__controller|Mux11~6 .output_mode = "comb_only";
defparam \__controller|Mux11~6 .register_cascade_mode = "off";
defparam \__controller|Mux11~6 .sum_lutc_input = "datac";
defparam \__controller|Mux11~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N1
maxv_lcell \__controller|Mux5~0 (
// Equation(s):
// \__controller|Mux5~0_combout  = (\__datapath|__IR|out [15] & (!\__datapath|__IR|out [13] & (\__datapath|__IR|out [14] & !\__datapath|__IR|out [12]))) # (!\__datapath|__IR|out [15] & (\__datapath|__IR|out [13]))

	.clk(gnd),
	.dataa(\__datapath|__IR|out [15]),
	.datab(\__datapath|__IR|out [13]),
	.datac(\__datapath|__IR|out [14]),
	.datad(\__datapath|__IR|out [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux5~0 .lut_mask = "4464";
defparam \__controller|Mux5~0 .operation_mode = "normal";
defparam \__controller|Mux5~0 .output_mode = "comb_only";
defparam \__controller|Mux5~0 .register_cascade_mode = "off";
defparam \__controller|Mux5~0 .sum_lutc_input = "datac";
defparam \__controller|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxv_lcell \__controller|Mux11~7 (
// Equation(s):
// \__controller|Mux11~7_combout  = (\__controller|StateID [5] & (\__controller|StateID [4] & (\__controller|StateID [3] & !\__controller|Mux5~0_combout )))

	.clk(gnd),
	.dataa(\__controller|StateID [5]),
	.datab(\__controller|StateID [4]),
	.datac(\__controller|StateID [3]),
	.datad(\__controller|Mux5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~7 .lut_mask = "0080";
defparam \__controller|Mux11~7 .operation_mode = "normal";
defparam \__controller|Mux11~7 .output_mode = "comb_only";
defparam \__controller|Mux11~7 .register_cascade_mode = "off";
defparam \__controller|Mux11~7 .sum_lutc_input = "datac";
defparam \__controller|Mux11~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxv_lcell \__controller|Mux11~10 (
// Equation(s):
// \__controller|Mux11~10_combout  = (\__controller|Mux11~7_combout ) # ((\__controller|Mux11~8_combout ) # ((\__controller|Mux11~9_combout  & !\__datapath|__alu|Equal0~10_combout )))

	.clk(gnd),
	.dataa(\__controller|Mux11~9_combout ),
	.datab(\__controller|Mux11~7_combout ),
	.datac(\__controller|Mux11~8_combout ),
	.datad(\__datapath|__alu|Equal0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~10 .lut_mask = "fcfe";
defparam \__controller|Mux11~10 .operation_mode = "normal";
defparam \__controller|Mux11~10 .output_mode = "comb_only";
defparam \__controller|Mux11~10 .register_cascade_mode = "off";
defparam \__controller|Mux11~10 .sum_lutc_input = "datac";
defparam \__controller|Mux11~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxv_lcell \__controller|Mux11~11 (
// Equation(s):
// \__controller|Mux11~11_combout  = (\__controller|StateID [0] & ((\__controller|Mux11~6_combout  & ((\__controller|Mux11~10_combout ))) # (!\__controller|Mux11~6_combout  & (!\__controller|Mux11~4_combout )))) # (!\__controller|StateID [0] & 
// (((\__controller|Mux11~6_combout ))))

	.clk(gnd),
	.dataa(\__controller|StateID [0]),
	.datab(\__controller|Mux11~4_combout ),
	.datac(\__controller|Mux11~6_combout ),
	.datad(\__controller|Mux11~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\__controller|Mux11~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|Mux11~11 .lut_mask = "f252";
defparam \__controller|Mux11~11 .operation_mode = "normal";
defparam \__controller|Mux11~11 .output_mode = "comb_only";
defparam \__controller|Mux11~11 .register_cascade_mode = "off";
defparam \__controller|Mux11~11 .sum_lutc_input = "datac";
defparam \__controller|Mux11~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxv_lcell \__controller|StateID[0] (
// Equation(s):
// \__controller|StateID [0] = DFFEAS(((\__controller|StateID [2] & ((\__controller|Mux11~11_combout ))) # (!\__controller|StateID [2] & (\__controller|Mux11~18_combout ))), !GLOBAL(\clk~combout ), VCC, , , , , !\proc_rst~combout , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(\__controller|Mux11~18_combout ),
	.datac(\__controller|StateID [2]),
	.datad(\__controller|Mux11~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\proc_rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\__controller|StateID [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \__controller|StateID[0] .lut_mask = "fc0c";
defparam \__controller|StateID[0] .operation_mode = "normal";
defparam \__controller|StateID[0] .output_mode = "reg_only";
defparam \__controller|StateID[0] .register_cascade_mode = "off";
defparam \__controller|StateID[0] .sum_lutc_input = "datac";
defparam \__controller|StateID[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \StateID[0]~I (
	.datain(\__controller|StateID [0]),
	.oe(vcc),
	.combout(),
	.padio(StateID[0]));
// synopsys translate_off
defparam \StateID[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \StateID[1]~I (
	.datain(\__controller|StateID [1]),
	.oe(vcc),
	.combout(),
	.padio(StateID[1]));
// synopsys translate_off
defparam \StateID[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \StateID[2]~I (
	.datain(\__controller|StateID [2]),
	.oe(vcc),
	.combout(),
	.padio(StateID[2]));
// synopsys translate_off
defparam \StateID[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \StateID[3]~I (
	.datain(\__controller|StateID [3]),
	.oe(vcc),
	.combout(),
	.padio(StateID[3]));
// synopsys translate_off
defparam \StateID[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \StateID[4]~I (
	.datain(\__controller|StateID [4]),
	.oe(vcc),
	.combout(),
	.padio(StateID[4]));
// synopsys translate_off
defparam \StateID[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \StateID[5]~I (
	.datain(\__controller|StateID [5]),
	.oe(vcc),
	.combout(),
	.padio(StateID[5]));
// synopsys translate_off
defparam \StateID[5]~I .operation_mode = "output";
// synopsys translate_on

endmodule
