Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c590756efe8a43c1ba5b5bc03dbdfd8b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sinal_alarme_behav xil_defaultlib.sinal_alarme -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sinal_alarme
Built simulation snapshot sinal_alarme_behav
