<%
# =====================================================================
# Project:       QuestaSim waves
# Title:         vsim_wave_cluster.template_wave_do
# Description:   QuestaSim waves to simplify validation phase of cluster 
#                components.
#
# $Date:         19.1.22
#
# Generator:     generate_ov_test
# ===================================================================== */
#
# Copyright (C) 2021 University of Modena and Reggio Emilia.
#
# Author: Gianluca Bellocchi, University of Modena and Reggio Emilia.
%>


<%
    # Additional design parameters
    n_acc_cl = len(cl_lic_acc_names)
    n_periphs = 8 + n_acc_cl - 1
%>

<%
    # RISC-V core waves
%>

${vsim_waves_core_region()}
${vsim_waves_core_demux()}
${vsim_waves_core_periph_demux()}

${vsim_waves_core_if_stage()}
${vsim_waves_core_id_stage()}
${vsim_waves_core_ex_stage()}
${vsim_waves_core_lsu()}
${vsim_waves_core_eu_ctrl()}

<%
    # Cluster components waves
%>

${vsim_waves_cluster_dma_ooc_wrap()}
${vsim_waves_cluster_event_unit()}
${vsim_waves_cluster_speriph_mst(n_periphs)}
${vsim_waves_cluster_interconnect()}
${vsim_waves_cluster_tcdm()}
${vsim_waves_cluster_icache()}
${vsim_waves_cluster_core_periph_slave()}

<%
    # LIC accelerator region waves
%>

${vsim_waves_lic_acc_region(n_acc_cl)}

<%
    # LIC accelerator interface waves
%>
