<stg><name>C_drain_IO_L3_out_x1</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11772" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x1135, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="64">
<![CDATA[
:1 %mem_data_split_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mem_data_split_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %mem_data_split_V_addr_1 = getelementptr i64 %mem_data_split_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="mem_data_split_V_addr_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %mem_data_split_V_addr_2 = getelementptr i64 %mem_data_split_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="mem_data_split_V_addr_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %mem_data_split_V_addr_3 = getelementptr i64 %mem_data_split_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="mem_data_split_V_addr_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %mem_data_split_V_addr_4 = getelementptr i64 %mem_data_split_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="mem_data_split_V_addr_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %mem_data_split_V_addr_5 = getelementptr i64 %mem_data_split_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="mem_data_split_V_addr_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %mem_data_split_V_addr_6 = getelementptr i64 %mem_data_split_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="mem_data_split_V_addr_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %mem_data_split_V_addr_7 = getelementptr i64 %mem_data_split_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="mem_data_split_V_addr_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %mem_data_split_V_addr_8 = getelementptr i64 %mem_data_split_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mem_data_split_V_addr_8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln11772 = br void

]]></Node>
<StgValue><ssdm name="br_ln11772"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %i_V = phi i12 0, void, i12 %i_V_2, void

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %i_V_2 = add i12 %i_V, i12 1

]]></Node>
<StgValue><ssdm name="i_V_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %icmp_ln11772 = icmp_eq  i12 %i_V, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln11772"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln11772 = br i1 %icmp_ln11772, void %.split15, void

]]></Node>
<StgValue><ssdm name="br_ln11772"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11772" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split15:0 %specloopname_ln11775 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1150

]]></Node>
<StgValue><ssdm name="specloopname_ln11775"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11772" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.split15:1 %br_ln11776 = br void

]]></Node>
<StgValue><ssdm name="br_ln11776"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
:0 %ret_ln11783 = ret

]]></Node>
<StgValue><ssdm name="ret_ln11783"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %p_V = phi i4 %add_ln691, void %.split, i4 0, void %.split15

]]></Node>
<StgValue><ssdm name="p_V"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691 = add i4 %p_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
:2 %zext_ln878 = zext i4 %p_V

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln878 = icmp_eq  i4 %p_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln11776 = br i1 %icmp_ln878, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln11776"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="3">
<![CDATA[
:0 %v2_V = load i3 %mem_data_split_V_addr_8

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="3">
<![CDATA[
:1 %v2_V_1969 = load i3 %mem_data_split_V_addr_7

]]></Node>
<StgValue><ssdm name="v2_V_1969"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1471

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:1 %tmp_82 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x1135

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %mem_data_split_V_addr = getelementptr i64 %mem_data_split_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="mem_data_split_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.split:3 %store_ln11778 = store i64 %tmp_82, i3 %mem_data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln11778"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.split:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="3">
<![CDATA[
:0 %v2_V = load i3 %mem_data_split_V_addr_8

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="3">
<![CDATA[
:1 %v2_V_1969 = load i3 %mem_data_split_V_addr_7

]]></Node>
<StgValue><ssdm name="v2_V_1969"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
:2 %v2_V_1970 = load i3 %mem_data_split_V_addr_6

]]></Node>
<StgValue><ssdm name="v2_V_1970"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="3">
<![CDATA[
:3 %v2_V_1971 = load i3 %mem_data_split_V_addr_5

]]></Node>
<StgValue><ssdm name="v2_V_1971"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
:2 %v2_V_1970 = load i3 %mem_data_split_V_addr_6

]]></Node>
<StgValue><ssdm name="v2_V_1970"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="3">
<![CDATA[
:3 %v2_V_1971 = load i3 %mem_data_split_V_addr_5

]]></Node>
<StgValue><ssdm name="v2_V_1971"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="3">
<![CDATA[
:4 %v2_V_1972 = load i3 %mem_data_split_V_addr_4

]]></Node>
<StgValue><ssdm name="v2_V_1972"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="3">
<![CDATA[
:5 %v2_V_1973 = load i3 %mem_data_split_V_addr_3

]]></Node>
<StgValue><ssdm name="v2_V_1973"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="3">
<![CDATA[
:4 %v2_V_1972 = load i3 %mem_data_split_V_addr_4

]]></Node>
<StgValue><ssdm name="v2_V_1972"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="3">
<![CDATA[
:5 %v2_V_1973 = load i3 %mem_data_split_V_addr_3

]]></Node>
<StgValue><ssdm name="v2_V_1973"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="3">
<![CDATA[
:6 %v2_V_1974 = load i3 %mem_data_split_V_addr_2

]]></Node>
<StgValue><ssdm name="v2_V_1974"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="3">
<![CDATA[
:7 %v1_V = load i3 %mem_data_split_V_addr_1

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="53" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="3">
<![CDATA[
:6 %v2_V_1974 = load i3 %mem_data_split_V_addr_2

]]></Node>
<StgValue><ssdm name="v2_V_1974"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="3">
<![CDATA[
:7 %v1_V = load i3 %mem_data_split_V_addr_1

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="512" op_0_bw="512" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
:8 %p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %v1_V, i64 %v2_V_1974, i64 %v2_V_1973, i64 %v2_V_1972, i64 %v2_V_1971, i64 %v2_V_1970, i64 %v2_V_1969, i64 %v2_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="12">
<![CDATA[
:9 %zext_ln534 = zext i12 %i_V

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %C_addr = getelementptr i512 %C, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="512" op_1_bw="12">
<![CDATA[
:11 %store_ln11781 = store i512 %p_Result_s, i12 %C_addr

]]></Node>
<StgValue><ssdm name="store_ln11781"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="70" name="fifo_C_drain_C_drain_IO_L2_out_0_x1135" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0_x1135"/></StgValue>
</port>
<port id="71" name="C" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="73" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="74" from="fifo_C_drain_C_drain_IO_L2_out_0_x1135" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="76" from="empty_649" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="81" from="empty_1225" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="82" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="84" from="empty_1225" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="85" from="empty_1225" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="86" from="empty_1225" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="88" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="89" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="91" from="empty_1225" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="92" from="empty_1225" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="94" from="StgValue_93" to="mem_data_split_V" fromId="93" toId="10">
</dataflow>
<dataflow id="95" from="mem_data_split_V" to="mem_data_split_V_addr_1" fromId="10" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_96" to="mem_data_split_V_addr_1" fromId="96" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_98" to="mem_data_split_V_addr_1" fromId="98" toId="11">
</dataflow>
<dataflow id="100" from="mem_data_split_V" to="mem_data_split_V_addr_2" fromId="10" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_96" to="mem_data_split_V_addr_2" fromId="96" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_102" to="mem_data_split_V_addr_2" fromId="102" toId="12">
</dataflow>
<dataflow id="104" from="mem_data_split_V" to="mem_data_split_V_addr_3" fromId="10" toId="13">
</dataflow>
<dataflow id="105" from="StgValue_96" to="mem_data_split_V_addr_3" fromId="96" toId="13">
</dataflow>
<dataflow id="107" from="StgValue_106" to="mem_data_split_V_addr_3" fromId="106" toId="13">
</dataflow>
<dataflow id="108" from="mem_data_split_V" to="mem_data_split_V_addr_4" fromId="10" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_96" to="mem_data_split_V_addr_4" fromId="96" toId="14">
</dataflow>
<dataflow id="111" from="StgValue_110" to="mem_data_split_V_addr_4" fromId="110" toId="14">
</dataflow>
<dataflow id="112" from="mem_data_split_V" to="mem_data_split_V_addr_5" fromId="10" toId="15">
</dataflow>
<dataflow id="113" from="StgValue_96" to="mem_data_split_V_addr_5" fromId="96" toId="15">
</dataflow>
<dataflow id="115" from="StgValue_114" to="mem_data_split_V_addr_5" fromId="114" toId="15">
</dataflow>
<dataflow id="116" from="mem_data_split_V" to="mem_data_split_V_addr_6" fromId="10" toId="16">
</dataflow>
<dataflow id="117" from="StgValue_96" to="mem_data_split_V_addr_6" fromId="96" toId="16">
</dataflow>
<dataflow id="119" from="StgValue_118" to="mem_data_split_V_addr_6" fromId="118" toId="16">
</dataflow>
<dataflow id="120" from="mem_data_split_V" to="mem_data_split_V_addr_7" fromId="10" toId="17">
</dataflow>
<dataflow id="121" from="StgValue_96" to="mem_data_split_V_addr_7" fromId="96" toId="17">
</dataflow>
<dataflow id="122" from="StgValue_93" to="mem_data_split_V_addr_7" fromId="93" toId="17">
</dataflow>
<dataflow id="123" from="mem_data_split_V" to="mem_data_split_V_addr_8" fromId="10" toId="18">
</dataflow>
<dataflow id="124" from="StgValue_96" to="mem_data_split_V_addr_8" fromId="96" toId="18">
</dataflow>
<dataflow id="125" from="StgValue_96" to="mem_data_split_V_addr_8" fromId="96" toId="18">
</dataflow>
<dataflow id="127" from="StgValue_126" to="i_V" fromId="126" toId="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="br_ln11772" to="i_V" fromId="19" toId="20">
</dataflow>
<dataflow id="129" from="i_V_2" to="i_V" fromId="21" toId="20">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="130" from="br_ln0" to="i_V" fromId="59" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="131" from="i_V" to="i_V_2" fromId="20" toId="21">
</dataflow>
<dataflow id="133" from="StgValue_132" to="i_V_2" fromId="132" toId="21">
</dataflow>
<dataflow id="134" from="i_V" to="icmp_ln11772" fromId="20" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_135" to="icmp_ln11772" fromId="135" toId="22">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="137" toId="23">
</dataflow>
<dataflow id="140" from="StgValue_139" to="speclooptripcount_ln0" fromId="139" toId="23">
</dataflow>
<dataflow id="141" from="StgValue_139" to="speclooptripcount_ln0" fromId="139" toId="23">
</dataflow>
<dataflow id="142" from="StgValue_139" to="speclooptripcount_ln0" fromId="139" toId="23">
</dataflow>
<dataflow id="143" from="icmp_ln11772" to="br_ln11772" fromId="22" toId="24">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecLoopName" to="specloopname_ln11775" fromId="144" toId="25">
</dataflow>
<dataflow id="147" from="empty_1150" to="specloopname_ln11775" fromId="146" toId="25">
</dataflow>
<dataflow id="148" from="add_ln691" to="p_V" fromId="29" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="149" from="br_ln0" to="p_V" fromId="40" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="151" from="StgValue_150" to="p_V" fromId="150" toId="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11772" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="br_ln11776" to="p_V" fromId="26" toId="28">
</dataflow>
<dataflow id="153" from="p_V" to="add_ln691" fromId="28" toId="29">
</dataflow>
<dataflow id="155" from="StgValue_154" to="add_ln691" fromId="154" toId="29">
</dataflow>
<dataflow id="156" from="p_V" to="zext_ln878" fromId="28" toId="30">
</dataflow>
<dataflow id="157" from="p_V" to="icmp_ln878" fromId="28" toId="31">
</dataflow>
<dataflow id="159" from="StgValue_158" to="icmp_ln878" fromId="158" toId="31">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="137" toId="32">
</dataflow>
<dataflow id="162" from="StgValue_161" to="speclooptripcount_ln0" fromId="161" toId="32">
</dataflow>
<dataflow id="163" from="StgValue_161" to="speclooptripcount_ln0" fromId="161" toId="32">
</dataflow>
<dataflow id="164" from="StgValue_161" to="speclooptripcount_ln0" fromId="161" toId="32">
</dataflow>
<dataflow id="165" from="icmp_ln878" to="br_ln11776" fromId="31" toId="33">
</dataflow>
<dataflow id="166" from="mem_data_split_V_addr_8" to="v2_V" fromId="18" toId="34">
</dataflow>
<dataflow id="167" from="mem_data_split_V_addr_7" to="v2_V_1969" fromId="17" toId="35">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="144" toId="36">
</dataflow>
<dataflow id="170" from="empty_1471" to="specloopname_ln0" fromId="169" toId="36">
</dataflow>
<dataflow id="172" from="_ssdm_op_Read.ap_fifo.volatile.i64P0A" to="tmp_82" fromId="171" toId="37">
</dataflow>
<dataflow id="173" from="fifo_C_drain_C_drain_IO_L2_out_0_x1135" to="tmp_82" fromId="70" toId="37">
</dataflow>
<dataflow id="174" from="mem_data_split_V" to="mem_data_split_V_addr" fromId="10" toId="38">
</dataflow>
<dataflow id="175" from="StgValue_96" to="mem_data_split_V_addr" fromId="96" toId="38">
</dataflow>
<dataflow id="176" from="zext_ln878" to="mem_data_split_V_addr" fromId="30" toId="38">
</dataflow>
<dataflow id="177" from="tmp_82" to="store_ln11778" fromId="37" toId="39">
</dataflow>
<dataflow id="178" from="mem_data_split_V_addr" to="store_ln11778" fromId="38" toId="39">
</dataflow>
<dataflow id="179" from="mem_data_split_V_addr_8" to="v2_V" fromId="18" toId="41">
</dataflow>
<dataflow id="180" from="mem_data_split_V_addr_7" to="v2_V_1969" fromId="17" toId="42">
</dataflow>
<dataflow id="181" from="mem_data_split_V_addr_6" to="v2_V_1970" fromId="16" toId="43">
</dataflow>
<dataflow id="182" from="mem_data_split_V_addr_5" to="v2_V_1971" fromId="15" toId="44">
</dataflow>
<dataflow id="183" from="mem_data_split_V_addr_6" to="v2_V_1970" fromId="16" toId="45">
</dataflow>
<dataflow id="184" from="mem_data_split_V_addr_5" to="v2_V_1971" fromId="15" toId="46">
</dataflow>
<dataflow id="185" from="mem_data_split_V_addr_4" to="v2_V_1972" fromId="14" toId="47">
</dataflow>
<dataflow id="186" from="mem_data_split_V_addr_3" to="v2_V_1973" fromId="13" toId="48">
</dataflow>
<dataflow id="187" from="mem_data_split_V_addr_4" to="v2_V_1972" fromId="14" toId="49">
</dataflow>
<dataflow id="188" from="mem_data_split_V_addr_3" to="v2_V_1973" fromId="13" toId="50">
</dataflow>
<dataflow id="189" from="mem_data_split_V_addr_2" to="v2_V_1974" fromId="12" toId="51">
</dataflow>
<dataflow id="190" from="mem_data_split_V_addr_1" to="v1_V" fromId="11" toId="52">
</dataflow>
<dataflow id="191" from="mem_data_split_V_addr_2" to="v2_V_1974" fromId="12" toId="53">
</dataflow>
<dataflow id="192" from="mem_data_split_V_addr_1" to="v1_V" fromId="11" toId="54">
</dataflow>
<dataflow id="194" from="_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64" to="p_Result_s" fromId="193" toId="55">
</dataflow>
<dataflow id="195" from="v1_V" to="p_Result_s" fromId="54" toId="55">
</dataflow>
<dataflow id="196" from="v2_V_1974" to="p_Result_s" fromId="53" toId="55">
</dataflow>
<dataflow id="197" from="v2_V_1973" to="p_Result_s" fromId="50" toId="55">
</dataflow>
<dataflow id="198" from="v2_V_1972" to="p_Result_s" fromId="49" toId="55">
</dataflow>
<dataflow id="199" from="v2_V_1971" to="p_Result_s" fromId="46" toId="55">
</dataflow>
<dataflow id="200" from="v2_V_1970" to="p_Result_s" fromId="45" toId="55">
</dataflow>
<dataflow id="201" from="v2_V_1969" to="p_Result_s" fromId="42" toId="55">
</dataflow>
<dataflow id="202" from="v2_V" to="p_Result_s" fromId="41" toId="55">
</dataflow>
<dataflow id="203" from="i_V" to="zext_ln534" fromId="20" toId="56">
</dataflow>
<dataflow id="204" from="C" to="C_addr" fromId="71" toId="57">
</dataflow>
<dataflow id="205" from="StgValue_96" to="C_addr" fromId="96" toId="57">
</dataflow>
<dataflow id="206" from="zext_ln534" to="C_addr" fromId="56" toId="57">
</dataflow>
<dataflow id="207" from="p_Result_s" to="store_ln11781" fromId="55" toId="58">
</dataflow>
<dataflow id="208" from="C_addr" to="store_ln11781" fromId="57" toId="58">
</dataflow>
<dataflow id="209" from="icmp_ln11772" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="210" from="icmp_ln878" to="StgValue_3" fromId="31" toId="3">
</dataflow>
</dataflows>


</stg>
