
Normal_TSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000515c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  0800521c  0800521c  0000621c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053cc  080053cc  00007088  2**0
                  CONTENTS
  4 .ARM          00000000  080053cc  080053cc  00007088  2**0
                  CONTENTS
  5 .preinit_array 00000000  080053cc  080053cc  00007088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053cc  080053cc  000063cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080053d0  080053d0  000063d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  080053d4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000650  20000088  0800545c  00007088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006d8  0800545c  000076d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001295e  00000000  00000000  000070b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003233  00000000  00000000  00019a0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc0  00000000  00000000  0001cc48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000097e  00000000  00000000  0001d908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cf05  00000000  00000000  0001e286  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001481b  00000000  00000000  0003b18b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b282  00000000  00000000  0004f9a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eac28  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003160  00000000  00000000  000eac6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000eddcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000088 	.word	0x20000088
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005204 	.word	0x08005204

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000008c 	.word	0x2000008c
 8000104:	08005204 	.word	0x08005204

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000408:	b590      	push	{r4, r7, lr}
 800040a:	b083      	sub	sp, #12
 800040c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800040e:	f000 fc4d 	bl	8000cac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000412:	f000 f885 	bl	8000520 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000416:	f000 f989 	bl	800072c <MX_GPIO_Init>
  MX_TSC_Init();
 800041a:	f000 f8eb 	bl	80005f4 <MX_TSC_Init>
  MX_USB_PCD_Init();
 800041e:	f000 f95f 	bl	80006e0 <MX_USB_PCD_Init>
  MX_USART1_UART_Init();
 8000422:	f000 f92b 	bl	800067c <MX_USART1_UART_Init>
  MX_TOUCHSENSING_Init();
 8000426:	f003 fe7d 	bl	8004124 <MX_TOUCHSENSING_Init>
  {
//	    printf("%d | ",   MyTKeys[0].p_ChD->Ref);
//	    printf("%d | ",   MyTKeys[2].p_ChD->Meas);
////	    printf("%d | ",   MyTKeys[2].p_ChD->Delta);
//	    printf("%d |\n\r",MyTKeys[1].p_ChD->Delta);
	 tsl_status = tsl_user_Exec();
 800042a:	1d7c      	adds	r4, r7, #5
 800042c:	f003 fe96 	bl	800415c <tsl_user_Exec>
 8000430:	0003      	movs	r3, r0
 8000432:	7023      	strb	r3, [r4, #0]
	 if(tsl_status != TSL_USER_STATUS_BUSY){
 8000434:	1d7b      	adds	r3, r7, #5
 8000436:	781b      	ldrb	r3, [r3, #0]
 8000438:	2b00      	cmp	r3, #0
 800043a:	d0f6      	beq.n	800042a <main+0x22>

		 // Add a new Sample to buffer
		 SampleBuffer[bufferIndex] = MyTKeys[0].p_ChD->Meas;
 800043c:	4b34      	ldr	r3, [pc, #208]	@ (8000510 <main+0x108>)
 800043e:	689b      	ldr	r3, [r3, #8]
 8000440:	8959      	ldrh	r1, [r3, #10]
 8000442:	4b34      	ldr	r3, [pc, #208]	@ (8000514 <main+0x10c>)
 8000444:	881b      	ldrh	r3, [r3, #0]
 8000446:	001a      	movs	r2, r3
 8000448:	b209      	sxth	r1, r1
 800044a:	4b33      	ldr	r3, [pc, #204]	@ (8000518 <main+0x110>)
 800044c:	0052      	lsls	r2, r2, #1
 800044e:	52d1      	strh	r1, [r2, r3]
		 SampleBuffer[bufferIndex + 1] = MyTKeys[0].p_ChD->Ref;
 8000450:	4b2f      	ldr	r3, [pc, #188]	@ (8000510 <main+0x108>)
 8000452:	689b      	ldr	r3, [r3, #8]
 8000454:	8899      	ldrh	r1, [r3, #4]
 8000456:	4b2f      	ldr	r3, [pc, #188]	@ (8000514 <main+0x10c>)
 8000458:	881b      	ldrh	r3, [r3, #0]
 800045a:	1c5a      	adds	r2, r3, #1
 800045c:	b209      	sxth	r1, r1
 800045e:	4b2e      	ldr	r3, [pc, #184]	@ (8000518 <main+0x110>)
 8000460:	0052      	lsls	r2, r2, #1
 8000462:	52d1      	strh	r1, [r2, r3]
		 SampleBuffer[bufferIndex + 2] = MyTKeys[0].p_ChD->Delta;
 8000464:	4b2a      	ldr	r3, [pc, #168]	@ (8000510 <main+0x108>)
 8000466:	689b      	ldr	r3, [r3, #8]
 8000468:	4a2a      	ldr	r2, [pc, #168]	@ (8000514 <main+0x10c>)
 800046a:	8812      	ldrh	r2, [r2, #0]
 800046c:	3202      	adds	r2, #2
 800046e:	2108      	movs	r1, #8
 8000470:	5e59      	ldrsh	r1, [r3, r1]
 8000472:	4b29      	ldr	r3, [pc, #164]	@ (8000518 <main+0x110>)
 8000474:	0052      	lsls	r2, r2, #1
 8000476:	52d1      	strh	r1, [r2, r3]
		 bufferIndex = bufferIndex + 3;
 8000478:	4b26      	ldr	r3, [pc, #152]	@ (8000514 <main+0x10c>)
 800047a:	881b      	ldrh	r3, [r3, #0]
 800047c:	3303      	adds	r3, #3
 800047e:	b29a      	uxth	r2, r3
 8000480:	4b24      	ldr	r3, [pc, #144]	@ (8000514 <main+0x10c>)
 8000482:	801a      	strh	r2, [r3, #0]

		 //Verify if the buffer is full
		 if(bufferIndex >= BUFFER_SIZE){
 8000484:	4b23      	ldr	r3, [pc, #140]	@ (8000514 <main+0x10c>)
 8000486:	881b      	ldrh	r3, [r3, #0]
 8000488:	2b5f      	cmp	r3, #95	@ 0x5f
 800048a:	d9ce      	bls.n	800042a <main+0x22>

			 for(uint16_t i = 0; i < BUFFER_SIZE; i = i+3){
 800048c:	1dbb      	adds	r3, r7, #6
 800048e:	2200      	movs	r2, #0
 8000490:	801a      	strh	r2, [r3, #0]
 8000492:	e028      	b.n	80004e6 <main+0xde>
				 printf("%d ", SampleBuffer[i]);
 8000494:	1dbb      	adds	r3, r7, #6
 8000496:	881a      	ldrh	r2, [r3, #0]
 8000498:	4b1f      	ldr	r3, [pc, #124]	@ (8000518 <main+0x110>)
 800049a:	0052      	lsls	r2, r2, #1
 800049c:	5ed3      	ldrsh	r3, [r2, r3]
 800049e:	001a      	movs	r2, r3
 80004a0:	4b1e      	ldr	r3, [pc, #120]	@ (800051c <main+0x114>)
 80004a2:	0011      	movs	r1, r2
 80004a4:	0018      	movs	r0, r3
 80004a6:	f003 ffcf 	bl	8004448 <iprintf>
				 printf("%d ", SampleBuffer[i+1]);
 80004aa:	1dbb      	adds	r3, r7, #6
 80004ac:	881b      	ldrh	r3, [r3, #0]
 80004ae:	1c5a      	adds	r2, r3, #1
 80004b0:	4b19      	ldr	r3, [pc, #100]	@ (8000518 <main+0x110>)
 80004b2:	0052      	lsls	r2, r2, #1
 80004b4:	5ed3      	ldrsh	r3, [r2, r3]
 80004b6:	001a      	movs	r2, r3
 80004b8:	4b18      	ldr	r3, [pc, #96]	@ (800051c <main+0x114>)
 80004ba:	0011      	movs	r1, r2
 80004bc:	0018      	movs	r0, r3
 80004be:	f003 ffc3 	bl	8004448 <iprintf>
				 printf("%d ", (uint16_t)SampleBuffer[i+2]);
 80004c2:	1dbb      	adds	r3, r7, #6
 80004c4:	881b      	ldrh	r3, [r3, #0]
 80004c6:	1c9a      	adds	r2, r3, #2
 80004c8:	4b13      	ldr	r3, [pc, #76]	@ (8000518 <main+0x110>)
 80004ca:	0052      	lsls	r2, r2, #1
 80004cc:	5ed3      	ldrsh	r3, [r2, r3]
 80004ce:	b29b      	uxth	r3, r3
 80004d0:	001a      	movs	r2, r3
 80004d2:	4b12      	ldr	r3, [pc, #72]	@ (800051c <main+0x114>)
 80004d4:	0011      	movs	r1, r2
 80004d6:	0018      	movs	r0, r3
 80004d8:	f003 ffb6 	bl	8004448 <iprintf>
			 for(uint16_t i = 0; i < BUFFER_SIZE; i = i+3){
 80004dc:	1dbb      	adds	r3, r7, #6
 80004de:	1dba      	adds	r2, r7, #6
 80004e0:	8812      	ldrh	r2, [r2, #0]
 80004e2:	3203      	adds	r2, #3
 80004e4:	801a      	strh	r2, [r3, #0]
 80004e6:	1dbb      	adds	r3, r7, #6
 80004e8:	881b      	ldrh	r3, [r3, #0]
 80004ea:	2b5f      	cmp	r3, #95	@ 0x5f
 80004ec:	d9d2      	bls.n	8000494 <main+0x8c>
			 }

			 printf("\n");
 80004ee:	200a      	movs	r0, #10
 80004f0:	f003 ffba 	bl	8004468 <putchar>

			 //Clean the buffer
			 bufferIndex = 0;
 80004f4:	4b07      	ldr	r3, [pc, #28]	@ (8000514 <main+0x10c>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	801a      	strh	r2, [r3, #0]
			 memset(SampleBuffer, 0 , sizeof(SampleBuffer));
 80004fa:	4b07      	ldr	r3, [pc, #28]	@ (8000518 <main+0x110>)
 80004fc:	22c0      	movs	r2, #192	@ 0xc0
 80004fe:	2100      	movs	r1, #0
 8000500:	0018      	movs	r0, r3
 8000502:	f004 f807 	bl	8004514 <memset>
			 HAL_Delay(1);
 8000506:	2001      	movs	r0, #1
 8000508:	f000 fc34 	bl	8000d74 <HAL_Delay>
	 tsl_status = tsl_user_Exec();
 800050c:	e78d      	b.n	800042a <main+0x22>
 800050e:	46c0      	nop			@ (mov r8, r8)
 8000510:	08005344 	.word	0x08005344
 8000514:	2000050c 	.word	0x2000050c
 8000518:	2000044c 	.word	0x2000044c
 800051c:	0800521c 	.word	0x0800521c

08000520 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000520:	b590      	push	{r4, r7, lr}
 8000522:	b099      	sub	sp, #100	@ 0x64
 8000524:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000526:	242c      	movs	r4, #44	@ 0x2c
 8000528:	193b      	adds	r3, r7, r4
 800052a:	0018      	movs	r0, r3
 800052c:	2334      	movs	r3, #52	@ 0x34
 800052e:	001a      	movs	r2, r3
 8000530:	2100      	movs	r1, #0
 8000532:	f003 ffef 	bl	8004514 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000536:	231c      	movs	r3, #28
 8000538:	18fb      	adds	r3, r7, r3
 800053a:	0018      	movs	r0, r3
 800053c:	2310      	movs	r3, #16
 800053e:	001a      	movs	r2, r3
 8000540:	2100      	movs	r1, #0
 8000542:	f003 ffe7 	bl	8004514 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000546:	003b      	movs	r3, r7
 8000548:	0018      	movs	r0, r3
 800054a:	231c      	movs	r3, #28
 800054c:	001a      	movs	r2, r3
 800054e:	2100      	movs	r1, #0
 8000550:	f003 ffe0 	bl	8004514 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8000554:	0021      	movs	r1, r4
 8000556:	187b      	adds	r3, r7, r1
 8000558:	2222      	movs	r2, #34	@ 0x22
 800055a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800055c:	187b      	adds	r3, r7, r1
 800055e:	2201      	movs	r2, #1
 8000560:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000562:	187b      	adds	r3, r7, r1
 8000564:	2201      	movs	r2, #1
 8000566:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000568:	187b      	adds	r3, r7, r1
 800056a:	2210      	movs	r2, #16
 800056c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800056e:	187b      	adds	r3, r7, r1
 8000570:	2202      	movs	r2, #2
 8000572:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000574:	187b      	adds	r3, r7, r1
 8000576:	2280      	movs	r2, #128	@ 0x80
 8000578:	0212      	lsls	r2, r2, #8
 800057a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800057c:	187b      	adds	r3, r7, r1
 800057e:	2280      	movs	r2, #128	@ 0x80
 8000580:	0352      	lsls	r2, r2, #13
 8000582:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2200      	movs	r2, #0
 8000588:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800058a:	187b      	adds	r3, r7, r1
 800058c:	0018      	movs	r0, r3
 800058e:	f000 ffa7 	bl	80014e0 <HAL_RCC_OscConfig>
 8000592:	1e03      	subs	r3, r0, #0
 8000594:	d001      	beq.n	800059a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000596:	f000 f957 	bl	8000848 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800059a:	211c      	movs	r1, #28
 800059c:	187b      	adds	r3, r7, r1
 800059e:	2207      	movs	r2, #7
 80005a0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005a2:	187b      	adds	r3, r7, r1
 80005a4:	2202      	movs	r2, #2
 80005a6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005a8:	187b      	adds	r3, r7, r1
 80005aa:	2200      	movs	r2, #0
 80005ac:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005ae:	187b      	adds	r3, r7, r1
 80005b0:	2200      	movs	r2, #0
 80005b2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005b4:	187b      	adds	r3, r7, r1
 80005b6:	2101      	movs	r1, #1
 80005b8:	0018      	movs	r0, r3
 80005ba:	f001 fb17 	bl	8001bec <HAL_RCC_ClockConfig>
 80005be:	1e03      	subs	r3, r0, #0
 80005c0:	d001      	beq.n	80005c6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80005c2:	f000 f941 	bl	8000848 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1;
 80005c6:	003b      	movs	r3, r7
 80005c8:	4a09      	ldr	r2, [pc, #36]	@ (80005f0 <SystemClock_Config+0xd0>)
 80005ca:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80005cc:	003b      	movs	r3, r7
 80005ce:	2200      	movs	r2, #0
 80005d0:	609a      	str	r2, [r3, #8]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80005d2:	003b      	movs	r3, r7
 80005d4:	2200      	movs	r2, #0
 80005d6:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005d8:	003b      	movs	r3, r7
 80005da:	0018      	movs	r0, r3
 80005dc:	f001 fc72 	bl	8001ec4 <HAL_RCCEx_PeriphCLKConfig>
 80005e0:	1e03      	subs	r3, r0, #0
 80005e2:	d001      	beq.n	80005e8 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80005e4:	f000 f930 	bl	8000848 <Error_Handler>
  }
}
 80005e8:	46c0      	nop			@ (mov r8, r8)
 80005ea:	46bd      	mov	sp, r7
 80005ec:	b019      	add	sp, #100	@ 0x64
 80005ee:	bd90      	pop	{r4, r7, pc}
 80005f0:	00020001 	.word	0x00020001

080005f4 <MX_TSC_Init>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0

  /* USER CODE END TSC_Init 1 */

  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 80005f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000674 <MX_TSC_Init+0x80>)
 80005fa:	4a1f      	ldr	r2, [pc, #124]	@ (8000678 <MX_TSC_Init+0x84>)
 80005fc:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_6CYCLES;
 80005fe:	4b1d      	ldr	r3, [pc, #116]	@ (8000674 <MX_TSC_Init+0x80>)
 8000600:	22a0      	movs	r2, #160	@ 0xa0
 8000602:	05d2      	lsls	r2, r2, #23
 8000604:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_6CYCLES;
 8000606:	4b1b      	ldr	r3, [pc, #108]	@ (8000674 <MX_TSC_Init+0x80>)
 8000608:	22a0      	movs	r2, #160	@ 0xa0
 800060a:	04d2      	lsls	r2, r2, #19
 800060c:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 800060e:	4b19      	ldr	r3, [pc, #100]	@ (8000674 <MX_TSC_Init+0x80>)
 8000610:	2200      	movs	r2, #0
 8000612:	731a      	strb	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 8000614:	4b17      	ldr	r3, [pc, #92]	@ (8000674 <MX_TSC_Init+0x80>)
 8000616:	2201      	movs	r2, #1
 8000618:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 800061a:	4b16      	ldr	r3, [pc, #88]	@ (8000674 <MX_TSC_Init+0x80>)
 800061c:	2200      	movs	r2, #0
 800061e:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 8000620:	4b14      	ldr	r3, [pc, #80]	@ (8000674 <MX_TSC_Init+0x80>)
 8000622:	2280      	movs	r2, #128	@ 0x80
 8000624:	0192      	lsls	r2, r2, #6
 8000626:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_16383;
 8000628:	4b12      	ldr	r3, [pc, #72]	@ (8000674 <MX_TSC_Init+0x80>)
 800062a:	22c0      	movs	r2, #192	@ 0xc0
 800062c:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 800062e:	4b11      	ldr	r3, [pc, #68]	@ (8000674 <MX_TSC_Init+0x80>)
 8000630:	2200      	movs	r2, #0
 8000632:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 8000634:	4b0f      	ldr	r3, [pc, #60]	@ (8000674 <MX_TSC_Init+0x80>)
 8000636:	2200      	movs	r2, #0
 8000638:	625a      	str	r2, [r3, #36]	@ 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 800063a:	4b0e      	ldr	r3, [pc, #56]	@ (8000674 <MX_TSC_Init+0x80>)
 800063c:	2200      	movs	r2, #0
 800063e:	629a      	str	r2, [r3, #40]	@ 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 8000640:	4b0c      	ldr	r3, [pc, #48]	@ (8000674 <MX_TSC_Init+0x80>)
 8000642:	222c      	movs	r2, #44	@ 0x2c
 8000644:	2100      	movs	r1, #0
 8000646:	5499      	strb	r1, [r3, r2]
  htsc.Init.ChannelIOs = TSC_GROUP1_IO3|TSC_GROUP2_IO3|TSC_GROUP3_IO2;
 8000648:	4b0a      	ldr	r3, [pc, #40]	@ (8000674 <MX_TSC_Init+0x80>)
 800064a:	2291      	movs	r2, #145	@ 0x91
 800064c:	0092      	lsls	r2, r2, #2
 800064e:	631a      	str	r2, [r3, #48]	@ 0x30
  htsc.Init.ShieldIOs = 0;
 8000650:	4b08      	ldr	r3, [pc, #32]	@ (8000674 <MX_TSC_Init+0x80>)
 8000652:	2200      	movs	r2, #0
 8000654:	635a      	str	r2, [r3, #52]	@ 0x34
  htsc.Init.SamplingIOs = TSC_GROUP1_IO4|TSC_GROUP2_IO4|TSC_GROUP3_IO3;
 8000656:	4b07      	ldr	r3, [pc, #28]	@ (8000674 <MX_TSC_Init+0x80>)
 8000658:	2291      	movs	r2, #145	@ 0x91
 800065a:	00d2      	lsls	r2, r2, #3
 800065c:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 800065e:	4b05      	ldr	r3, [pc, #20]	@ (8000674 <MX_TSC_Init+0x80>)
 8000660:	0018      	movs	r0, r3
 8000662:	f001 fd2d 	bl	80020c0 <HAL_TSC_Init>
 8000666:	1e03      	subs	r3, r0, #0
 8000668:	d001      	beq.n	800066e <MX_TSC_Init+0x7a>
  {
    Error_Handler();
 800066a:	f000 f8ed 	bl	8000848 <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */

  /* USER CODE END TSC_Init 2 */

}
 800066e:	46c0      	nop			@ (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	200000a4 	.word	0x200000a4
 8000678:	40024000 	.word	0x40024000

0800067c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000680:	4b15      	ldr	r3, [pc, #84]	@ (80006d8 <MX_USART1_UART_Init+0x5c>)
 8000682:	4a16      	ldr	r2, [pc, #88]	@ (80006dc <MX_USART1_UART_Init+0x60>)
 8000684:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000686:	4b14      	ldr	r3, [pc, #80]	@ (80006d8 <MX_USART1_UART_Init+0x5c>)
 8000688:	22e1      	movs	r2, #225	@ 0xe1
 800068a:	0252      	lsls	r2, r2, #9
 800068c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_7B;
 800068e:	4b12      	ldr	r3, [pc, #72]	@ (80006d8 <MX_USART1_UART_Init+0x5c>)
 8000690:	2280      	movs	r2, #128	@ 0x80
 8000692:	0552      	lsls	r2, r2, #21
 8000694:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000696:	4b10      	ldr	r3, [pc, #64]	@ (80006d8 <MX_USART1_UART_Init+0x5c>)
 8000698:	2200      	movs	r2, #0
 800069a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800069c:	4b0e      	ldr	r3, [pc, #56]	@ (80006d8 <MX_USART1_UART_Init+0x5c>)
 800069e:	2200      	movs	r2, #0
 80006a0:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006a2:	4b0d      	ldr	r3, [pc, #52]	@ (80006d8 <MX_USART1_UART_Init+0x5c>)
 80006a4:	220c      	movs	r2, #12
 80006a6:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006a8:	4b0b      	ldr	r3, [pc, #44]	@ (80006d8 <MX_USART1_UART_Init+0x5c>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006ae:	4b0a      	ldr	r3, [pc, #40]	@ (80006d8 <MX_USART1_UART_Init+0x5c>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006b4:	4b08      	ldr	r3, [pc, #32]	@ (80006d8 <MX_USART1_UART_Init+0x5c>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006ba:	4b07      	ldr	r3, [pc, #28]	@ (80006d8 <MX_USART1_UART_Init+0x5c>)
 80006bc:	2200      	movs	r2, #0
 80006be:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006c0:	4b05      	ldr	r3, [pc, #20]	@ (80006d8 <MX_USART1_UART_Init+0x5c>)
 80006c2:	0018      	movs	r0, r3
 80006c4:	f001 fdd8 	bl	8002278 <HAL_UART_Init>
 80006c8:	1e03      	subs	r3, r0, #0
 80006ca:	d001      	beq.n	80006d0 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 80006cc:	f000 f8bc 	bl	8000848 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006d0:	46c0      	nop			@ (mov r8, r8)
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	46c0      	nop			@ (mov r8, r8)
 80006d8:	200000e8 	.word	0x200000e8
 80006dc:	40013800 	.word	0x40013800

080006e0 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80006e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <MX_USB_PCD_Init+0x44>)
 80006e6:	4a10      	ldr	r2, [pc, #64]	@ (8000728 <MX_USB_PCD_Init+0x48>)
 80006e8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80006ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000724 <MX_USB_PCD_Init+0x44>)
 80006ec:	2208      	movs	r2, #8
 80006ee:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80006f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000724 <MX_USB_PCD_Init+0x44>)
 80006f2:	2202      	movs	r2, #2
 80006f4:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80006f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000724 <MX_USB_PCD_Init+0x44>)
 80006f8:	2202      	movs	r2, #2
 80006fa:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80006fc:	4b09      	ldr	r3, [pc, #36]	@ (8000724 <MX_USB_PCD_Init+0x44>)
 80006fe:	2200      	movs	r2, #0
 8000700:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000702:	4b08      	ldr	r3, [pc, #32]	@ (8000724 <MX_USB_PCD_Init+0x44>)
 8000704:	2200      	movs	r2, #0
 8000706:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000708:	4b06      	ldr	r3, [pc, #24]	@ (8000724 <MX_USB_PCD_Init+0x44>)
 800070a:	2200      	movs	r2, #0
 800070c:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800070e:	4b05      	ldr	r3, [pc, #20]	@ (8000724 <MX_USB_PCD_Init+0x44>)
 8000710:	0018      	movs	r0, r3
 8000712:	f000 fdc7 	bl	80012a4 <HAL_PCD_Init>
 8000716:	1e03      	subs	r3, r0, #0
 8000718:	d001      	beq.n	800071e <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 800071a:	f000 f895 	bl	8000848 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 800071e:	46c0      	nop			@ (mov r8, r8)
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20000170 	.word	0x20000170
 8000728:	40005c00 	.word	0x40005c00

0800072c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800072c:	b590      	push	{r4, r7, lr}
 800072e:	b089      	sub	sp, #36	@ 0x24
 8000730:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000732:	240c      	movs	r4, #12
 8000734:	193b      	adds	r3, r7, r4
 8000736:	0018      	movs	r0, r3
 8000738:	2314      	movs	r3, #20
 800073a:	001a      	movs	r2, r3
 800073c:	2100      	movs	r1, #0
 800073e:	f003 fee9 	bl	8004514 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000742:	4b35      	ldr	r3, [pc, #212]	@ (8000818 <MX_GPIO_Init+0xec>)
 8000744:	695a      	ldr	r2, [r3, #20]
 8000746:	4b34      	ldr	r3, [pc, #208]	@ (8000818 <MX_GPIO_Init+0xec>)
 8000748:	2180      	movs	r1, #128	@ 0x80
 800074a:	0309      	lsls	r1, r1, #12
 800074c:	430a      	orrs	r2, r1
 800074e:	615a      	str	r2, [r3, #20]
 8000750:	4b31      	ldr	r3, [pc, #196]	@ (8000818 <MX_GPIO_Init+0xec>)
 8000752:	695a      	ldr	r2, [r3, #20]
 8000754:	2380      	movs	r3, #128	@ 0x80
 8000756:	031b      	lsls	r3, r3, #12
 8000758:	4013      	ands	r3, r2
 800075a:	60bb      	str	r3, [r7, #8]
 800075c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800075e:	4b2e      	ldr	r3, [pc, #184]	@ (8000818 <MX_GPIO_Init+0xec>)
 8000760:	695a      	ldr	r2, [r3, #20]
 8000762:	4b2d      	ldr	r3, [pc, #180]	@ (8000818 <MX_GPIO_Init+0xec>)
 8000764:	2180      	movs	r1, #128	@ 0x80
 8000766:	0289      	lsls	r1, r1, #10
 8000768:	430a      	orrs	r2, r1
 800076a:	615a      	str	r2, [r3, #20]
 800076c:	4b2a      	ldr	r3, [pc, #168]	@ (8000818 <MX_GPIO_Init+0xec>)
 800076e:	695a      	ldr	r2, [r3, #20]
 8000770:	2380      	movs	r3, #128	@ 0x80
 8000772:	029b      	lsls	r3, r3, #10
 8000774:	4013      	ands	r3, r2
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800077a:	4b27      	ldr	r3, [pc, #156]	@ (8000818 <MX_GPIO_Init+0xec>)
 800077c:	695a      	ldr	r2, [r3, #20]
 800077e:	4b26      	ldr	r3, [pc, #152]	@ (8000818 <MX_GPIO_Init+0xec>)
 8000780:	2180      	movs	r1, #128	@ 0x80
 8000782:	02c9      	lsls	r1, r1, #11
 8000784:	430a      	orrs	r2, r1
 8000786:	615a      	str	r2, [r3, #20]
 8000788:	4b23      	ldr	r3, [pc, #140]	@ (8000818 <MX_GPIO_Init+0xec>)
 800078a:	695a      	ldr	r2, [r3, #20]
 800078c:	2380      	movs	r3, #128	@ 0x80
 800078e:	02db      	lsls	r3, r3, #11
 8000790:	4013      	ands	r3, r2
 8000792:	603b      	str	r3, [r7, #0]
 8000794:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|EXT_RESET_Pin|LD3_Pin|LD6_Pin
 8000796:	4921      	ldr	r1, [pc, #132]	@ (800081c <MX_GPIO_Init+0xf0>)
 8000798:	4b21      	ldr	r3, [pc, #132]	@ (8000820 <MX_GPIO_Init+0xf4>)
 800079a:	2200      	movs	r2, #0
 800079c:	0018      	movs	r0, r3
 800079e:	f000 fd63 	bl	8001268 <HAL_GPIO_WritePin>
                          |LD4_Pin|LD5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin EXT_RESET_Pin LD3_Pin LD6_Pin
                           LD4_Pin LD5_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|EXT_RESET_Pin|LD3_Pin|LD6_Pin
 80007a2:	193b      	adds	r3, r7, r4
 80007a4:	4a1d      	ldr	r2, [pc, #116]	@ (800081c <MX_GPIO_Init+0xf0>)
 80007a6:	601a      	str	r2, [r3, #0]
                          |LD4_Pin|LD5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a8:	193b      	adds	r3, r7, r4
 80007aa:	2201      	movs	r2, #1
 80007ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	193b      	adds	r3, r7, r4
 80007b0:	2200      	movs	r2, #0
 80007b2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b4:	193b      	adds	r3, r7, r4
 80007b6:	2200      	movs	r2, #0
 80007b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007ba:	193b      	adds	r3, r7, r4
 80007bc:	4a18      	ldr	r2, [pc, #96]	@ (8000820 <MX_GPIO_Init+0xf4>)
 80007be:	0019      	movs	r1, r3
 80007c0:	0010      	movs	r0, r2
 80007c2:	f000 fbd9 	bl	8000f78 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin;
 80007c6:	0021      	movs	r1, r4
 80007c8:	187b      	adds	r3, r7, r1
 80007ca:	2206      	movs	r2, #6
 80007cc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80007ce:	187b      	adds	r3, r7, r1
 80007d0:	2290      	movs	r2, #144	@ 0x90
 80007d2:	0352      	lsls	r2, r2, #13
 80007d4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d6:	187b      	adds	r3, r7, r1
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007dc:	000c      	movs	r4, r1
 80007de:	187b      	adds	r3, r7, r1
 80007e0:	4a0f      	ldr	r2, [pc, #60]	@ (8000820 <MX_GPIO_Init+0xf4>)
 80007e2:	0019      	movs	r1, r3
 80007e4:	0010      	movs	r0, r2
 80007e6:	f000 fbc7 	bl	8000f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007ea:	0021      	movs	r1, r4
 80007ec:	187b      	adds	r3, r7, r1
 80007ee:	2201      	movs	r2, #1
 80007f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	2290      	movs	r2, #144	@ 0x90
 80007f6:	0352      	lsls	r2, r2, #13
 80007f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	187b      	adds	r3, r7, r1
 80007fc:	2200      	movs	r2, #0
 80007fe:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000800:	187a      	adds	r2, r7, r1
 8000802:	2390      	movs	r3, #144	@ 0x90
 8000804:	05db      	lsls	r3, r3, #23
 8000806:	0011      	movs	r1, r2
 8000808:	0018      	movs	r0, r3
 800080a:	f000 fbb5 	bl	8000f78 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800080e:	46c0      	nop			@ (mov r8, r8)
 8000810:	46bd      	mov	sp, r7
 8000812:	b009      	add	sp, #36	@ 0x24
 8000814:	bd90      	pop	{r4, r7, pc}
 8000816:	46c0      	nop			@ (mov r8, r8)
 8000818:	40021000 	.word	0x40021000
 800081c:	000003e1 	.word	0x000003e1
 8000820:	48000800 	.word	0x48000800

08000824 <__io_putchar>:
//  HAL_UART_Transmit(&huart1, (uint16_t *)&ch, 1, 0xFFFF);
//  //HAL_Delay(100);
//  return ch;
//}

PUTCHAR_PROTOTYPE {
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, HAL_MAX_DELAY);
 800082c:	2301      	movs	r3, #1
 800082e:	425b      	negs	r3, r3
 8000830:	1d39      	adds	r1, r7, #4
 8000832:	4804      	ldr	r0, [pc, #16]	@ (8000844 <__io_putchar+0x20>)
 8000834:	2201      	movs	r2, #1
 8000836:	f001 fd73 	bl	8002320 <HAL_UART_Transmit>
	return ch;
 800083a:	687b      	ldr	r3, [r7, #4]
}
 800083c:	0018      	movs	r0, r3
 800083e:	46bd      	mov	sp, r7
 8000840:	b002      	add	sp, #8
 8000842:	bd80      	pop	{r7, pc}
 8000844:	200000e8 	.word	0x200000e8

08000848 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800084c:	b672      	cpsid	i
}
 800084e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000850:	46c0      	nop			@ (mov r8, r8)
 8000852:	e7fd      	b.n	8000850 <Error_Handler+0x8>

08000854 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800085a:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <HAL_MspInit+0x44>)
 800085c:	699a      	ldr	r2, [r3, #24]
 800085e:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <HAL_MspInit+0x44>)
 8000860:	2101      	movs	r1, #1
 8000862:	430a      	orrs	r2, r1
 8000864:	619a      	str	r2, [r3, #24]
 8000866:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <HAL_MspInit+0x44>)
 8000868:	699b      	ldr	r3, [r3, #24]
 800086a:	2201      	movs	r2, #1
 800086c:	4013      	ands	r3, r2
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000872:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <HAL_MspInit+0x44>)
 8000874:	69da      	ldr	r2, [r3, #28]
 8000876:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <HAL_MspInit+0x44>)
 8000878:	2180      	movs	r1, #128	@ 0x80
 800087a:	0549      	lsls	r1, r1, #21
 800087c:	430a      	orrs	r2, r1
 800087e:	61da      	str	r2, [r3, #28]
 8000880:	4b05      	ldr	r3, [pc, #20]	@ (8000898 <HAL_MspInit+0x44>)
 8000882:	69da      	ldr	r2, [r3, #28]
 8000884:	2380      	movs	r3, #128	@ 0x80
 8000886:	055b      	lsls	r3, r3, #21
 8000888:	4013      	ands	r3, r2
 800088a:	603b      	str	r3, [r7, #0]
 800088c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800088e:	46c0      	nop			@ (mov r8, r8)
 8000890:	46bd      	mov	sp, r7
 8000892:	b002      	add	sp, #8
 8000894:	bd80      	pop	{r7, pc}
 8000896:	46c0      	nop			@ (mov r8, r8)
 8000898:	40021000 	.word	0x40021000

0800089c <HAL_TSC_MspInit>:
* This function configures the hardware resources used in this example
* @param htsc: TSC handle pointer
* @retval None
*/
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 800089c:	b590      	push	{r4, r7, lr}
 800089e:	b08b      	sub	sp, #44	@ 0x2c
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a4:	2414      	movs	r4, #20
 80008a6:	193b      	adds	r3, r7, r4
 80008a8:	0018      	movs	r0, r3
 80008aa:	2314      	movs	r3, #20
 80008ac:	001a      	movs	r2, r3
 80008ae:	2100      	movs	r1, #0
 80008b0:	f003 fe30 	bl	8004514 <memset>
  if(htsc->Instance==TSC)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a48      	ldr	r2, [pc, #288]	@ (80009dc <HAL_TSC_MspInit+0x140>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d000      	beq.n	80008c0 <HAL_TSC_MspInit+0x24>
 80008be:	e088      	b.n	80009d2 <HAL_TSC_MspInit+0x136>
  {
  /* USER CODE BEGIN TSC_MspInit 0 */

  /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 80008c0:	4b47      	ldr	r3, [pc, #284]	@ (80009e0 <HAL_TSC_MspInit+0x144>)
 80008c2:	695a      	ldr	r2, [r3, #20]
 80008c4:	4b46      	ldr	r3, [pc, #280]	@ (80009e0 <HAL_TSC_MspInit+0x144>)
 80008c6:	2180      	movs	r1, #128	@ 0x80
 80008c8:	0449      	lsls	r1, r1, #17
 80008ca:	430a      	orrs	r2, r1
 80008cc:	615a      	str	r2, [r3, #20]
 80008ce:	4b44      	ldr	r3, [pc, #272]	@ (80009e0 <HAL_TSC_MspInit+0x144>)
 80008d0:	695a      	ldr	r2, [r3, #20]
 80008d2:	2380      	movs	r3, #128	@ 0x80
 80008d4:	045b      	lsls	r3, r3, #17
 80008d6:	4013      	ands	r3, r2
 80008d8:	613b      	str	r3, [r7, #16]
 80008da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008dc:	4b40      	ldr	r3, [pc, #256]	@ (80009e0 <HAL_TSC_MspInit+0x144>)
 80008de:	695a      	ldr	r2, [r3, #20]
 80008e0:	4b3f      	ldr	r3, [pc, #252]	@ (80009e0 <HAL_TSC_MspInit+0x144>)
 80008e2:	2180      	movs	r1, #128	@ 0x80
 80008e4:	0289      	lsls	r1, r1, #10
 80008e6:	430a      	orrs	r2, r1
 80008e8:	615a      	str	r2, [r3, #20]
 80008ea:	4b3d      	ldr	r3, [pc, #244]	@ (80009e0 <HAL_TSC_MspInit+0x144>)
 80008ec:	695a      	ldr	r2, [r3, #20]
 80008ee:	2380      	movs	r3, #128	@ 0x80
 80008f0:	029b      	lsls	r3, r3, #10
 80008f2:	4013      	ands	r3, r2
 80008f4:	60fb      	str	r3, [r7, #12]
 80008f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008f8:	4b39      	ldr	r3, [pc, #228]	@ (80009e0 <HAL_TSC_MspInit+0x144>)
 80008fa:	695a      	ldr	r2, [r3, #20]
 80008fc:	4b38      	ldr	r3, [pc, #224]	@ (80009e0 <HAL_TSC_MspInit+0x144>)
 80008fe:	2180      	movs	r1, #128	@ 0x80
 8000900:	02c9      	lsls	r1, r1, #11
 8000902:	430a      	orrs	r2, r1
 8000904:	615a      	str	r2, [r3, #20]
 8000906:	4b36      	ldr	r3, [pc, #216]	@ (80009e0 <HAL_TSC_MspInit+0x144>)
 8000908:	695a      	ldr	r2, [r3, #20]
 800090a:	2380      	movs	r3, #128	@ 0x80
 800090c:	02db      	lsls	r3, r3, #11
 800090e:	4013      	ands	r3, r2
 8000910:	60bb      	str	r3, [r7, #8]
 8000912:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TSC_G2_IO3
    PA7     ------> TSC_G2_IO4
    PB0     ------> TSC_G3_IO2
    PB1     ------> TSC_G3_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000914:	193b      	adds	r3, r7, r4
 8000916:	2244      	movs	r2, #68	@ 0x44
 8000918:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091a:	193b      	adds	r3, r7, r4
 800091c:	2202      	movs	r2, #2
 800091e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	193b      	adds	r3, r7, r4
 8000922:	2200      	movs	r2, #0
 8000924:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000926:	193b      	adds	r3, r7, r4
 8000928:	2200      	movs	r2, #0
 800092a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 800092c:	193b      	adds	r3, r7, r4
 800092e:	2203      	movs	r2, #3
 8000930:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000932:	193a      	adds	r2, r7, r4
 8000934:	2390      	movs	r3, #144	@ 0x90
 8000936:	05db      	lsls	r3, r3, #23
 8000938:	0011      	movs	r1, r2
 800093a:	0018      	movs	r0, r3
 800093c:	f000 fb1c 	bl	8000f78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7;
 8000940:	193b      	adds	r3, r7, r4
 8000942:	2288      	movs	r2, #136	@ 0x88
 8000944:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000946:	193b      	adds	r3, r7, r4
 8000948:	2212      	movs	r2, #18
 800094a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094c:	193b      	adds	r3, r7, r4
 800094e:	2200      	movs	r2, #0
 8000950:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000952:	193b      	adds	r3, r7, r4
 8000954:	2200      	movs	r2, #0
 8000956:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000958:	193b      	adds	r3, r7, r4
 800095a:	2203      	movs	r2, #3
 800095c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095e:	193a      	adds	r2, r7, r4
 8000960:	2390      	movs	r3, #144	@ 0x90
 8000962:	05db      	lsls	r3, r3, #23
 8000964:	0011      	movs	r1, r2
 8000966:	0018      	movs	r0, r3
 8000968:	f000 fb06 	bl	8000f78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800096c:	193b      	adds	r3, r7, r4
 800096e:	2201      	movs	r2, #1
 8000970:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000972:	193b      	adds	r3, r7, r4
 8000974:	2202      	movs	r2, #2
 8000976:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	193b      	adds	r3, r7, r4
 800097a:	2200      	movs	r2, #0
 800097c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	193b      	adds	r3, r7, r4
 8000980:	2200      	movs	r2, #0
 8000982:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000984:	193b      	adds	r3, r7, r4
 8000986:	2203      	movs	r2, #3
 8000988:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098a:	193b      	adds	r3, r7, r4
 800098c:	4a15      	ldr	r2, [pc, #84]	@ (80009e4 <HAL_TSC_MspInit+0x148>)
 800098e:	0019      	movs	r1, r3
 8000990:	0010      	movs	r0, r2
 8000992:	f000 faf1 	bl	8000f78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000996:	0021      	movs	r1, r4
 8000998:	187b      	adds	r3, r7, r1
 800099a:	2202      	movs	r2, #2
 800099c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800099e:	187b      	adds	r3, r7, r1
 80009a0:	2212      	movs	r2, #18
 80009a2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	187b      	adds	r3, r7, r1
 80009a6:	2200      	movs	r2, #0
 80009a8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009aa:	187b      	adds	r3, r7, r1
 80009ac:	2200      	movs	r2, #0
 80009ae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 80009b0:	187b      	adds	r3, r7, r1
 80009b2:	2203      	movs	r2, #3
 80009b4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009b6:	187b      	adds	r3, r7, r1
 80009b8:	4a0a      	ldr	r2, [pc, #40]	@ (80009e4 <HAL_TSC_MspInit+0x148>)
 80009ba:	0019      	movs	r1, r3
 80009bc:	0010      	movs	r0, r2
 80009be:	f000 fadb 	bl	8000f78 <HAL_GPIO_Init>

    /* TSC interrupt Init */
    HAL_NVIC_SetPriority(TSC_IRQn, 0, 0);
 80009c2:	2200      	movs	r2, #0
 80009c4:	2100      	movs	r1, #0
 80009c6:	2008      	movs	r0, #8
 80009c8:	f000 faa4 	bl	8000f14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TSC_IRQn);
 80009cc:	2008      	movs	r0, #8
 80009ce:	f000 fab6 	bl	8000f3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TSC_MspInit 1 */

  /* USER CODE END TSC_MspInit 1 */
  }

}
 80009d2:	46c0      	nop			@ (mov r8, r8)
 80009d4:	46bd      	mov	sp, r7
 80009d6:	b00b      	add	sp, #44	@ 0x2c
 80009d8:	bd90      	pop	{r4, r7, pc}
 80009da:	46c0      	nop			@ (mov r8, r8)
 80009dc:	40024000 	.word	0x40024000
 80009e0:	40021000 	.word	0x40021000
 80009e4:	48000400 	.word	0x48000400

080009e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009e8:	b590      	push	{r4, r7, lr}
 80009ea:	b08b      	sub	sp, #44	@ 0x2c
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f0:	2414      	movs	r4, #20
 80009f2:	193b      	adds	r3, r7, r4
 80009f4:	0018      	movs	r0, r3
 80009f6:	2314      	movs	r3, #20
 80009f8:	001a      	movs	r2, r3
 80009fa:	2100      	movs	r1, #0
 80009fc:	f003 fd8a 	bl	8004514 <memset>
  if(huart->Instance==USART1)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a1d      	ldr	r2, [pc, #116]	@ (8000a7c <HAL_UART_MspInit+0x94>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d133      	bne.n	8000a72 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000a80 <HAL_UART_MspInit+0x98>)
 8000a0c:	699a      	ldr	r2, [r3, #24]
 8000a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a80 <HAL_UART_MspInit+0x98>)
 8000a10:	2180      	movs	r1, #128	@ 0x80
 8000a12:	01c9      	lsls	r1, r1, #7
 8000a14:	430a      	orrs	r2, r1
 8000a16:	619a      	str	r2, [r3, #24]
 8000a18:	4b19      	ldr	r3, [pc, #100]	@ (8000a80 <HAL_UART_MspInit+0x98>)
 8000a1a:	699a      	ldr	r2, [r3, #24]
 8000a1c:	2380      	movs	r3, #128	@ 0x80
 8000a1e:	01db      	lsls	r3, r3, #7
 8000a20:	4013      	ands	r3, r2
 8000a22:	613b      	str	r3, [r7, #16]
 8000a24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a26:	4b16      	ldr	r3, [pc, #88]	@ (8000a80 <HAL_UART_MspInit+0x98>)
 8000a28:	695a      	ldr	r2, [r3, #20]
 8000a2a:	4b15      	ldr	r3, [pc, #84]	@ (8000a80 <HAL_UART_MspInit+0x98>)
 8000a2c:	2180      	movs	r1, #128	@ 0x80
 8000a2e:	0289      	lsls	r1, r1, #10
 8000a30:	430a      	orrs	r2, r1
 8000a32:	615a      	str	r2, [r3, #20]
 8000a34:	4b12      	ldr	r3, [pc, #72]	@ (8000a80 <HAL_UART_MspInit+0x98>)
 8000a36:	695a      	ldr	r2, [r3, #20]
 8000a38:	2380      	movs	r3, #128	@ 0x80
 8000a3a:	029b      	lsls	r3, r3, #10
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	60fb      	str	r3, [r7, #12]
 8000a40:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a42:	193b      	adds	r3, r7, r4
 8000a44:	22c0      	movs	r2, #192	@ 0xc0
 8000a46:	00d2      	lsls	r2, r2, #3
 8000a48:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4a:	0021      	movs	r1, r4
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	2202      	movs	r2, #2
 8000a50:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	187b      	adds	r3, r7, r1
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a58:	187b      	adds	r3, r7, r1
 8000a5a:	2203      	movs	r2, #3
 8000a5c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	2201      	movs	r2, #1
 8000a62:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a64:	187a      	adds	r2, r7, r1
 8000a66:	2390      	movs	r3, #144	@ 0x90
 8000a68:	05db      	lsls	r3, r3, #23
 8000a6a:	0011      	movs	r1, r2
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f000 fa83 	bl	8000f78 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000a72:	46c0      	nop			@ (mov r8, r8)
 8000a74:	46bd      	mov	sp, r7
 8000a76:	b00b      	add	sp, #44	@ 0x2c
 8000a78:	bd90      	pop	{r4, r7, pc}
 8000a7a:	46c0      	nop			@ (mov r8, r8)
 8000a7c:	40013800 	.word	0x40013800
 8000a80:	40021000 	.word	0x40021000

08000a84 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a0a      	ldr	r2, [pc, #40]	@ (8000abc <HAL_PCD_MspInit+0x38>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d10d      	bne.n	8000ab2 <HAL_PCD_MspInit+0x2e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000a96:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac0 <HAL_PCD_MspInit+0x3c>)
 8000a98:	69da      	ldr	r2, [r3, #28]
 8000a9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ac0 <HAL_PCD_MspInit+0x3c>)
 8000a9c:	2180      	movs	r1, #128	@ 0x80
 8000a9e:	0409      	lsls	r1, r1, #16
 8000aa0:	430a      	orrs	r2, r1
 8000aa2:	61da      	str	r2, [r3, #28]
 8000aa4:	4b06      	ldr	r3, [pc, #24]	@ (8000ac0 <HAL_PCD_MspInit+0x3c>)
 8000aa6:	69da      	ldr	r2, [r3, #28]
 8000aa8:	2380      	movs	r3, #128	@ 0x80
 8000aaa:	041b      	lsls	r3, r3, #16
 8000aac:	4013      	ands	r3, r2
 8000aae:	60fb      	str	r3, [r7, #12]
 8000ab0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000ab2:	46c0      	nop			@ (mov r8, r8)
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	b004      	add	sp, #16
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	46c0      	nop			@ (mov r8, r8)
 8000abc:	40005c00 	.word	0x40005c00
 8000ac0:	40021000 	.word	0x40021000

08000ac4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ac8:	46c0      	nop			@ (mov r8, r8)
 8000aca:	e7fd      	b.n	8000ac8 <NMI_Handler+0x4>

08000acc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ad0:	46c0      	nop			@ (mov r8, r8)
 8000ad2:	e7fd      	b.n	8000ad0 <HardFault_Handler+0x4>

08000ad4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ad8:	46c0      	nop			@ (mov r8, r8)
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}

08000ade <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ae2:	46c0      	nop			@ (mov r8, r8)
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}

08000ae8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aec:	f000 f926 	bl	8000d3c <HAL_IncTick>
  /* TSL timing for ECS, DTO */
  TSL_tim_ProcessIT();
 8000af0:	f002 fe7c 	bl	80037ec <TSL_tim_ProcessIT>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af4:	46c0      	nop			@ (mov r8, r8)
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
	...

08000afc <TSC_IRQHandler>:

/**
  * @brief This function handles Touch sensing controller interrupt.
  */
void TSC_IRQHandler(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TSC_IRQn 0 */

  /* USER CODE END TSC_IRQn 0 */
  HAL_TSC_IRQHandler(&htsc);
 8000b00:	4b03      	ldr	r3, [pc, #12]	@ (8000b10 <TSC_IRQHandler+0x14>)
 8000b02:	0018      	movs	r0, r3
 8000b04:	f001 fb5e 	bl	80021c4 <HAL_TSC_IRQHandler>
  /* USER CODE BEGIN TSC_IRQn 1 */

  /* USER CODE END TSC_IRQn 1 */
}
 8000b08:	46c0      	nop			@ (mov r8, r8)
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	46c0      	nop			@ (mov r8, r8)
 8000b10:	200000a4 	.word	0x200000a4

08000b14 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b086      	sub	sp, #24
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	60f8      	str	r0, [r7, #12]
 8000b1c:	60b9      	str	r1, [r7, #8]
 8000b1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b20:	2300      	movs	r3, #0
 8000b22:	617b      	str	r3, [r7, #20]
 8000b24:	e00a      	b.n	8000b3c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b26:	e000      	b.n	8000b2a <_read+0x16>
 8000b28:	bf00      	nop
 8000b2a:	0001      	movs	r1, r0
 8000b2c:	68bb      	ldr	r3, [r7, #8]
 8000b2e:	1c5a      	adds	r2, r3, #1
 8000b30:	60ba      	str	r2, [r7, #8]
 8000b32:	b2ca      	uxtb	r2, r1
 8000b34:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	3301      	adds	r3, #1
 8000b3a:	617b      	str	r3, [r7, #20]
 8000b3c:	697a      	ldr	r2, [r7, #20]
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	429a      	cmp	r2, r3
 8000b42:	dbf0      	blt.n	8000b26 <_read+0x12>
  }

  return len;
 8000b44:	687b      	ldr	r3, [r7, #4]
}
 8000b46:	0018      	movs	r0, r3
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	b006      	add	sp, #24
 8000b4c:	bd80      	pop	{r7, pc}

08000b4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b4e:	b580      	push	{r7, lr}
 8000b50:	b086      	sub	sp, #24
 8000b52:	af00      	add	r7, sp, #0
 8000b54:	60f8      	str	r0, [r7, #12]
 8000b56:	60b9      	str	r1, [r7, #8]
 8000b58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	617b      	str	r3, [r7, #20]
 8000b5e:	e009      	b.n	8000b74 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	1c5a      	adds	r2, r3, #1
 8000b64:	60ba      	str	r2, [r7, #8]
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	0018      	movs	r0, r3
 8000b6a:	f7ff fe5b 	bl	8000824 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	3301      	adds	r3, #1
 8000b72:	617b      	str	r3, [r7, #20]
 8000b74:	697a      	ldr	r2, [r7, #20]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	dbf1      	blt.n	8000b60 <_write+0x12>
  }
  return len;
 8000b7c:	687b      	ldr	r3, [r7, #4]
}
 8000b7e:	0018      	movs	r0, r3
 8000b80:	46bd      	mov	sp, r7
 8000b82:	b006      	add	sp, #24
 8000b84:	bd80      	pop	{r7, pc}

08000b86 <_close>:

int _close(int file)
{
 8000b86:	b580      	push	{r7, lr}
 8000b88:	b082      	sub	sp, #8
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	425b      	negs	r3, r3
}
 8000b92:	0018      	movs	r0, r3
 8000b94:	46bd      	mov	sp, r7
 8000b96:	b002      	add	sp, #8
 8000b98:	bd80      	pop	{r7, pc}

08000b9a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b9a:	b580      	push	{r7, lr}
 8000b9c:	b082      	sub	sp, #8
 8000b9e:	af00      	add	r7, sp, #0
 8000ba0:	6078      	str	r0, [r7, #4]
 8000ba2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	2280      	movs	r2, #128	@ 0x80
 8000ba8:	0192      	lsls	r2, r2, #6
 8000baa:	605a      	str	r2, [r3, #4]
  return 0;
 8000bac:	2300      	movs	r3, #0
}
 8000bae:	0018      	movs	r0, r3
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	b002      	add	sp, #8
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <_isatty>:

int _isatty(int file)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b082      	sub	sp, #8
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bbe:	2301      	movs	r3, #1
}
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	b002      	add	sp, #8
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60f8      	str	r0, [r7, #12]
 8000bd0:	60b9      	str	r1, [r7, #8]
 8000bd2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bd4:	2300      	movs	r3, #0
}
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	b004      	add	sp, #16
 8000bdc:	bd80      	pop	{r7, pc}
	...

08000be0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b086      	sub	sp, #24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000be8:	4a14      	ldr	r2, [pc, #80]	@ (8000c3c <_sbrk+0x5c>)
 8000bea:	4b15      	ldr	r3, [pc, #84]	@ (8000c40 <_sbrk+0x60>)
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bf4:	4b13      	ldr	r3, [pc, #76]	@ (8000c44 <_sbrk+0x64>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d102      	bne.n	8000c02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bfc:	4b11      	ldr	r3, [pc, #68]	@ (8000c44 <_sbrk+0x64>)
 8000bfe:	4a12      	ldr	r2, [pc, #72]	@ (8000c48 <_sbrk+0x68>)
 8000c00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c02:	4b10      	ldr	r3, [pc, #64]	@ (8000c44 <_sbrk+0x64>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	18d3      	adds	r3, r2, r3
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d207      	bcs.n	8000c20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c10:	f003 fcd6 	bl	80045c0 <__errno>
 8000c14:	0003      	movs	r3, r0
 8000c16:	220c      	movs	r2, #12
 8000c18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	425b      	negs	r3, r3
 8000c1e:	e009      	b.n	8000c34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c20:	4b08      	ldr	r3, [pc, #32]	@ (8000c44 <_sbrk+0x64>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c26:	4b07      	ldr	r3, [pc, #28]	@ (8000c44 <_sbrk+0x64>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	18d2      	adds	r2, r2, r3
 8000c2e:	4b05      	ldr	r3, [pc, #20]	@ (8000c44 <_sbrk+0x64>)
 8000c30:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000c32:	68fb      	ldr	r3, [r7, #12]
}
 8000c34:	0018      	movs	r0, r3
 8000c36:	46bd      	mov	sp, r7
 8000c38:	b006      	add	sp, #24
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	20004000 	.word	0x20004000
 8000c40:	00000400 	.word	0x00000400
 8000c44:	20000510 	.word	0x20000510
 8000c48:	200006d8 	.word	0x200006d8

08000c4c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000c50:	46c0      	nop			@ (mov r8, r8)
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
	...

08000c58 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c58:	480d      	ldr	r0, [pc, #52]	@ (8000c90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c5a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c5c:	f7ff fff6 	bl	8000c4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c60:	480c      	ldr	r0, [pc, #48]	@ (8000c94 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c62:	490d      	ldr	r1, [pc, #52]	@ (8000c98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c64:	4a0d      	ldr	r2, [pc, #52]	@ (8000c9c <LoopForever+0xe>)
  movs r3, #0
 8000c66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c68:	e002      	b.n	8000c70 <LoopCopyDataInit>

08000c6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c6e:	3304      	adds	r3, #4

08000c70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c74:	d3f9      	bcc.n	8000c6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c76:	4a0a      	ldr	r2, [pc, #40]	@ (8000ca0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c78:	4c0a      	ldr	r4, [pc, #40]	@ (8000ca4 <LoopForever+0x16>)
  movs r3, #0
 8000c7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c7c:	e001      	b.n	8000c82 <LoopFillZerobss>

08000c7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c80:	3204      	adds	r2, #4

08000c82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c84:	d3fb      	bcc.n	8000c7e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c86:	f003 fca1 	bl	80045cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c8a:	f7ff fbbd 	bl	8000408 <main>

08000c8e <LoopForever>:

LoopForever:
    b LoopForever
 8000c8e:	e7fe      	b.n	8000c8e <LoopForever>
  ldr   r0, =_estack
 8000c90:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000c94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c98:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8000c9c:	080053d4 	.word	0x080053d4
  ldr r2, =_sbss
 8000ca0:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8000ca4:	200006d8 	.word	0x200006d8

08000ca8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ca8:	e7fe      	b.n	8000ca8 <ADC1_COMP_IRQHandler>
	...

08000cac <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cb0:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <HAL_Init+0x24>)
 8000cb2:	681a      	ldr	r2, [r3, #0]
 8000cb4:	4b06      	ldr	r3, [pc, #24]	@ (8000cd0 <HAL_Init+0x24>)
 8000cb6:	2110      	movs	r1, #16
 8000cb8:	430a      	orrs	r2, r1
 8000cba:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	f000 f809 	bl	8000cd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cc2:	f7ff fdc7 	bl	8000854 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cc6:	2300      	movs	r3, #0
}
 8000cc8:	0018      	movs	r0, r3
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	46c0      	nop			@ (mov r8, r8)
 8000cd0:	40022000 	.word	0x40022000

08000cd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cd4:	b590      	push	{r4, r7, lr}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cdc:	4b14      	ldr	r3, [pc, #80]	@ (8000d30 <HAL_InitTick+0x5c>)
 8000cde:	681c      	ldr	r4, [r3, #0]
 8000ce0:	4b14      	ldr	r3, [pc, #80]	@ (8000d34 <HAL_InitTick+0x60>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	0019      	movs	r1, r3
 8000ce6:	23fa      	movs	r3, #250	@ 0xfa
 8000ce8:	0098      	lsls	r0, r3, #2
 8000cea:	f7ff fa17 	bl	800011c <__udivsi3>
 8000cee:	0003      	movs	r3, r0
 8000cf0:	0019      	movs	r1, r3
 8000cf2:	0020      	movs	r0, r4
 8000cf4:	f7ff fa12 	bl	800011c <__udivsi3>
 8000cf8:	0003      	movs	r3, r0
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	f000 f92f 	bl	8000f5e <HAL_SYSTICK_Config>
 8000d00:	1e03      	subs	r3, r0, #0
 8000d02:	d001      	beq.n	8000d08 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000d04:	2301      	movs	r3, #1
 8000d06:	e00f      	b.n	8000d28 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	2b03      	cmp	r3, #3
 8000d0c:	d80b      	bhi.n	8000d26 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d0e:	6879      	ldr	r1, [r7, #4]
 8000d10:	2301      	movs	r3, #1
 8000d12:	425b      	negs	r3, r3
 8000d14:	2200      	movs	r2, #0
 8000d16:	0018      	movs	r0, r3
 8000d18:	f000 f8fc 	bl	8000f14 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d1c:	4b06      	ldr	r3, [pc, #24]	@ (8000d38 <HAL_InitTick+0x64>)
 8000d1e:	687a      	ldr	r2, [r7, #4]
 8000d20:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000d22:	2300      	movs	r3, #0
 8000d24:	e000      	b.n	8000d28 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
}
 8000d28:	0018      	movs	r0, r3
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	b003      	add	sp, #12
 8000d2e:	bd90      	pop	{r4, r7, pc}
 8000d30:	20000000 	.word	0x20000000
 8000d34:	20000008 	.word	0x20000008
 8000d38:	20000004 	.word	0x20000004

08000d3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d40:	4b05      	ldr	r3, [pc, #20]	@ (8000d58 <HAL_IncTick+0x1c>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	001a      	movs	r2, r3
 8000d46:	4b05      	ldr	r3, [pc, #20]	@ (8000d5c <HAL_IncTick+0x20>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	18d2      	adds	r2, r2, r3
 8000d4c:	4b03      	ldr	r3, [pc, #12]	@ (8000d5c <HAL_IncTick+0x20>)
 8000d4e:	601a      	str	r2, [r3, #0]
}
 8000d50:	46c0      	nop			@ (mov r8, r8)
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	46c0      	nop			@ (mov r8, r8)
 8000d58:	20000008 	.word	0x20000008
 8000d5c:	20000514 	.word	0x20000514

08000d60 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  return uwTick;
 8000d64:	4b02      	ldr	r3, [pc, #8]	@ (8000d70 <HAL_GetTick+0x10>)
 8000d66:	681b      	ldr	r3, [r3, #0]
}
 8000d68:	0018      	movs	r0, r3
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	46c0      	nop			@ (mov r8, r8)
 8000d70:	20000514 	.word	0x20000514

08000d74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d7c:	f7ff fff0 	bl	8000d60 <HAL_GetTick>
 8000d80:	0003      	movs	r3, r0
 8000d82:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	d005      	beq.n	8000d9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000db8 <HAL_Delay+0x44>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	001a      	movs	r2, r3
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	189b      	adds	r3, r3, r2
 8000d98:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000d9a:	46c0      	nop			@ (mov r8, r8)
 8000d9c:	f7ff ffe0 	bl	8000d60 <HAL_GetTick>
 8000da0:	0002      	movs	r2, r0
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	1ad3      	subs	r3, r2, r3
 8000da6:	68fa      	ldr	r2, [r7, #12]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	d8f7      	bhi.n	8000d9c <HAL_Delay+0x28>
  {
  }
}
 8000dac:	46c0      	nop			@ (mov r8, r8)
 8000dae:	46c0      	nop			@ (mov r8, r8)
 8000db0:	46bd      	mov	sp, r7
 8000db2:	b004      	add	sp, #16
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	46c0      	nop			@ (mov r8, r8)
 8000db8:	20000008 	.word	0x20000008

08000dbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	0002      	movs	r2, r0
 8000dc4:	1dfb      	adds	r3, r7, #7
 8000dc6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000dc8:	1dfb      	adds	r3, r7, #7
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	2b7f      	cmp	r3, #127	@ 0x7f
 8000dce:	d809      	bhi.n	8000de4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dd0:	1dfb      	adds	r3, r7, #7
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	001a      	movs	r2, r3
 8000dd6:	231f      	movs	r3, #31
 8000dd8:	401a      	ands	r2, r3
 8000dda:	4b04      	ldr	r3, [pc, #16]	@ (8000dec <__NVIC_EnableIRQ+0x30>)
 8000ddc:	2101      	movs	r1, #1
 8000dde:	4091      	lsls	r1, r2
 8000de0:	000a      	movs	r2, r1
 8000de2:	601a      	str	r2, [r3, #0]
  }
}
 8000de4:	46c0      	nop			@ (mov r8, r8)
 8000de6:	46bd      	mov	sp, r7
 8000de8:	b002      	add	sp, #8
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	e000e100 	.word	0xe000e100

08000df0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000df0:	b590      	push	{r4, r7, lr}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	0002      	movs	r2, r0
 8000df8:	6039      	str	r1, [r7, #0]
 8000dfa:	1dfb      	adds	r3, r7, #7
 8000dfc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000dfe:	1dfb      	adds	r3, r7, #7
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e04:	d828      	bhi.n	8000e58 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e06:	4a2f      	ldr	r2, [pc, #188]	@ (8000ec4 <__NVIC_SetPriority+0xd4>)
 8000e08:	1dfb      	adds	r3, r7, #7
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	b25b      	sxtb	r3, r3
 8000e0e:	089b      	lsrs	r3, r3, #2
 8000e10:	33c0      	adds	r3, #192	@ 0xc0
 8000e12:	009b      	lsls	r3, r3, #2
 8000e14:	589b      	ldr	r3, [r3, r2]
 8000e16:	1dfa      	adds	r2, r7, #7
 8000e18:	7812      	ldrb	r2, [r2, #0]
 8000e1a:	0011      	movs	r1, r2
 8000e1c:	2203      	movs	r2, #3
 8000e1e:	400a      	ands	r2, r1
 8000e20:	00d2      	lsls	r2, r2, #3
 8000e22:	21ff      	movs	r1, #255	@ 0xff
 8000e24:	4091      	lsls	r1, r2
 8000e26:	000a      	movs	r2, r1
 8000e28:	43d2      	mvns	r2, r2
 8000e2a:	401a      	ands	r2, r3
 8000e2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	019b      	lsls	r3, r3, #6
 8000e32:	22ff      	movs	r2, #255	@ 0xff
 8000e34:	401a      	ands	r2, r3
 8000e36:	1dfb      	adds	r3, r7, #7
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	0018      	movs	r0, r3
 8000e3c:	2303      	movs	r3, #3
 8000e3e:	4003      	ands	r3, r0
 8000e40:	00db      	lsls	r3, r3, #3
 8000e42:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e44:	481f      	ldr	r0, [pc, #124]	@ (8000ec4 <__NVIC_SetPriority+0xd4>)
 8000e46:	1dfb      	adds	r3, r7, #7
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	b25b      	sxtb	r3, r3
 8000e4c:	089b      	lsrs	r3, r3, #2
 8000e4e:	430a      	orrs	r2, r1
 8000e50:	33c0      	adds	r3, #192	@ 0xc0
 8000e52:	009b      	lsls	r3, r3, #2
 8000e54:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e56:	e031      	b.n	8000ebc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e58:	4a1b      	ldr	r2, [pc, #108]	@ (8000ec8 <__NVIC_SetPriority+0xd8>)
 8000e5a:	1dfb      	adds	r3, r7, #7
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	0019      	movs	r1, r3
 8000e60:	230f      	movs	r3, #15
 8000e62:	400b      	ands	r3, r1
 8000e64:	3b08      	subs	r3, #8
 8000e66:	089b      	lsrs	r3, r3, #2
 8000e68:	3306      	adds	r3, #6
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	18d3      	adds	r3, r2, r3
 8000e6e:	3304      	adds	r3, #4
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	1dfa      	adds	r2, r7, #7
 8000e74:	7812      	ldrb	r2, [r2, #0]
 8000e76:	0011      	movs	r1, r2
 8000e78:	2203      	movs	r2, #3
 8000e7a:	400a      	ands	r2, r1
 8000e7c:	00d2      	lsls	r2, r2, #3
 8000e7e:	21ff      	movs	r1, #255	@ 0xff
 8000e80:	4091      	lsls	r1, r2
 8000e82:	000a      	movs	r2, r1
 8000e84:	43d2      	mvns	r2, r2
 8000e86:	401a      	ands	r2, r3
 8000e88:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	019b      	lsls	r3, r3, #6
 8000e8e:	22ff      	movs	r2, #255	@ 0xff
 8000e90:	401a      	ands	r2, r3
 8000e92:	1dfb      	adds	r3, r7, #7
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	0018      	movs	r0, r3
 8000e98:	2303      	movs	r3, #3
 8000e9a:	4003      	ands	r3, r0
 8000e9c:	00db      	lsls	r3, r3, #3
 8000e9e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ea0:	4809      	ldr	r0, [pc, #36]	@ (8000ec8 <__NVIC_SetPriority+0xd8>)
 8000ea2:	1dfb      	adds	r3, r7, #7
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	001c      	movs	r4, r3
 8000ea8:	230f      	movs	r3, #15
 8000eaa:	4023      	ands	r3, r4
 8000eac:	3b08      	subs	r3, #8
 8000eae:	089b      	lsrs	r3, r3, #2
 8000eb0:	430a      	orrs	r2, r1
 8000eb2:	3306      	adds	r3, #6
 8000eb4:	009b      	lsls	r3, r3, #2
 8000eb6:	18c3      	adds	r3, r0, r3
 8000eb8:	3304      	adds	r3, #4
 8000eba:	601a      	str	r2, [r3, #0]
}
 8000ebc:	46c0      	nop			@ (mov r8, r8)
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	b003      	add	sp, #12
 8000ec2:	bd90      	pop	{r4, r7, pc}
 8000ec4:	e000e100 	.word	0xe000e100
 8000ec8:	e000ed00 	.word	0xe000ed00

08000ecc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	1e5a      	subs	r2, r3, #1
 8000ed8:	2380      	movs	r3, #128	@ 0x80
 8000eda:	045b      	lsls	r3, r3, #17
 8000edc:	429a      	cmp	r2, r3
 8000ede:	d301      	bcc.n	8000ee4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	e010      	b.n	8000f06 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8000f10 <SysTick_Config+0x44>)
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	3a01      	subs	r2, #1
 8000eea:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eec:	2301      	movs	r3, #1
 8000eee:	425b      	negs	r3, r3
 8000ef0:	2103      	movs	r1, #3
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	f7ff ff7c 	bl	8000df0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ef8:	4b05      	ldr	r3, [pc, #20]	@ (8000f10 <SysTick_Config+0x44>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000efe:	4b04      	ldr	r3, [pc, #16]	@ (8000f10 <SysTick_Config+0x44>)
 8000f00:	2207      	movs	r2, #7
 8000f02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	0018      	movs	r0, r3
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	b002      	add	sp, #8
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	46c0      	nop			@ (mov r8, r8)
 8000f10:	e000e010 	.word	0xe000e010

08000f14 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60b9      	str	r1, [r7, #8]
 8000f1c:	607a      	str	r2, [r7, #4]
 8000f1e:	210f      	movs	r1, #15
 8000f20:	187b      	adds	r3, r7, r1
 8000f22:	1c02      	adds	r2, r0, #0
 8000f24:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000f26:	68ba      	ldr	r2, [r7, #8]
 8000f28:	187b      	adds	r3, r7, r1
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	b25b      	sxtb	r3, r3
 8000f2e:	0011      	movs	r1, r2
 8000f30:	0018      	movs	r0, r3
 8000f32:	f7ff ff5d 	bl	8000df0 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000f36:	46c0      	nop			@ (mov r8, r8)
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	b004      	add	sp, #16
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	0002      	movs	r2, r0
 8000f46:	1dfb      	adds	r3, r7, #7
 8000f48:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f4a:	1dfb      	adds	r3, r7, #7
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	b25b      	sxtb	r3, r3
 8000f50:	0018      	movs	r0, r3
 8000f52:	f7ff ff33 	bl	8000dbc <__NVIC_EnableIRQ>
}
 8000f56:	46c0      	nop			@ (mov r8, r8)
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	b002      	add	sp, #8
 8000f5c:	bd80      	pop	{r7, pc}

08000f5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b082      	sub	sp, #8
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	0018      	movs	r0, r3
 8000f6a:	f7ff ffaf 	bl	8000ecc <SysTick_Config>
 8000f6e:	0003      	movs	r3, r0
}
 8000f70:	0018      	movs	r0, r3
 8000f72:	46bd      	mov	sp, r7
 8000f74:	b002      	add	sp, #8
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f82:	2300      	movs	r3, #0
 8000f84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f86:	e155      	b.n	8001234 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	697a      	ldr	r2, [r7, #20]
 8000f90:	4091      	lsls	r1, r2
 8000f92:	000a      	movs	r2, r1
 8000f94:	4013      	ands	r3, r2
 8000f96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d100      	bne.n	8000fa0 <HAL_GPIO_Init+0x28>
 8000f9e:	e146      	b.n	800122e <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	2203      	movs	r2, #3
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d005      	beq.n	8000fb8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	2203      	movs	r2, #3
 8000fb2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fb4:	2b02      	cmp	r3, #2
 8000fb6:	d130      	bne.n	800101a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	005b      	lsls	r3, r3, #1
 8000fc2:	2203      	movs	r2, #3
 8000fc4:	409a      	lsls	r2, r3
 8000fc6:	0013      	movs	r3, r2
 8000fc8:	43da      	mvns	r2, r3
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	68da      	ldr	r2, [r3, #12]
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	409a      	lsls	r2, r3
 8000fda:	0013      	movs	r3, r2
 8000fdc:	693a      	ldr	r2, [r7, #16]
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	693a      	ldr	r2, [r7, #16]
 8000fe6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fee:	2201      	movs	r2, #1
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	409a      	lsls	r2, r3
 8000ff4:	0013      	movs	r3, r2
 8000ff6:	43da      	mvns	r2, r3
 8000ff8:	693b      	ldr	r3, [r7, #16]
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	091b      	lsrs	r3, r3, #4
 8001004:	2201      	movs	r2, #1
 8001006:	401a      	ands	r2, r3
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	409a      	lsls	r2, r3
 800100c:	0013      	movs	r3, r2
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	4313      	orrs	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	2203      	movs	r2, #3
 8001020:	4013      	ands	r3, r2
 8001022:	2b03      	cmp	r3, #3
 8001024:	d017      	beq.n	8001056 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	68db      	ldr	r3, [r3, #12]
 800102a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	2203      	movs	r2, #3
 8001032:	409a      	lsls	r2, r3
 8001034:	0013      	movs	r3, r2
 8001036:	43da      	mvns	r2, r3
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	4013      	ands	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	689a      	ldr	r2, [r3, #8]
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	409a      	lsls	r2, r3
 8001048:	0013      	movs	r3, r2
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	4313      	orrs	r3, r2
 800104e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	2203      	movs	r2, #3
 800105c:	4013      	ands	r3, r2
 800105e:	2b02      	cmp	r3, #2
 8001060:	d123      	bne.n	80010aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	08da      	lsrs	r2, r3, #3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	3208      	adds	r2, #8
 800106a:	0092      	lsls	r2, r2, #2
 800106c:	58d3      	ldr	r3, [r2, r3]
 800106e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	2207      	movs	r2, #7
 8001074:	4013      	ands	r3, r2
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	220f      	movs	r2, #15
 800107a:	409a      	lsls	r2, r3
 800107c:	0013      	movs	r3, r2
 800107e:	43da      	mvns	r2, r3
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	4013      	ands	r3, r2
 8001084:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	691a      	ldr	r2, [r3, #16]
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	2107      	movs	r1, #7
 800108e:	400b      	ands	r3, r1
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	409a      	lsls	r2, r3
 8001094:	0013      	movs	r3, r2
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	4313      	orrs	r3, r2
 800109a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	08da      	lsrs	r2, r3, #3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	3208      	adds	r2, #8
 80010a4:	0092      	lsls	r2, r2, #2
 80010a6:	6939      	ldr	r1, [r7, #16]
 80010a8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	2203      	movs	r2, #3
 80010b6:	409a      	lsls	r2, r3
 80010b8:	0013      	movs	r3, r2
 80010ba:	43da      	mvns	r2, r3
 80010bc:	693b      	ldr	r3, [r7, #16]
 80010be:	4013      	ands	r3, r2
 80010c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	2203      	movs	r2, #3
 80010c8:	401a      	ands	r2, r3
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	005b      	lsls	r3, r3, #1
 80010ce:	409a      	lsls	r2, r3
 80010d0:	0013      	movs	r3, r2
 80010d2:	693a      	ldr	r2, [r7, #16]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685a      	ldr	r2, [r3, #4]
 80010e2:	23c0      	movs	r3, #192	@ 0xc0
 80010e4:	029b      	lsls	r3, r3, #10
 80010e6:	4013      	ands	r3, r2
 80010e8:	d100      	bne.n	80010ec <HAL_GPIO_Init+0x174>
 80010ea:	e0a0      	b.n	800122e <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ec:	4b57      	ldr	r3, [pc, #348]	@ (800124c <HAL_GPIO_Init+0x2d4>)
 80010ee:	699a      	ldr	r2, [r3, #24]
 80010f0:	4b56      	ldr	r3, [pc, #344]	@ (800124c <HAL_GPIO_Init+0x2d4>)
 80010f2:	2101      	movs	r1, #1
 80010f4:	430a      	orrs	r2, r1
 80010f6:	619a      	str	r2, [r3, #24]
 80010f8:	4b54      	ldr	r3, [pc, #336]	@ (800124c <HAL_GPIO_Init+0x2d4>)
 80010fa:	699b      	ldr	r3, [r3, #24]
 80010fc:	2201      	movs	r2, #1
 80010fe:	4013      	ands	r3, r2
 8001100:	60bb      	str	r3, [r7, #8]
 8001102:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001104:	4a52      	ldr	r2, [pc, #328]	@ (8001250 <HAL_GPIO_Init+0x2d8>)
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	089b      	lsrs	r3, r3, #2
 800110a:	3302      	adds	r3, #2
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	589b      	ldr	r3, [r3, r2]
 8001110:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	2203      	movs	r2, #3
 8001116:	4013      	ands	r3, r2
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	220f      	movs	r2, #15
 800111c:	409a      	lsls	r2, r3
 800111e:	0013      	movs	r3, r2
 8001120:	43da      	mvns	r2, r3
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	4013      	ands	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	2390      	movs	r3, #144	@ 0x90
 800112c:	05db      	lsls	r3, r3, #23
 800112e:	429a      	cmp	r2, r3
 8001130:	d019      	beq.n	8001166 <HAL_GPIO_Init+0x1ee>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a47      	ldr	r2, [pc, #284]	@ (8001254 <HAL_GPIO_Init+0x2dc>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d013      	beq.n	8001162 <HAL_GPIO_Init+0x1ea>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a46      	ldr	r2, [pc, #280]	@ (8001258 <HAL_GPIO_Init+0x2e0>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d00d      	beq.n	800115e <HAL_GPIO_Init+0x1e6>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a45      	ldr	r2, [pc, #276]	@ (800125c <HAL_GPIO_Init+0x2e4>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d007      	beq.n	800115a <HAL_GPIO_Init+0x1e2>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a44      	ldr	r2, [pc, #272]	@ (8001260 <HAL_GPIO_Init+0x2e8>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d101      	bne.n	8001156 <HAL_GPIO_Init+0x1de>
 8001152:	2304      	movs	r3, #4
 8001154:	e008      	b.n	8001168 <HAL_GPIO_Init+0x1f0>
 8001156:	2305      	movs	r3, #5
 8001158:	e006      	b.n	8001168 <HAL_GPIO_Init+0x1f0>
 800115a:	2303      	movs	r3, #3
 800115c:	e004      	b.n	8001168 <HAL_GPIO_Init+0x1f0>
 800115e:	2302      	movs	r3, #2
 8001160:	e002      	b.n	8001168 <HAL_GPIO_Init+0x1f0>
 8001162:	2301      	movs	r3, #1
 8001164:	e000      	b.n	8001168 <HAL_GPIO_Init+0x1f0>
 8001166:	2300      	movs	r3, #0
 8001168:	697a      	ldr	r2, [r7, #20]
 800116a:	2103      	movs	r1, #3
 800116c:	400a      	ands	r2, r1
 800116e:	0092      	lsls	r2, r2, #2
 8001170:	4093      	lsls	r3, r2
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	4313      	orrs	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001178:	4935      	ldr	r1, [pc, #212]	@ (8001250 <HAL_GPIO_Init+0x2d8>)
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	089b      	lsrs	r3, r3, #2
 800117e:	3302      	adds	r3, #2
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	693a      	ldr	r2, [r7, #16]
 8001184:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001186:	4b37      	ldr	r3, [pc, #220]	@ (8001264 <HAL_GPIO_Init+0x2ec>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	43da      	mvns	r2, r3
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	4013      	ands	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685a      	ldr	r2, [r3, #4]
 800119a:	2380      	movs	r3, #128	@ 0x80
 800119c:	035b      	lsls	r3, r3, #13
 800119e:	4013      	ands	r3, r2
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80011aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001264 <HAL_GPIO_Init+0x2ec>)
 80011ac:	693a      	ldr	r2, [r7, #16]
 80011ae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80011b0:	4b2c      	ldr	r3, [pc, #176]	@ (8001264 <HAL_GPIO_Init+0x2ec>)
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	43da      	mvns	r2, r3
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	4013      	ands	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685a      	ldr	r2, [r3, #4]
 80011c4:	2380      	movs	r3, #128	@ 0x80
 80011c6:	039b      	lsls	r3, r3, #14
 80011c8:	4013      	ands	r3, r2
 80011ca:	d003      	beq.n	80011d4 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80011d4:	4b23      	ldr	r3, [pc, #140]	@ (8001264 <HAL_GPIO_Init+0x2ec>)
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80011da:	4b22      	ldr	r3, [pc, #136]	@ (8001264 <HAL_GPIO_Init+0x2ec>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	43da      	mvns	r2, r3
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	4013      	ands	r3, r2
 80011e8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685a      	ldr	r2, [r3, #4]
 80011ee:	2380      	movs	r3, #128	@ 0x80
 80011f0:	029b      	lsls	r3, r3, #10
 80011f2:	4013      	ands	r3, r2
 80011f4:	d003      	beq.n	80011fe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80011fe:	4b19      	ldr	r3, [pc, #100]	@ (8001264 <HAL_GPIO_Init+0x2ec>)
 8001200:	693a      	ldr	r2, [r7, #16]
 8001202:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001204:	4b17      	ldr	r3, [pc, #92]	@ (8001264 <HAL_GPIO_Init+0x2ec>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	43da      	mvns	r2, r3
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	4013      	ands	r3, r2
 8001212:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685a      	ldr	r2, [r3, #4]
 8001218:	2380      	movs	r3, #128	@ 0x80
 800121a:	025b      	lsls	r3, r3, #9
 800121c:	4013      	ands	r3, r2
 800121e:	d003      	beq.n	8001228 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001220:	693a      	ldr	r2, [r7, #16]
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	4313      	orrs	r3, r2
 8001226:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001228:	4b0e      	ldr	r3, [pc, #56]	@ (8001264 <HAL_GPIO_Init+0x2ec>)
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	3301      	adds	r3, #1
 8001232:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	40da      	lsrs	r2, r3
 800123c:	1e13      	subs	r3, r2, #0
 800123e:	d000      	beq.n	8001242 <HAL_GPIO_Init+0x2ca>
 8001240:	e6a2      	b.n	8000f88 <HAL_GPIO_Init+0x10>
  } 
}
 8001242:	46c0      	nop			@ (mov r8, r8)
 8001244:	46c0      	nop			@ (mov r8, r8)
 8001246:	46bd      	mov	sp, r7
 8001248:	b006      	add	sp, #24
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40021000 	.word	0x40021000
 8001250:	40010000 	.word	0x40010000
 8001254:	48000400 	.word	0x48000400
 8001258:	48000800 	.word	0x48000800
 800125c:	48000c00 	.word	0x48000c00
 8001260:	48001000 	.word	0x48001000
 8001264:	40010400 	.word	0x40010400

08001268 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	0008      	movs	r0, r1
 8001272:	0011      	movs	r1, r2
 8001274:	1cbb      	adds	r3, r7, #2
 8001276:	1c02      	adds	r2, r0, #0
 8001278:	801a      	strh	r2, [r3, #0]
 800127a:	1c7b      	adds	r3, r7, #1
 800127c:	1c0a      	adds	r2, r1, #0
 800127e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001280:	1c7b      	adds	r3, r7, #1
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d004      	beq.n	8001292 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001288:	1cbb      	adds	r3, r7, #2
 800128a:	881a      	ldrh	r2, [r3, #0]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001290:	e003      	b.n	800129a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001292:	1cbb      	adds	r3, r7, #2
 8001294:	881a      	ldrh	r2, [r3, #0]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800129a:	46c0      	nop			@ (mov r8, r8)
 800129c:	46bd      	mov	sp, r7
 800129e:	b002      	add	sp, #8
 80012a0:	bd80      	pop	{r7, pc}
	...

080012a4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80012a4:	b590      	push	{r4, r7, lr}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e0e4      	b.n	8001480 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a73      	ldr	r2, [pc, #460]	@ (8001488 <HAL_PCD_Init+0x1e4>)
 80012ba:	5c9b      	ldrb	r3, [r3, r2]
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d108      	bne.n	80012d4 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	23a4      	movs	r3, #164	@ 0xa4
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	2100      	movs	r1, #0
 80012ca:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	0018      	movs	r0, r3
 80012d0:	f7ff fbd8 	bl	8000a84 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4a6c      	ldr	r2, [pc, #432]	@ (8001488 <HAL_PCD_Init+0x1e4>)
 80012d8:	2103      	movs	r1, #3
 80012da:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	0018      	movs	r0, r3
 80012e2:	f001 fc75 	bl	8002bd0 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012e6:	230f      	movs	r3, #15
 80012e8:	18fb      	adds	r3, r7, r3
 80012ea:	2200      	movs	r2, #0
 80012ec:	701a      	strb	r2, [r3, #0]
 80012ee:	e047      	b.n	8001380 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80012f0:	200f      	movs	r0, #15
 80012f2:	183b      	adds	r3, r7, r0
 80012f4:	781a      	ldrb	r2, [r3, #0]
 80012f6:	6879      	ldr	r1, [r7, #4]
 80012f8:	0013      	movs	r3, r2
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	189b      	adds	r3, r3, r2
 80012fe:	00db      	lsls	r3, r3, #3
 8001300:	18cb      	adds	r3, r1, r3
 8001302:	3311      	adds	r3, #17
 8001304:	2201      	movs	r2, #1
 8001306:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001308:	183b      	adds	r3, r7, r0
 800130a:	781a      	ldrb	r2, [r3, #0]
 800130c:	6879      	ldr	r1, [r7, #4]
 800130e:	0013      	movs	r3, r2
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	189b      	adds	r3, r3, r2
 8001314:	00db      	lsls	r3, r3, #3
 8001316:	18cb      	adds	r3, r1, r3
 8001318:	3310      	adds	r3, #16
 800131a:	183a      	adds	r2, r7, r0
 800131c:	7812      	ldrb	r2, [r2, #0]
 800131e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001320:	183b      	adds	r3, r7, r0
 8001322:	781a      	ldrb	r2, [r3, #0]
 8001324:	6879      	ldr	r1, [r7, #4]
 8001326:	0013      	movs	r3, r2
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	189b      	adds	r3, r3, r2
 800132c:	00db      	lsls	r3, r3, #3
 800132e:	18cb      	adds	r3, r1, r3
 8001330:	3313      	adds	r3, #19
 8001332:	2200      	movs	r2, #0
 8001334:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001336:	183b      	adds	r3, r7, r0
 8001338:	781a      	ldrb	r2, [r3, #0]
 800133a:	6879      	ldr	r1, [r7, #4]
 800133c:	0013      	movs	r3, r2
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	189b      	adds	r3, r3, r2
 8001342:	00db      	lsls	r3, r3, #3
 8001344:	18cb      	adds	r3, r1, r3
 8001346:	3320      	adds	r3, #32
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800134c:	183b      	adds	r3, r7, r0
 800134e:	781a      	ldrb	r2, [r3, #0]
 8001350:	6879      	ldr	r1, [r7, #4]
 8001352:	0013      	movs	r3, r2
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	189b      	adds	r3, r3, r2
 8001358:	00db      	lsls	r3, r3, #3
 800135a:	18cb      	adds	r3, r1, r3
 800135c:	3324      	adds	r3, #36	@ 0x24
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001362:	183b      	adds	r3, r7, r0
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	6879      	ldr	r1, [r7, #4]
 8001368:	1c5a      	adds	r2, r3, #1
 800136a:	0013      	movs	r3, r2
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	189b      	adds	r3, r3, r2
 8001370:	00db      	lsls	r3, r3, #3
 8001372:	2200      	movs	r2, #0
 8001374:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001376:	183b      	adds	r3, r7, r0
 8001378:	781a      	ldrb	r2, [r3, #0]
 800137a:	183b      	adds	r3, r7, r0
 800137c:	3201      	adds	r2, #1
 800137e:	701a      	strb	r2, [r3, #0]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	791b      	ldrb	r3, [r3, #4]
 8001384:	210f      	movs	r1, #15
 8001386:	187a      	adds	r2, r7, r1
 8001388:	7812      	ldrb	r2, [r2, #0]
 800138a:	429a      	cmp	r2, r3
 800138c:	d3b0      	bcc.n	80012f0 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800138e:	187b      	adds	r3, r7, r1
 8001390:	2200      	movs	r2, #0
 8001392:	701a      	strb	r2, [r3, #0]
 8001394:	e056      	b.n	8001444 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001396:	240f      	movs	r4, #15
 8001398:	193b      	adds	r3, r7, r4
 800139a:	781a      	ldrb	r2, [r3, #0]
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	2352      	movs	r3, #82	@ 0x52
 80013a0:	33ff      	adds	r3, #255	@ 0xff
 80013a2:	0019      	movs	r1, r3
 80013a4:	0013      	movs	r3, r2
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	189b      	adds	r3, r3, r2
 80013aa:	00db      	lsls	r3, r3, #3
 80013ac:	18c3      	adds	r3, r0, r3
 80013ae:	185b      	adds	r3, r3, r1
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80013b4:	193b      	adds	r3, r7, r4
 80013b6:	781a      	ldrb	r2, [r3, #0]
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	23a8      	movs	r3, #168	@ 0xa8
 80013bc:	0059      	lsls	r1, r3, #1
 80013be:	0013      	movs	r3, r2
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	189b      	adds	r3, r3, r2
 80013c4:	00db      	lsls	r3, r3, #3
 80013c6:	18c3      	adds	r3, r0, r3
 80013c8:	185b      	adds	r3, r3, r1
 80013ca:	193a      	adds	r2, r7, r4
 80013cc:	7812      	ldrb	r2, [r2, #0]
 80013ce:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80013d0:	193b      	adds	r3, r7, r4
 80013d2:	781a      	ldrb	r2, [r3, #0]
 80013d4:	6878      	ldr	r0, [r7, #4]
 80013d6:	2354      	movs	r3, #84	@ 0x54
 80013d8:	33ff      	adds	r3, #255	@ 0xff
 80013da:	0019      	movs	r1, r3
 80013dc:	0013      	movs	r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	189b      	adds	r3, r3, r2
 80013e2:	00db      	lsls	r3, r3, #3
 80013e4:	18c3      	adds	r3, r0, r3
 80013e6:	185b      	adds	r3, r3, r1
 80013e8:	2200      	movs	r2, #0
 80013ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80013ec:	193b      	adds	r3, r7, r4
 80013ee:	781a      	ldrb	r2, [r3, #0]
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	23b0      	movs	r3, #176	@ 0xb0
 80013f4:	0059      	lsls	r1, r3, #1
 80013f6:	0013      	movs	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	189b      	adds	r3, r3, r2
 80013fc:	00db      	lsls	r3, r3, #3
 80013fe:	18c3      	adds	r3, r0, r3
 8001400:	185b      	adds	r3, r3, r1
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001406:	193b      	adds	r3, r7, r4
 8001408:	781a      	ldrb	r2, [r3, #0]
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	23b2      	movs	r3, #178	@ 0xb2
 800140e:	0059      	lsls	r1, r3, #1
 8001410:	0013      	movs	r3, r2
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	189b      	adds	r3, r3, r2
 8001416:	00db      	lsls	r3, r3, #3
 8001418:	18c3      	adds	r3, r0, r3
 800141a:	185b      	adds	r3, r3, r1
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001420:	193b      	adds	r3, r7, r4
 8001422:	781a      	ldrb	r2, [r3, #0]
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	23b4      	movs	r3, #180	@ 0xb4
 8001428:	0059      	lsls	r1, r3, #1
 800142a:	0013      	movs	r3, r2
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	189b      	adds	r3, r3, r2
 8001430:	00db      	lsls	r3, r3, #3
 8001432:	18c3      	adds	r3, r0, r3
 8001434:	185b      	adds	r3, r3, r1
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800143a:	193b      	adds	r3, r7, r4
 800143c:	781a      	ldrb	r2, [r3, #0]
 800143e:	193b      	adds	r3, r7, r4
 8001440:	3201      	adds	r2, #1
 8001442:	701a      	strb	r2, [r3, #0]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	791b      	ldrb	r3, [r3, #4]
 8001448:	220f      	movs	r2, #15
 800144a:	18ba      	adds	r2, r7, r2
 800144c:	7812      	ldrb	r2, [r2, #0]
 800144e:	429a      	cmp	r2, r3
 8001450:	d3a1      	bcc.n	8001396 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6818      	ldr	r0, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6859      	ldr	r1, [r3, #4]
 800145a:	689a      	ldr	r2, [r3, #8]
 800145c:	f001 fbd2 	bl	8002c04 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2200      	movs	r2, #0
 8001464:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a07      	ldr	r2, [pc, #28]	@ (8001488 <HAL_PCD_Init+0x1e4>)
 800146a:	2101      	movs	r1, #1
 800146c:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	7a9b      	ldrb	r3, [r3, #10]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d103      	bne.n	800147e <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	0018      	movs	r0, r3
 800147a:	f000 f807 	bl	800148c <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800147e:	2300      	movs	r3, #0
}
 8001480:	0018      	movs	r0, r3
 8001482:	46bd      	mov	sp, r7
 8001484:	b005      	add	sp, #20
 8001486:	bd90      	pop	{r4, r7, pc}
 8001488:	00000291 	.word	0x00000291

0800148c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	23b4      	movs	r3, #180	@ 0xb4
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	2101      	movs	r1, #1
 80014a2:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	23b2      	movs	r3, #178	@ 0xb2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	2100      	movs	r1, #0
 80014ac:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	2254      	movs	r2, #84	@ 0x54
 80014b2:	5a9b      	ldrh	r3, [r3, r2]
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	2201      	movs	r2, #1
 80014b8:	4313      	orrs	r3, r2
 80014ba:	b299      	uxth	r1, r3
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	2254      	movs	r2, #84	@ 0x54
 80014c0:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	2254      	movs	r2, #84	@ 0x54
 80014c6:	5a9b      	ldrh	r3, [r3, r2]
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	2202      	movs	r2, #2
 80014cc:	4313      	orrs	r3, r2
 80014ce:	b299      	uxth	r1, r3
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	2254      	movs	r2, #84	@ 0x54
 80014d4:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80014d6:	2300      	movs	r3, #0
}
 80014d8:	0018      	movs	r0, r3
 80014da:	46bd      	mov	sp, r7
 80014dc:	b004      	add	sp, #16
 80014de:	bd80      	pop	{r7, pc}

080014e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b088      	sub	sp, #32
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d102      	bne.n	80014f4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	f000 fb76 	bl	8001be0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2201      	movs	r2, #1
 80014fa:	4013      	ands	r3, r2
 80014fc:	d100      	bne.n	8001500 <HAL_RCC_OscConfig+0x20>
 80014fe:	e08e      	b.n	800161e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001500:	4bc5      	ldr	r3, [pc, #788]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	220c      	movs	r2, #12
 8001506:	4013      	ands	r3, r2
 8001508:	2b04      	cmp	r3, #4
 800150a:	d00e      	beq.n	800152a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800150c:	4bc2      	ldr	r3, [pc, #776]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	220c      	movs	r2, #12
 8001512:	4013      	ands	r3, r2
 8001514:	2b08      	cmp	r3, #8
 8001516:	d117      	bne.n	8001548 <HAL_RCC_OscConfig+0x68>
 8001518:	4bbf      	ldr	r3, [pc, #764]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800151a:	685a      	ldr	r2, [r3, #4]
 800151c:	23c0      	movs	r3, #192	@ 0xc0
 800151e:	025b      	lsls	r3, r3, #9
 8001520:	401a      	ands	r2, r3
 8001522:	2380      	movs	r3, #128	@ 0x80
 8001524:	025b      	lsls	r3, r3, #9
 8001526:	429a      	cmp	r2, r3
 8001528:	d10e      	bne.n	8001548 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800152a:	4bbb      	ldr	r3, [pc, #748]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	2380      	movs	r3, #128	@ 0x80
 8001530:	029b      	lsls	r3, r3, #10
 8001532:	4013      	ands	r3, r2
 8001534:	d100      	bne.n	8001538 <HAL_RCC_OscConfig+0x58>
 8001536:	e071      	b.n	800161c <HAL_RCC_OscConfig+0x13c>
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d000      	beq.n	8001542 <HAL_RCC_OscConfig+0x62>
 8001540:	e06c      	b.n	800161c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	f000 fb4c 	bl	8001be0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	2b01      	cmp	r3, #1
 800154e:	d107      	bne.n	8001560 <HAL_RCC_OscConfig+0x80>
 8001550:	4bb1      	ldr	r3, [pc, #708]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	4bb0      	ldr	r3, [pc, #704]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 8001556:	2180      	movs	r1, #128	@ 0x80
 8001558:	0249      	lsls	r1, r1, #9
 800155a:	430a      	orrs	r2, r1
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	e02f      	b.n	80015c0 <HAL_RCC_OscConfig+0xe0>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d10c      	bne.n	8001582 <HAL_RCC_OscConfig+0xa2>
 8001568:	4bab      	ldr	r3, [pc, #684]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	4baa      	ldr	r3, [pc, #680]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800156e:	49ab      	ldr	r1, [pc, #684]	@ (800181c <HAL_RCC_OscConfig+0x33c>)
 8001570:	400a      	ands	r2, r1
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	4ba8      	ldr	r3, [pc, #672]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	4ba7      	ldr	r3, [pc, #668]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800157a:	49a9      	ldr	r1, [pc, #676]	@ (8001820 <HAL_RCC_OscConfig+0x340>)
 800157c:	400a      	ands	r2, r1
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	e01e      	b.n	80015c0 <HAL_RCC_OscConfig+0xe0>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	2b05      	cmp	r3, #5
 8001588:	d10e      	bne.n	80015a8 <HAL_RCC_OscConfig+0xc8>
 800158a:	4ba3      	ldr	r3, [pc, #652]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	4ba2      	ldr	r3, [pc, #648]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 8001590:	2180      	movs	r1, #128	@ 0x80
 8001592:	02c9      	lsls	r1, r1, #11
 8001594:	430a      	orrs	r2, r1
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	4b9f      	ldr	r3, [pc, #636]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	4b9e      	ldr	r3, [pc, #632]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800159e:	2180      	movs	r1, #128	@ 0x80
 80015a0:	0249      	lsls	r1, r1, #9
 80015a2:	430a      	orrs	r2, r1
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	e00b      	b.n	80015c0 <HAL_RCC_OscConfig+0xe0>
 80015a8:	4b9b      	ldr	r3, [pc, #620]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	4b9a      	ldr	r3, [pc, #616]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 80015ae:	499b      	ldr	r1, [pc, #620]	@ (800181c <HAL_RCC_OscConfig+0x33c>)
 80015b0:	400a      	ands	r2, r1
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	4b98      	ldr	r3, [pc, #608]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	4b97      	ldr	r3, [pc, #604]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 80015ba:	4999      	ldr	r1, [pc, #612]	@ (8001820 <HAL_RCC_OscConfig+0x340>)
 80015bc:	400a      	ands	r2, r1
 80015be:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d014      	beq.n	80015f2 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c8:	f7ff fbca 	bl	8000d60 <HAL_GetTick>
 80015cc:	0003      	movs	r3, r0
 80015ce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015d0:	e008      	b.n	80015e4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015d2:	f7ff fbc5 	bl	8000d60 <HAL_GetTick>
 80015d6:	0002      	movs	r2, r0
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	2b64      	cmp	r3, #100	@ 0x64
 80015de:	d901      	bls.n	80015e4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	e2fd      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015e4:	4b8c      	ldr	r3, [pc, #560]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	2380      	movs	r3, #128	@ 0x80
 80015ea:	029b      	lsls	r3, r3, #10
 80015ec:	4013      	ands	r3, r2
 80015ee:	d0f0      	beq.n	80015d2 <HAL_RCC_OscConfig+0xf2>
 80015f0:	e015      	b.n	800161e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f2:	f7ff fbb5 	bl	8000d60 <HAL_GetTick>
 80015f6:	0003      	movs	r3, r0
 80015f8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015fa:	e008      	b.n	800160e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015fc:	f7ff fbb0 	bl	8000d60 <HAL_GetTick>
 8001600:	0002      	movs	r2, r0
 8001602:	69bb      	ldr	r3, [r7, #24]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b64      	cmp	r3, #100	@ 0x64
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e2e8      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800160e:	4b82      	ldr	r3, [pc, #520]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	2380      	movs	r3, #128	@ 0x80
 8001614:	029b      	lsls	r3, r3, #10
 8001616:	4013      	ands	r3, r2
 8001618:	d1f0      	bne.n	80015fc <HAL_RCC_OscConfig+0x11c>
 800161a:	e000      	b.n	800161e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800161c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2202      	movs	r2, #2
 8001624:	4013      	ands	r3, r2
 8001626:	d100      	bne.n	800162a <HAL_RCC_OscConfig+0x14a>
 8001628:	e06c      	b.n	8001704 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800162a:	4b7b      	ldr	r3, [pc, #492]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	220c      	movs	r2, #12
 8001630:	4013      	ands	r3, r2
 8001632:	d00e      	beq.n	8001652 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001634:	4b78      	ldr	r3, [pc, #480]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	220c      	movs	r2, #12
 800163a:	4013      	ands	r3, r2
 800163c:	2b08      	cmp	r3, #8
 800163e:	d11f      	bne.n	8001680 <HAL_RCC_OscConfig+0x1a0>
 8001640:	4b75      	ldr	r3, [pc, #468]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 8001642:	685a      	ldr	r2, [r3, #4]
 8001644:	23c0      	movs	r3, #192	@ 0xc0
 8001646:	025b      	lsls	r3, r3, #9
 8001648:	401a      	ands	r2, r3
 800164a:	2380      	movs	r3, #128	@ 0x80
 800164c:	021b      	lsls	r3, r3, #8
 800164e:	429a      	cmp	r2, r3
 8001650:	d116      	bne.n	8001680 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001652:	4b71      	ldr	r3, [pc, #452]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2202      	movs	r2, #2
 8001658:	4013      	ands	r3, r2
 800165a:	d005      	beq.n	8001668 <HAL_RCC_OscConfig+0x188>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d001      	beq.n	8001668 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e2bb      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001668:	4b6b      	ldr	r3, [pc, #428]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	22f8      	movs	r2, #248	@ 0xf8
 800166e:	4393      	bics	r3, r2
 8001670:	0019      	movs	r1, r3
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	691b      	ldr	r3, [r3, #16]
 8001676:	00da      	lsls	r2, r3, #3
 8001678:	4b67      	ldr	r3, [pc, #412]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800167a:	430a      	orrs	r2, r1
 800167c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800167e:	e041      	b.n	8001704 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d024      	beq.n	80016d2 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001688:	4b63      	ldr	r3, [pc, #396]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	4b62      	ldr	r3, [pc, #392]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800168e:	2101      	movs	r1, #1
 8001690:	430a      	orrs	r2, r1
 8001692:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001694:	f7ff fb64 	bl	8000d60 <HAL_GetTick>
 8001698:	0003      	movs	r3, r0
 800169a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800169c:	e008      	b.n	80016b0 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800169e:	f7ff fb5f 	bl	8000d60 <HAL_GetTick>
 80016a2:	0002      	movs	r2, r0
 80016a4:	69bb      	ldr	r3, [r7, #24]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d901      	bls.n	80016b0 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	e297      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016b0:	4b59      	ldr	r3, [pc, #356]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2202      	movs	r2, #2
 80016b6:	4013      	ands	r3, r2
 80016b8:	d0f1      	beq.n	800169e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016ba:	4b57      	ldr	r3, [pc, #348]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	22f8      	movs	r2, #248	@ 0xf8
 80016c0:	4393      	bics	r3, r2
 80016c2:	0019      	movs	r1, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	691b      	ldr	r3, [r3, #16]
 80016c8:	00da      	lsls	r2, r3, #3
 80016ca:	4b53      	ldr	r3, [pc, #332]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 80016cc:	430a      	orrs	r2, r1
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	e018      	b.n	8001704 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016d2:	4b51      	ldr	r3, [pc, #324]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	4b50      	ldr	r3, [pc, #320]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 80016d8:	2101      	movs	r1, #1
 80016da:	438a      	bics	r2, r1
 80016dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016de:	f7ff fb3f 	bl	8000d60 <HAL_GetTick>
 80016e2:	0003      	movs	r3, r0
 80016e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016e6:	e008      	b.n	80016fa <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016e8:	f7ff fb3a 	bl	8000d60 <HAL_GetTick>
 80016ec:	0002      	movs	r2, r0
 80016ee:	69bb      	ldr	r3, [r7, #24]
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	2b02      	cmp	r3, #2
 80016f4:	d901      	bls.n	80016fa <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80016f6:	2303      	movs	r3, #3
 80016f8:	e272      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016fa:	4b47      	ldr	r3, [pc, #284]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2202      	movs	r2, #2
 8001700:	4013      	ands	r3, r2
 8001702:	d1f1      	bne.n	80016e8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2208      	movs	r2, #8
 800170a:	4013      	ands	r3, r2
 800170c:	d036      	beq.n	800177c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	69db      	ldr	r3, [r3, #28]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d019      	beq.n	800174a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001716:	4b40      	ldr	r3, [pc, #256]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 8001718:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800171a:	4b3f      	ldr	r3, [pc, #252]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800171c:	2101      	movs	r1, #1
 800171e:	430a      	orrs	r2, r1
 8001720:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001722:	f7ff fb1d 	bl	8000d60 <HAL_GetTick>
 8001726:	0003      	movs	r3, r0
 8001728:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800172a:	e008      	b.n	800173e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800172c:	f7ff fb18 	bl	8000d60 <HAL_GetTick>
 8001730:	0002      	movs	r2, r0
 8001732:	69bb      	ldr	r3, [r7, #24]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	2b02      	cmp	r3, #2
 8001738:	d901      	bls.n	800173e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e250      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800173e:	4b36      	ldr	r3, [pc, #216]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 8001740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001742:	2202      	movs	r2, #2
 8001744:	4013      	ands	r3, r2
 8001746:	d0f1      	beq.n	800172c <HAL_RCC_OscConfig+0x24c>
 8001748:	e018      	b.n	800177c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800174a:	4b33      	ldr	r3, [pc, #204]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800174c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800174e:	4b32      	ldr	r3, [pc, #200]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 8001750:	2101      	movs	r1, #1
 8001752:	438a      	bics	r2, r1
 8001754:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001756:	f7ff fb03 	bl	8000d60 <HAL_GetTick>
 800175a:	0003      	movs	r3, r0
 800175c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800175e:	e008      	b.n	8001772 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001760:	f7ff fafe 	bl	8000d60 <HAL_GetTick>
 8001764:	0002      	movs	r2, r0
 8001766:	69bb      	ldr	r3, [r7, #24]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	2b02      	cmp	r3, #2
 800176c:	d901      	bls.n	8001772 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e236      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001772:	4b29      	ldr	r3, [pc, #164]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 8001774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001776:	2202      	movs	r2, #2
 8001778:	4013      	ands	r3, r2
 800177a:	d1f1      	bne.n	8001760 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2204      	movs	r2, #4
 8001782:	4013      	ands	r3, r2
 8001784:	d100      	bne.n	8001788 <HAL_RCC_OscConfig+0x2a8>
 8001786:	e0b5      	b.n	80018f4 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001788:	201f      	movs	r0, #31
 800178a:	183b      	adds	r3, r7, r0
 800178c:	2200      	movs	r2, #0
 800178e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001790:	4b21      	ldr	r3, [pc, #132]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 8001792:	69da      	ldr	r2, [r3, #28]
 8001794:	2380      	movs	r3, #128	@ 0x80
 8001796:	055b      	lsls	r3, r3, #21
 8001798:	4013      	ands	r3, r2
 800179a:	d110      	bne.n	80017be <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800179c:	4b1e      	ldr	r3, [pc, #120]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800179e:	69da      	ldr	r2, [r3, #28]
 80017a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 80017a2:	2180      	movs	r1, #128	@ 0x80
 80017a4:	0549      	lsls	r1, r1, #21
 80017a6:	430a      	orrs	r2, r1
 80017a8:	61da      	str	r2, [r3, #28]
 80017aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 80017ac:	69da      	ldr	r2, [r3, #28]
 80017ae:	2380      	movs	r3, #128	@ 0x80
 80017b0:	055b      	lsls	r3, r3, #21
 80017b2:	4013      	ands	r3, r2
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80017b8:	183b      	adds	r3, r7, r0
 80017ba:	2201      	movs	r2, #1
 80017bc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017be:	4b19      	ldr	r3, [pc, #100]	@ (8001824 <HAL_RCC_OscConfig+0x344>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	2380      	movs	r3, #128	@ 0x80
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	4013      	ands	r3, r2
 80017c8:	d11a      	bne.n	8001800 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017ca:	4b16      	ldr	r3, [pc, #88]	@ (8001824 <HAL_RCC_OscConfig+0x344>)
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	4b15      	ldr	r3, [pc, #84]	@ (8001824 <HAL_RCC_OscConfig+0x344>)
 80017d0:	2180      	movs	r1, #128	@ 0x80
 80017d2:	0049      	lsls	r1, r1, #1
 80017d4:	430a      	orrs	r2, r1
 80017d6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017d8:	f7ff fac2 	bl	8000d60 <HAL_GetTick>
 80017dc:	0003      	movs	r3, r0
 80017de:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017e0:	e008      	b.n	80017f4 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017e2:	f7ff fabd 	bl	8000d60 <HAL_GetTick>
 80017e6:	0002      	movs	r2, r0
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	2b64      	cmp	r3, #100	@ 0x64
 80017ee:	d901      	bls.n	80017f4 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e1f5      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001824 <HAL_RCC_OscConfig+0x344>)
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	2380      	movs	r3, #128	@ 0x80
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	4013      	ands	r3, r2
 80017fe:	d0f0      	beq.n	80017e2 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d10f      	bne.n	8001828 <HAL_RCC_OscConfig+0x348>
 8001808:	4b03      	ldr	r3, [pc, #12]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800180a:	6a1a      	ldr	r2, [r3, #32]
 800180c:	4b02      	ldr	r3, [pc, #8]	@ (8001818 <HAL_RCC_OscConfig+0x338>)
 800180e:	2101      	movs	r1, #1
 8001810:	430a      	orrs	r2, r1
 8001812:	621a      	str	r2, [r3, #32]
 8001814:	e036      	b.n	8001884 <HAL_RCC_OscConfig+0x3a4>
 8001816:	46c0      	nop			@ (mov r8, r8)
 8001818:	40021000 	.word	0x40021000
 800181c:	fffeffff 	.word	0xfffeffff
 8001820:	fffbffff 	.word	0xfffbffff
 8001824:	40007000 	.word	0x40007000
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d10c      	bne.n	800184a <HAL_RCC_OscConfig+0x36a>
 8001830:	4bca      	ldr	r3, [pc, #808]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001832:	6a1a      	ldr	r2, [r3, #32]
 8001834:	4bc9      	ldr	r3, [pc, #804]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001836:	2101      	movs	r1, #1
 8001838:	438a      	bics	r2, r1
 800183a:	621a      	str	r2, [r3, #32]
 800183c:	4bc7      	ldr	r3, [pc, #796]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 800183e:	6a1a      	ldr	r2, [r3, #32]
 8001840:	4bc6      	ldr	r3, [pc, #792]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001842:	2104      	movs	r1, #4
 8001844:	438a      	bics	r2, r1
 8001846:	621a      	str	r2, [r3, #32]
 8001848:	e01c      	b.n	8001884 <HAL_RCC_OscConfig+0x3a4>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	2b05      	cmp	r3, #5
 8001850:	d10c      	bne.n	800186c <HAL_RCC_OscConfig+0x38c>
 8001852:	4bc2      	ldr	r3, [pc, #776]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001854:	6a1a      	ldr	r2, [r3, #32]
 8001856:	4bc1      	ldr	r3, [pc, #772]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001858:	2104      	movs	r1, #4
 800185a:	430a      	orrs	r2, r1
 800185c:	621a      	str	r2, [r3, #32]
 800185e:	4bbf      	ldr	r3, [pc, #764]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001860:	6a1a      	ldr	r2, [r3, #32]
 8001862:	4bbe      	ldr	r3, [pc, #760]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001864:	2101      	movs	r1, #1
 8001866:	430a      	orrs	r2, r1
 8001868:	621a      	str	r2, [r3, #32]
 800186a:	e00b      	b.n	8001884 <HAL_RCC_OscConfig+0x3a4>
 800186c:	4bbb      	ldr	r3, [pc, #748]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 800186e:	6a1a      	ldr	r2, [r3, #32]
 8001870:	4bba      	ldr	r3, [pc, #744]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001872:	2101      	movs	r1, #1
 8001874:	438a      	bics	r2, r1
 8001876:	621a      	str	r2, [r3, #32]
 8001878:	4bb8      	ldr	r3, [pc, #736]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 800187a:	6a1a      	ldr	r2, [r3, #32]
 800187c:	4bb7      	ldr	r3, [pc, #732]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 800187e:	2104      	movs	r1, #4
 8001880:	438a      	bics	r2, r1
 8001882:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d014      	beq.n	80018b6 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800188c:	f7ff fa68 	bl	8000d60 <HAL_GetTick>
 8001890:	0003      	movs	r3, r0
 8001892:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001894:	e009      	b.n	80018aa <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001896:	f7ff fa63 	bl	8000d60 <HAL_GetTick>
 800189a:	0002      	movs	r2, r0
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	4aaf      	ldr	r2, [pc, #700]	@ (8001b60 <HAL_RCC_OscConfig+0x680>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e19a      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018aa:	4bac      	ldr	r3, [pc, #688]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 80018ac:	6a1b      	ldr	r3, [r3, #32]
 80018ae:	2202      	movs	r2, #2
 80018b0:	4013      	ands	r3, r2
 80018b2:	d0f0      	beq.n	8001896 <HAL_RCC_OscConfig+0x3b6>
 80018b4:	e013      	b.n	80018de <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b6:	f7ff fa53 	bl	8000d60 <HAL_GetTick>
 80018ba:	0003      	movs	r3, r0
 80018bc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018be:	e009      	b.n	80018d4 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018c0:	f7ff fa4e 	bl	8000d60 <HAL_GetTick>
 80018c4:	0002      	movs	r2, r0
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	4aa5      	ldr	r2, [pc, #660]	@ (8001b60 <HAL_RCC_OscConfig+0x680>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e185      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018d4:	4ba1      	ldr	r3, [pc, #644]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 80018d6:	6a1b      	ldr	r3, [r3, #32]
 80018d8:	2202      	movs	r2, #2
 80018da:	4013      	ands	r3, r2
 80018dc:	d1f0      	bne.n	80018c0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80018de:	231f      	movs	r3, #31
 80018e0:	18fb      	adds	r3, r7, r3
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d105      	bne.n	80018f4 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018e8:	4b9c      	ldr	r3, [pc, #624]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 80018ea:	69da      	ldr	r2, [r3, #28]
 80018ec:	4b9b      	ldr	r3, [pc, #620]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 80018ee:	499d      	ldr	r1, [pc, #628]	@ (8001b64 <HAL_RCC_OscConfig+0x684>)
 80018f0:	400a      	ands	r2, r1
 80018f2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2210      	movs	r2, #16
 80018fa:	4013      	ands	r3, r2
 80018fc:	d063      	beq.n	80019c6 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	2b01      	cmp	r3, #1
 8001904:	d12a      	bne.n	800195c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001906:	4b95      	ldr	r3, [pc, #596]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001908:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800190a:	4b94      	ldr	r3, [pc, #592]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 800190c:	2104      	movs	r1, #4
 800190e:	430a      	orrs	r2, r1
 8001910:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001912:	4b92      	ldr	r3, [pc, #584]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001914:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001916:	4b91      	ldr	r3, [pc, #580]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001918:	2101      	movs	r1, #1
 800191a:	430a      	orrs	r2, r1
 800191c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800191e:	f7ff fa1f 	bl	8000d60 <HAL_GetTick>
 8001922:	0003      	movs	r3, r0
 8001924:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001926:	e008      	b.n	800193a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001928:	f7ff fa1a 	bl	8000d60 <HAL_GetTick>
 800192c:	0002      	movs	r2, r0
 800192e:	69bb      	ldr	r3, [r7, #24]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	2b02      	cmp	r3, #2
 8001934:	d901      	bls.n	800193a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e152      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800193a:	4b88      	ldr	r3, [pc, #544]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 800193c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800193e:	2202      	movs	r2, #2
 8001940:	4013      	ands	r3, r2
 8001942:	d0f1      	beq.n	8001928 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001944:	4b85      	ldr	r3, [pc, #532]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001946:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001948:	22f8      	movs	r2, #248	@ 0xf8
 800194a:	4393      	bics	r3, r2
 800194c:	0019      	movs	r1, r3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	00da      	lsls	r2, r3, #3
 8001954:	4b81      	ldr	r3, [pc, #516]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001956:	430a      	orrs	r2, r1
 8001958:	635a      	str	r2, [r3, #52]	@ 0x34
 800195a:	e034      	b.n	80019c6 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	695b      	ldr	r3, [r3, #20]
 8001960:	3305      	adds	r3, #5
 8001962:	d111      	bne.n	8001988 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001964:	4b7d      	ldr	r3, [pc, #500]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001966:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001968:	4b7c      	ldr	r3, [pc, #496]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 800196a:	2104      	movs	r1, #4
 800196c:	438a      	bics	r2, r1
 800196e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001970:	4b7a      	ldr	r3, [pc, #488]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001972:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001974:	22f8      	movs	r2, #248	@ 0xf8
 8001976:	4393      	bics	r3, r2
 8001978:	0019      	movs	r1, r3
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	699b      	ldr	r3, [r3, #24]
 800197e:	00da      	lsls	r2, r3, #3
 8001980:	4b76      	ldr	r3, [pc, #472]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001982:	430a      	orrs	r2, r1
 8001984:	635a      	str	r2, [r3, #52]	@ 0x34
 8001986:	e01e      	b.n	80019c6 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001988:	4b74      	ldr	r3, [pc, #464]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 800198a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800198c:	4b73      	ldr	r3, [pc, #460]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 800198e:	2104      	movs	r1, #4
 8001990:	430a      	orrs	r2, r1
 8001992:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001994:	4b71      	ldr	r3, [pc, #452]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001996:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001998:	4b70      	ldr	r3, [pc, #448]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 800199a:	2101      	movs	r1, #1
 800199c:	438a      	bics	r2, r1
 800199e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019a0:	f7ff f9de 	bl	8000d60 <HAL_GetTick>
 80019a4:	0003      	movs	r3, r0
 80019a6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80019a8:	e008      	b.n	80019bc <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80019aa:	f7ff f9d9 	bl	8000d60 <HAL_GetTick>
 80019ae:	0002      	movs	r2, r0
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d901      	bls.n	80019bc <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80019b8:	2303      	movs	r3, #3
 80019ba:	e111      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80019bc:	4b67      	ldr	r3, [pc, #412]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 80019be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019c0:	2202      	movs	r2, #2
 80019c2:	4013      	ands	r3, r2
 80019c4:	d1f1      	bne.n	80019aa <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2220      	movs	r2, #32
 80019cc:	4013      	ands	r3, r2
 80019ce:	d05c      	beq.n	8001a8a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80019d0:	4b62      	ldr	r3, [pc, #392]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	220c      	movs	r2, #12
 80019d6:	4013      	ands	r3, r2
 80019d8:	2b0c      	cmp	r3, #12
 80019da:	d00e      	beq.n	80019fa <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80019dc:	4b5f      	ldr	r3, [pc, #380]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	220c      	movs	r2, #12
 80019e2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80019e4:	2b08      	cmp	r3, #8
 80019e6:	d114      	bne.n	8001a12 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80019e8:	4b5c      	ldr	r3, [pc, #368]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 80019ea:	685a      	ldr	r2, [r3, #4]
 80019ec:	23c0      	movs	r3, #192	@ 0xc0
 80019ee:	025b      	lsls	r3, r3, #9
 80019f0:	401a      	ands	r2, r3
 80019f2:	23c0      	movs	r3, #192	@ 0xc0
 80019f4:	025b      	lsls	r3, r3, #9
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d10b      	bne.n	8001a12 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80019fa:	4b58      	ldr	r3, [pc, #352]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 80019fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019fe:	2380      	movs	r3, #128	@ 0x80
 8001a00:	029b      	lsls	r3, r3, #10
 8001a02:	4013      	ands	r3, r2
 8001a04:	d040      	beq.n	8001a88 <HAL_RCC_OscConfig+0x5a8>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6a1b      	ldr	r3, [r3, #32]
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d03c      	beq.n	8001a88 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e0e6      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6a1b      	ldr	r3, [r3, #32]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d01b      	beq.n	8001a52 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001a1a:	4b50      	ldr	r3, [pc, #320]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001a1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a1e:	4b4f      	ldr	r3, [pc, #316]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001a20:	2180      	movs	r1, #128	@ 0x80
 8001a22:	0249      	lsls	r1, r1, #9
 8001a24:	430a      	orrs	r2, r1
 8001a26:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a28:	f7ff f99a 	bl	8000d60 <HAL_GetTick>
 8001a2c:	0003      	movs	r3, r0
 8001a2e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001a30:	e008      	b.n	8001a44 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a32:	f7ff f995 	bl	8000d60 <HAL_GetTick>
 8001a36:	0002      	movs	r2, r0
 8001a38:	69bb      	ldr	r3, [r7, #24]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d901      	bls.n	8001a44 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001a40:	2303      	movs	r3, #3
 8001a42:	e0cd      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001a44:	4b45      	ldr	r3, [pc, #276]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001a46:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a48:	2380      	movs	r3, #128	@ 0x80
 8001a4a:	029b      	lsls	r3, r3, #10
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	d0f0      	beq.n	8001a32 <HAL_RCC_OscConfig+0x552>
 8001a50:	e01b      	b.n	8001a8a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001a52:	4b42      	ldr	r3, [pc, #264]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001a54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a56:	4b41      	ldr	r3, [pc, #260]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001a58:	4943      	ldr	r1, [pc, #268]	@ (8001b68 <HAL_RCC_OscConfig+0x688>)
 8001a5a:	400a      	ands	r2, r1
 8001a5c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a5e:	f7ff f97f 	bl	8000d60 <HAL_GetTick>
 8001a62:	0003      	movs	r3, r0
 8001a64:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001a66:	e008      	b.n	8001a7a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a68:	f7ff f97a 	bl	8000d60 <HAL_GetTick>
 8001a6c:	0002      	movs	r2, r0
 8001a6e:	69bb      	ldr	r3, [r7, #24]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d901      	bls.n	8001a7a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e0b2      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001a7a:	4b38      	ldr	r3, [pc, #224]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001a7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a7e:	2380      	movs	r3, #128	@ 0x80
 8001a80:	029b      	lsls	r3, r3, #10
 8001a82:	4013      	ands	r3, r2
 8001a84:	d1f0      	bne.n	8001a68 <HAL_RCC_OscConfig+0x588>
 8001a86:	e000      	b.n	8001a8a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001a88:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d100      	bne.n	8001a94 <HAL_RCC_OscConfig+0x5b4>
 8001a92:	e0a4      	b.n	8001bde <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a94:	4b31      	ldr	r3, [pc, #196]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	220c      	movs	r2, #12
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	2b08      	cmp	r3, #8
 8001a9e:	d100      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x5c2>
 8001aa0:	e078      	b.n	8001b94 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d14c      	bne.n	8001b44 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aaa:	4b2c      	ldr	r3, [pc, #176]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	4b2b      	ldr	r3, [pc, #172]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001ab0:	492e      	ldr	r1, [pc, #184]	@ (8001b6c <HAL_RCC_OscConfig+0x68c>)
 8001ab2:	400a      	ands	r2, r1
 8001ab4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab6:	f7ff f953 	bl	8000d60 <HAL_GetTick>
 8001aba:	0003      	movs	r3, r0
 8001abc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001abe:	e008      	b.n	8001ad2 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ac0:	f7ff f94e 	bl	8000d60 <HAL_GetTick>
 8001ac4:	0002      	movs	r2, r0
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	2b02      	cmp	r3, #2
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e086      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ad2:	4b22      	ldr	r3, [pc, #136]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	2380      	movs	r3, #128	@ 0x80
 8001ad8:	049b      	lsls	r3, r3, #18
 8001ada:	4013      	ands	r3, r2
 8001adc:	d1f0      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ade:	4b1f      	ldr	r3, [pc, #124]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ae2:	220f      	movs	r2, #15
 8001ae4:	4393      	bics	r3, r2
 8001ae6:	0019      	movs	r1, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001aec:	4b1b      	ldr	r3, [pc, #108]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001aee:	430a      	orrs	r2, r1
 8001af0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001af2:	4b1a      	ldr	r3, [pc, #104]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	4a1e      	ldr	r2, [pc, #120]	@ (8001b70 <HAL_RCC_OscConfig+0x690>)
 8001af8:	4013      	ands	r3, r2
 8001afa:	0019      	movs	r1, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b04:	431a      	orrs	r2, r3
 8001b06:	4b15      	ldr	r3, [pc, #84]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b0c:	4b13      	ldr	r3, [pc, #76]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	4b12      	ldr	r3, [pc, #72]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001b12:	2180      	movs	r1, #128	@ 0x80
 8001b14:	0449      	lsls	r1, r1, #17
 8001b16:	430a      	orrs	r2, r1
 8001b18:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b1a:	f7ff f921 	bl	8000d60 <HAL_GetTick>
 8001b1e:	0003      	movs	r3, r0
 8001b20:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b24:	f7ff f91c 	bl	8000d60 <HAL_GetTick>
 8001b28:	0002      	movs	r2, r0
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e054      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b36:	4b09      	ldr	r3, [pc, #36]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	2380      	movs	r3, #128	@ 0x80
 8001b3c:	049b      	lsls	r3, r3, #18
 8001b3e:	4013      	ands	r3, r2
 8001b40:	d0f0      	beq.n	8001b24 <HAL_RCC_OscConfig+0x644>
 8001b42:	e04c      	b.n	8001bde <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b44:	4b05      	ldr	r3, [pc, #20]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	4b04      	ldr	r3, [pc, #16]	@ (8001b5c <HAL_RCC_OscConfig+0x67c>)
 8001b4a:	4908      	ldr	r1, [pc, #32]	@ (8001b6c <HAL_RCC_OscConfig+0x68c>)
 8001b4c:	400a      	ands	r2, r1
 8001b4e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b50:	f7ff f906 	bl	8000d60 <HAL_GetTick>
 8001b54:	0003      	movs	r3, r0
 8001b56:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b58:	e015      	b.n	8001b86 <HAL_RCC_OscConfig+0x6a6>
 8001b5a:	46c0      	nop			@ (mov r8, r8)
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	00001388 	.word	0x00001388
 8001b64:	efffffff 	.word	0xefffffff
 8001b68:	fffeffff 	.word	0xfffeffff
 8001b6c:	feffffff 	.word	0xfeffffff
 8001b70:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b74:	f7ff f8f4 	bl	8000d60 <HAL_GetTick>
 8001b78:	0002      	movs	r2, r0
 8001b7a:	69bb      	ldr	r3, [r7, #24]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d901      	bls.n	8001b86 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001b82:	2303      	movs	r3, #3
 8001b84:	e02c      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b86:	4b18      	ldr	r3, [pc, #96]	@ (8001be8 <HAL_RCC_OscConfig+0x708>)
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	2380      	movs	r3, #128	@ 0x80
 8001b8c:	049b      	lsls	r3, r3, #18
 8001b8e:	4013      	ands	r3, r2
 8001b90:	d1f0      	bne.n	8001b74 <HAL_RCC_OscConfig+0x694>
 8001b92:	e024      	b.n	8001bde <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	d101      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e01f      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001ba0:	4b11      	ldr	r3, [pc, #68]	@ (8001be8 <HAL_RCC_OscConfig+0x708>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001ba6:	4b10      	ldr	r3, [pc, #64]	@ (8001be8 <HAL_RCC_OscConfig+0x708>)
 8001ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001baa:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bac:	697a      	ldr	r2, [r7, #20]
 8001bae:	23c0      	movs	r3, #192	@ 0xc0
 8001bb0:	025b      	lsls	r3, r3, #9
 8001bb2:	401a      	ands	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d10e      	bne.n	8001bda <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	220f      	movs	r2, #15
 8001bc0:	401a      	ands	r2, r3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d107      	bne.n	8001bda <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001bca:	697a      	ldr	r2, [r7, #20]
 8001bcc:	23f0      	movs	r3, #240	@ 0xf0
 8001bce:	039b      	lsls	r3, r3, #14
 8001bd0:	401a      	ands	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d001      	beq.n	8001bde <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e000      	b.n	8001be0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001bde:	2300      	movs	r3, #0
}
 8001be0:	0018      	movs	r0, r3
 8001be2:	46bd      	mov	sp, r7
 8001be4:	b008      	add	sp, #32
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	40021000 	.word	0x40021000

08001bec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d101      	bne.n	8001c00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e0bf      	b.n	8001d80 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c00:	4b61      	ldr	r3, [pc, #388]	@ (8001d88 <HAL_RCC_ClockConfig+0x19c>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2201      	movs	r2, #1
 8001c06:	4013      	ands	r3, r2
 8001c08:	683a      	ldr	r2, [r7, #0]
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d911      	bls.n	8001c32 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c0e:	4b5e      	ldr	r3, [pc, #376]	@ (8001d88 <HAL_RCC_ClockConfig+0x19c>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2201      	movs	r2, #1
 8001c14:	4393      	bics	r3, r2
 8001c16:	0019      	movs	r1, r3
 8001c18:	4b5b      	ldr	r3, [pc, #364]	@ (8001d88 <HAL_RCC_ClockConfig+0x19c>)
 8001c1a:	683a      	ldr	r2, [r7, #0]
 8001c1c:	430a      	orrs	r2, r1
 8001c1e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c20:	4b59      	ldr	r3, [pc, #356]	@ (8001d88 <HAL_RCC_ClockConfig+0x19c>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2201      	movs	r2, #1
 8001c26:	4013      	ands	r3, r2
 8001c28:	683a      	ldr	r2, [r7, #0]
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	d001      	beq.n	8001c32 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e0a6      	b.n	8001d80 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2202      	movs	r2, #2
 8001c38:	4013      	ands	r3, r2
 8001c3a:	d015      	beq.n	8001c68 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2204      	movs	r2, #4
 8001c42:	4013      	ands	r3, r2
 8001c44:	d006      	beq.n	8001c54 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001c46:	4b51      	ldr	r3, [pc, #324]	@ (8001d8c <HAL_RCC_ClockConfig+0x1a0>)
 8001c48:	685a      	ldr	r2, [r3, #4]
 8001c4a:	4b50      	ldr	r3, [pc, #320]	@ (8001d8c <HAL_RCC_ClockConfig+0x1a0>)
 8001c4c:	21e0      	movs	r1, #224	@ 0xe0
 8001c4e:	00c9      	lsls	r1, r1, #3
 8001c50:	430a      	orrs	r2, r1
 8001c52:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c54:	4b4d      	ldr	r3, [pc, #308]	@ (8001d8c <HAL_RCC_ClockConfig+0x1a0>)
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	22f0      	movs	r2, #240	@ 0xf0
 8001c5a:	4393      	bics	r3, r2
 8001c5c:	0019      	movs	r1, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	689a      	ldr	r2, [r3, #8]
 8001c62:	4b4a      	ldr	r3, [pc, #296]	@ (8001d8c <HAL_RCC_ClockConfig+0x1a0>)
 8001c64:	430a      	orrs	r2, r1
 8001c66:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	4013      	ands	r3, r2
 8001c70:	d04c      	beq.n	8001d0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d107      	bne.n	8001c8a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c7a:	4b44      	ldr	r3, [pc, #272]	@ (8001d8c <HAL_RCC_ClockConfig+0x1a0>)
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	2380      	movs	r3, #128	@ 0x80
 8001c80:	029b      	lsls	r3, r3, #10
 8001c82:	4013      	ands	r3, r2
 8001c84:	d120      	bne.n	8001cc8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e07a      	b.n	8001d80 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d107      	bne.n	8001ca2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c92:	4b3e      	ldr	r3, [pc, #248]	@ (8001d8c <HAL_RCC_ClockConfig+0x1a0>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	2380      	movs	r3, #128	@ 0x80
 8001c98:	049b      	lsls	r3, r3, #18
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d114      	bne.n	8001cc8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e06e      	b.n	8001d80 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	2b03      	cmp	r3, #3
 8001ca8:	d107      	bne.n	8001cba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001caa:	4b38      	ldr	r3, [pc, #224]	@ (8001d8c <HAL_RCC_ClockConfig+0x1a0>)
 8001cac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001cae:	2380      	movs	r3, #128	@ 0x80
 8001cb0:	029b      	lsls	r3, r3, #10
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d108      	bne.n	8001cc8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e062      	b.n	8001d80 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cba:	4b34      	ldr	r3, [pc, #208]	@ (8001d8c <HAL_RCC_ClockConfig+0x1a0>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2202      	movs	r2, #2
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	d101      	bne.n	8001cc8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e05b      	b.n	8001d80 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cc8:	4b30      	ldr	r3, [pc, #192]	@ (8001d8c <HAL_RCC_ClockConfig+0x1a0>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	2203      	movs	r2, #3
 8001cce:	4393      	bics	r3, r2
 8001cd0:	0019      	movs	r1, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685a      	ldr	r2, [r3, #4]
 8001cd6:	4b2d      	ldr	r3, [pc, #180]	@ (8001d8c <HAL_RCC_ClockConfig+0x1a0>)
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cdc:	f7ff f840 	bl	8000d60 <HAL_GetTick>
 8001ce0:	0003      	movs	r3, r0
 8001ce2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ce4:	e009      	b.n	8001cfa <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ce6:	f7ff f83b 	bl	8000d60 <HAL_GetTick>
 8001cea:	0002      	movs	r2, r0
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	4a27      	ldr	r2, [pc, #156]	@ (8001d90 <HAL_RCC_ClockConfig+0x1a4>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e042      	b.n	8001d80 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cfa:	4b24      	ldr	r3, [pc, #144]	@ (8001d8c <HAL_RCC_ClockConfig+0x1a0>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	220c      	movs	r2, #12
 8001d00:	401a      	ands	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d1ec      	bne.n	8001ce6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8001d88 <HAL_RCC_ClockConfig+0x19c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2201      	movs	r2, #1
 8001d12:	4013      	ands	r3, r2
 8001d14:	683a      	ldr	r2, [r7, #0]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d211      	bcs.n	8001d3e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001d88 <HAL_RCC_ClockConfig+0x19c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	4393      	bics	r3, r2
 8001d22:	0019      	movs	r1, r3
 8001d24:	4b18      	ldr	r3, [pc, #96]	@ (8001d88 <HAL_RCC_ClockConfig+0x19c>)
 8001d26:	683a      	ldr	r2, [r7, #0]
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2c:	4b16      	ldr	r3, [pc, #88]	@ (8001d88 <HAL_RCC_ClockConfig+0x19c>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2201      	movs	r2, #1
 8001d32:	4013      	ands	r3, r2
 8001d34:	683a      	ldr	r2, [r7, #0]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d001      	beq.n	8001d3e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e020      	b.n	8001d80 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2204      	movs	r2, #4
 8001d44:	4013      	ands	r3, r2
 8001d46:	d009      	beq.n	8001d5c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001d48:	4b10      	ldr	r3, [pc, #64]	@ (8001d8c <HAL_RCC_ClockConfig+0x1a0>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	4a11      	ldr	r2, [pc, #68]	@ (8001d94 <HAL_RCC_ClockConfig+0x1a8>)
 8001d4e:	4013      	ands	r3, r2
 8001d50:	0019      	movs	r1, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68da      	ldr	r2, [r3, #12]
 8001d56:	4b0d      	ldr	r3, [pc, #52]	@ (8001d8c <HAL_RCC_ClockConfig+0x1a0>)
 8001d58:	430a      	orrs	r2, r1
 8001d5a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001d5c:	f000 f820 	bl	8001da0 <HAL_RCC_GetSysClockFreq>
 8001d60:	0001      	movs	r1, r0
 8001d62:	4b0a      	ldr	r3, [pc, #40]	@ (8001d8c <HAL_RCC_ClockConfig+0x1a0>)
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	091b      	lsrs	r3, r3, #4
 8001d68:	220f      	movs	r2, #15
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d98 <HAL_RCC_ClockConfig+0x1ac>)
 8001d6e:	5cd3      	ldrb	r3, [r2, r3]
 8001d70:	000a      	movs	r2, r1
 8001d72:	40da      	lsrs	r2, r3
 8001d74:	4b09      	ldr	r3, [pc, #36]	@ (8001d9c <HAL_RCC_ClockConfig+0x1b0>)
 8001d76:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001d78:	2000      	movs	r0, #0
 8001d7a:	f7fe ffab 	bl	8000cd4 <HAL_InitTick>
  
  return HAL_OK;
 8001d7e:	2300      	movs	r3, #0
}
 8001d80:	0018      	movs	r0, r3
 8001d82:	46bd      	mov	sp, r7
 8001d84:	b004      	add	sp, #16
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40022000 	.word	0x40022000
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	00001388 	.word	0x00001388
 8001d94:	fffff8ff 	.word	0xfffff8ff
 8001d98:	08005220 	.word	0x08005220
 8001d9c:	20000000 	.word	0x20000000

08001da0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001da6:	2300      	movs	r3, #0
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	2300      	movs	r3, #0
 8001dac:	60bb      	str	r3, [r7, #8]
 8001dae:	2300      	movs	r3, #0
 8001db0:	617b      	str	r3, [r7, #20]
 8001db2:	2300      	movs	r3, #0
 8001db4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001db6:	2300      	movs	r3, #0
 8001db8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001dba:	4b2d      	ldr	r3, [pc, #180]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	220c      	movs	r2, #12
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	2b0c      	cmp	r3, #12
 8001dc8:	d046      	beq.n	8001e58 <HAL_RCC_GetSysClockFreq+0xb8>
 8001dca:	d848      	bhi.n	8001e5e <HAL_RCC_GetSysClockFreq+0xbe>
 8001dcc:	2b04      	cmp	r3, #4
 8001dce:	d002      	beq.n	8001dd6 <HAL_RCC_GetSysClockFreq+0x36>
 8001dd0:	2b08      	cmp	r3, #8
 8001dd2:	d003      	beq.n	8001ddc <HAL_RCC_GetSysClockFreq+0x3c>
 8001dd4:	e043      	b.n	8001e5e <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001dd6:	4b27      	ldr	r3, [pc, #156]	@ (8001e74 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001dd8:	613b      	str	r3, [r7, #16]
      break;
 8001dda:	e043      	b.n	8001e64 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	0c9b      	lsrs	r3, r3, #18
 8001de0:	220f      	movs	r2, #15
 8001de2:	4013      	ands	r3, r2
 8001de4:	4a24      	ldr	r2, [pc, #144]	@ (8001e78 <HAL_RCC_GetSysClockFreq+0xd8>)
 8001de6:	5cd3      	ldrb	r3, [r2, r3]
 8001de8:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001dea:	4b21      	ldr	r3, [pc, #132]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dee:	220f      	movs	r2, #15
 8001df0:	4013      	ands	r3, r2
 8001df2:	4a22      	ldr	r2, [pc, #136]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xdc>)
 8001df4:	5cd3      	ldrb	r3, [r2, r3]
 8001df6:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001df8:	68fa      	ldr	r2, [r7, #12]
 8001dfa:	23c0      	movs	r3, #192	@ 0xc0
 8001dfc:	025b      	lsls	r3, r3, #9
 8001dfe:	401a      	ands	r2, r3
 8001e00:	2380      	movs	r3, #128	@ 0x80
 8001e02:	025b      	lsls	r3, r3, #9
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d109      	bne.n	8001e1c <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e08:	68b9      	ldr	r1, [r7, #8]
 8001e0a:	481a      	ldr	r0, [pc, #104]	@ (8001e74 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001e0c:	f7fe f986 	bl	800011c <__udivsi3>
 8001e10:	0003      	movs	r3, r0
 8001e12:	001a      	movs	r2, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	4353      	muls	r3, r2
 8001e18:	617b      	str	r3, [r7, #20]
 8001e1a:	e01a      	b.n	8001e52 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001e1c:	68fa      	ldr	r2, [r7, #12]
 8001e1e:	23c0      	movs	r3, #192	@ 0xc0
 8001e20:	025b      	lsls	r3, r3, #9
 8001e22:	401a      	ands	r2, r3
 8001e24:	23c0      	movs	r3, #192	@ 0xc0
 8001e26:	025b      	lsls	r3, r3, #9
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d109      	bne.n	8001e40 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e2c:	68b9      	ldr	r1, [r7, #8]
 8001e2e:	4814      	ldr	r0, [pc, #80]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001e30:	f7fe f974 	bl	800011c <__udivsi3>
 8001e34:	0003      	movs	r3, r0
 8001e36:	001a      	movs	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4353      	muls	r3, r2
 8001e3c:	617b      	str	r3, [r7, #20]
 8001e3e:	e008      	b.n	8001e52 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e40:	68b9      	ldr	r1, [r7, #8]
 8001e42:	480c      	ldr	r0, [pc, #48]	@ (8001e74 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001e44:	f7fe f96a 	bl	800011c <__udivsi3>
 8001e48:	0003      	movs	r3, r0
 8001e4a:	001a      	movs	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4353      	muls	r3, r2
 8001e50:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	613b      	str	r3, [r7, #16]
      break;
 8001e56:	e005      	b.n	8001e64 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001e58:	4b09      	ldr	r3, [pc, #36]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001e5a:	613b      	str	r3, [r7, #16]
      break;
 8001e5c:	e002      	b.n	8001e64 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e5e:	4b05      	ldr	r3, [pc, #20]	@ (8001e74 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001e60:	613b      	str	r3, [r7, #16]
      break;
 8001e62:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001e64:	693b      	ldr	r3, [r7, #16]
}
 8001e66:	0018      	movs	r0, r3
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	b006      	add	sp, #24
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	46c0      	nop			@ (mov r8, r8)
 8001e70:	40021000 	.word	0x40021000
 8001e74:	007a1200 	.word	0x007a1200
 8001e78:	08005238 	.word	0x08005238
 8001e7c:	08005248 	.word	0x08005248
 8001e80:	02dc6c00 	.word	0x02dc6c00

08001e84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e88:	4b02      	ldr	r3, [pc, #8]	@ (8001e94 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
}
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	46c0      	nop			@ (mov r8, r8)
 8001e94:	20000000 	.word	0x20000000

08001e98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001e9c:	f7ff fff2 	bl	8001e84 <HAL_RCC_GetHCLKFreq>
 8001ea0:	0001      	movs	r1, r0
 8001ea2:	4b06      	ldr	r3, [pc, #24]	@ (8001ebc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	0a1b      	lsrs	r3, r3, #8
 8001ea8:	2207      	movs	r2, #7
 8001eaa:	4013      	ands	r3, r2
 8001eac:	4a04      	ldr	r2, [pc, #16]	@ (8001ec0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001eae:	5cd3      	ldrb	r3, [r2, r3]
 8001eb0:	40d9      	lsrs	r1, r3
 8001eb2:	000b      	movs	r3, r1
}    
 8001eb4:	0018      	movs	r0, r3
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	46c0      	nop			@ (mov r8, r8)
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	08005230 	.word	0x08005230

08001ec4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	2380      	movs	r3, #128	@ 0x80
 8001eda:	025b      	lsls	r3, r3, #9
 8001edc:	4013      	ands	r3, r2
 8001ede:	d100      	bne.n	8001ee2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001ee0:	e08e      	b.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001ee2:	2017      	movs	r0, #23
 8001ee4:	183b      	adds	r3, r7, r0
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eea:	4b6e      	ldr	r3, [pc, #440]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001eec:	69da      	ldr	r2, [r3, #28]
 8001eee:	2380      	movs	r3, #128	@ 0x80
 8001ef0:	055b      	lsls	r3, r3, #21
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	d110      	bne.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ef6:	4b6b      	ldr	r3, [pc, #428]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ef8:	69da      	ldr	r2, [r3, #28]
 8001efa:	4b6a      	ldr	r3, [pc, #424]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001efc:	2180      	movs	r1, #128	@ 0x80
 8001efe:	0549      	lsls	r1, r1, #21
 8001f00:	430a      	orrs	r2, r1
 8001f02:	61da      	str	r2, [r3, #28]
 8001f04:	4b67      	ldr	r3, [pc, #412]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f06:	69da      	ldr	r2, [r3, #28]
 8001f08:	2380      	movs	r3, #128	@ 0x80
 8001f0a:	055b      	lsls	r3, r3, #21
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	60bb      	str	r3, [r7, #8]
 8001f10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f12:	183b      	adds	r3, r7, r0
 8001f14:	2201      	movs	r2, #1
 8001f16:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f18:	4b63      	ldr	r3, [pc, #396]	@ (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	2380      	movs	r3, #128	@ 0x80
 8001f1e:	005b      	lsls	r3, r3, #1
 8001f20:	4013      	ands	r3, r2
 8001f22:	d11a      	bne.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f24:	4b60      	ldr	r3, [pc, #384]	@ (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	4b5f      	ldr	r3, [pc, #380]	@ (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f2a:	2180      	movs	r1, #128	@ 0x80
 8001f2c:	0049      	lsls	r1, r1, #1
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f32:	f7fe ff15 	bl	8000d60 <HAL_GetTick>
 8001f36:	0003      	movs	r3, r0
 8001f38:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f3a:	e008      	b.n	8001f4e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f3c:	f7fe ff10 	bl	8000d60 <HAL_GetTick>
 8001f40:	0002      	movs	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b64      	cmp	r3, #100	@ 0x64
 8001f48:	d901      	bls.n	8001f4e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e0a6      	b.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f4e:	4b56      	ldr	r3, [pc, #344]	@ (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	2380      	movs	r3, #128	@ 0x80
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	4013      	ands	r3, r2
 8001f58:	d0f0      	beq.n	8001f3c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f5a:	4b52      	ldr	r3, [pc, #328]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f5c:	6a1a      	ldr	r2, [r3, #32]
 8001f5e:	23c0      	movs	r3, #192	@ 0xc0
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	4013      	ands	r3, r2
 8001f64:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d034      	beq.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	23c0      	movs	r3, #192	@ 0xc0
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	4013      	ands	r3, r2
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d02c      	beq.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f7c:	4b49      	ldr	r3, [pc, #292]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f7e:	6a1b      	ldr	r3, [r3, #32]
 8001f80:	4a4a      	ldr	r2, [pc, #296]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001f82:	4013      	ands	r3, r2
 8001f84:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f86:	4b47      	ldr	r3, [pc, #284]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f88:	6a1a      	ldr	r2, [r3, #32]
 8001f8a:	4b46      	ldr	r3, [pc, #280]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f8c:	2180      	movs	r1, #128	@ 0x80
 8001f8e:	0249      	lsls	r1, r1, #9
 8001f90:	430a      	orrs	r2, r1
 8001f92:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f94:	4b43      	ldr	r3, [pc, #268]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f96:	6a1a      	ldr	r2, [r3, #32]
 8001f98:	4b42      	ldr	r3, [pc, #264]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f9a:	4945      	ldr	r1, [pc, #276]	@ (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001f9c:	400a      	ands	r2, r1
 8001f9e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001fa0:	4b40      	ldr	r3, [pc, #256]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2201      	movs	r2, #1
 8001faa:	4013      	ands	r3, r2
 8001fac:	d013      	beq.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fae:	f7fe fed7 	bl	8000d60 <HAL_GetTick>
 8001fb2:	0003      	movs	r3, r0
 8001fb4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fb6:	e009      	b.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fb8:	f7fe fed2 	bl	8000d60 <HAL_GetTick>
 8001fbc:	0002      	movs	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	4a3c      	ldr	r2, [pc, #240]	@ (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e067      	b.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fcc:	4b35      	ldr	r3, [pc, #212]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001fce:	6a1b      	ldr	r3, [r3, #32]
 8001fd0:	2202      	movs	r2, #2
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	d0f0      	beq.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001fd6:	4b33      	ldr	r3, [pc, #204]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001fd8:	6a1b      	ldr	r3, [r3, #32]
 8001fda:	4a34      	ldr	r2, [pc, #208]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001fdc:	4013      	ands	r3, r2
 8001fde:	0019      	movs	r1, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	685a      	ldr	r2, [r3, #4]
 8001fe4:	4b2f      	ldr	r3, [pc, #188]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001fe6:	430a      	orrs	r2, r1
 8001fe8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001fea:	2317      	movs	r3, #23
 8001fec:	18fb      	adds	r3, r7, r3
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d105      	bne.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ff4:	4b2b      	ldr	r3, [pc, #172]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ff6:	69da      	ldr	r2, [r3, #28]
 8001ff8:	4b2a      	ldr	r3, [pc, #168]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ffa:	492f      	ldr	r1, [pc, #188]	@ (80020b8 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8001ffc:	400a      	ands	r2, r1
 8001ffe:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2201      	movs	r2, #1
 8002006:	4013      	ands	r3, r2
 8002008:	d009      	beq.n	800201e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800200a:	4b26      	ldr	r3, [pc, #152]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	2203      	movs	r2, #3
 8002010:	4393      	bics	r3, r2
 8002012:	0019      	movs	r1, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	4b22      	ldr	r3, [pc, #136]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800201a:	430a      	orrs	r2, r1
 800201c:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	2202      	movs	r2, #2
 8002024:	4013      	ands	r3, r2
 8002026:	d009      	beq.n	800203c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002028:	4b1e      	ldr	r3, [pc, #120]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800202a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202c:	4a23      	ldr	r2, [pc, #140]	@ (80020bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800202e:	4013      	ands	r3, r2
 8002030:	0019      	movs	r1, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	68da      	ldr	r2, [r3, #12]
 8002036:	4b1b      	ldr	r3, [pc, #108]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002038:	430a      	orrs	r2, r1
 800203a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2220      	movs	r2, #32
 8002042:	4013      	ands	r3, r2
 8002044:	d009      	beq.n	800205a <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002046:	4b17      	ldr	r3, [pc, #92]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204a:	2210      	movs	r2, #16
 800204c:	4393      	bics	r3, r2
 800204e:	0019      	movs	r1, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	691a      	ldr	r2, [r3, #16]
 8002054:	4b13      	ldr	r3, [pc, #76]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002056:	430a      	orrs	r2, r1
 8002058:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	2380      	movs	r3, #128	@ 0x80
 8002060:	029b      	lsls	r3, r3, #10
 8002062:	4013      	ands	r3, r2
 8002064:	d009      	beq.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002066:	4b0f      	ldr	r3, [pc, #60]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206a:	2280      	movs	r2, #128	@ 0x80
 800206c:	4393      	bics	r3, r2
 800206e:	0019      	movs	r1, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	699a      	ldr	r2, [r3, #24]
 8002074:	4b0b      	ldr	r3, [pc, #44]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002076:	430a      	orrs	r2, r1
 8002078:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	2380      	movs	r3, #128	@ 0x80
 8002080:	00db      	lsls	r3, r3, #3
 8002082:	4013      	ands	r3, r2
 8002084:	d009      	beq.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002086:	4b07      	ldr	r3, [pc, #28]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208a:	2240      	movs	r2, #64	@ 0x40
 800208c:	4393      	bics	r3, r2
 800208e:	0019      	movs	r1, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	695a      	ldr	r2, [r3, #20]
 8002094:	4b03      	ldr	r3, [pc, #12]	@ (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002096:	430a      	orrs	r2, r1
 8002098:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800209a:	2300      	movs	r3, #0
}
 800209c:	0018      	movs	r0, r3
 800209e:	46bd      	mov	sp, r7
 80020a0:	b006      	add	sp, #24
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40021000 	.word	0x40021000
 80020a8:	40007000 	.word	0x40007000
 80020ac:	fffffcff 	.word	0xfffffcff
 80020b0:	fffeffff 	.word	0xfffeffff
 80020b4:	00001388 	.word	0x00001388
 80020b8:	efffffff 	.word	0xefffffff
 80020bc:	fffcffff 	.word	0xfffcffff

080020c0 <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 80020c0:	b590      	push	{r4, r7, lr}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e074      	b.n	80021bc <HAL_TSC_Init+0xfc>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	223c      	movs	r2, #60	@ 0x3c
 80020d6:	5c9b      	ldrb	r3, [r3, r2]
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d107      	bne.n	80020ee <HAL_TSC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	223d      	movs	r2, #61	@ 0x3d
 80020e2:	2100      	movs	r1, #0
 80020e4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	0018      	movs	r0, r3
 80020ea:	f7fe fbd7 	bl	800089c <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	223c      	movs	r2, #60	@ 0x3c
 80020f2:	2102      	movs	r1, #2
 80020f4:	5499      	strb	r1, [r3, r2]

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	2201      	movs	r2, #1
 80020fc:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	6819      	ldr	r1, [r3, #0]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 800210c:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 8002114:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 800211a:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 8002120:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 8002126:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                         htsc->Init.MaxCountValue |
 800212c:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                         htsc->Init.SynchroPinPolarity |
 8002132:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	430a      	orrs	r2, r1
 800213a:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	7b1b      	ldrb	r3, [r3, #12]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d108      	bne.n	8002156 <HAL_TSC_Init+0x96>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2180      	movs	r1, #128	@ 0x80
 8002150:	0249      	lsls	r1, r1, #9
 8002152:	430a      	orrs	r2, r1
 8002154:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800215e:	431a      	orrs	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002164:	431a      	orrs	r2, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	43d2      	mvns	r2, r2
 800216c:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	430a      	orrs	r2, r1
 800217c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002186:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681c      	ldr	r4, [r3, #0]
 8002190:	0010      	movs	r0, r2
 8002192:	f000 f84e 	bl	8002232 <TSC_extract_groups>
 8002196:	0003      	movs	r3, r0
 8002198:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	685a      	ldr	r2, [r3, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2103      	movs	r1, #3
 80021a6:	438a      	bics	r2, r1
 80021a8:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2203      	movs	r2, #3
 80021b0:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	223c      	movs	r2, #60	@ 0x3c
 80021b6:	2101      	movs	r1, #1
 80021b8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80021ba:	2300      	movs	r3, #0
}
 80021bc:	0018      	movs	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	b003      	add	sp, #12
 80021c2:	bd90      	pop	{r4, r7, pc}

080021c4 <HAL_TSC_IRQHandler>:
  * @param  htsc Pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval None
  */
void HAL_TSC_IRQHandler(TSC_HandleTypeDef *htsc)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));

  /* Check if the end of acquisition occurred */
  if (__HAL_TSC_GET_FLAG(htsc, TSC_FLAG_EOA) != RESET)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	2201      	movs	r2, #1
 80021d4:	4013      	ands	r3, r2
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d103      	bne.n	80021e2 <HAL_TSC_IRQHandler+0x1e>
  {
    /* Clear EOA flag */
    __HAL_TSC_CLEAR_FLAG(htsc, TSC_FLAG_EOA);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2201      	movs	r2, #1
 80021e0:	609a      	str	r2, [r3, #8]
  }

  /* Check if max count error occurred */
  if (__HAL_TSC_GET_FLAG(htsc, TSC_FLAG_MCE) != RESET)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	2202      	movs	r2, #2
 80021ea:	4013      	ands	r3, r2
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d10c      	bne.n	800220a <HAL_TSC_IRQHandler+0x46>
  {
    /* Clear MCE flag */
    __HAL_TSC_CLEAR_FLAG(htsc, TSC_FLAG_MCE);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2202      	movs	r2, #2
 80021f6:	609a      	str	r2, [r3, #8]
    /* Change TSC state */
    htsc->State = HAL_TSC_STATE_ERROR;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	223c      	movs	r2, #60	@ 0x3c
 80021fc:	2103      	movs	r1, #3
 80021fe:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1)
    htsc->ErrorCallback(htsc);
#else
    /* Conversion completed callback */
    HAL_TSC_ErrorCallback(htsc);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	0018      	movs	r0, r3
 8002204:	f000 f80d 	bl	8002222 <HAL_TSC_ErrorCallback>
#else
    /* Conversion completed callback */
    HAL_TSC_ConvCpltCallback(htsc);
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }
}
 8002208:	e007      	b.n	800221a <HAL_TSC_IRQHandler+0x56>
    htsc->State = HAL_TSC_STATE_READY;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	223c      	movs	r2, #60	@ 0x3c
 800220e:	2101      	movs	r1, #1
 8002210:	5499      	strb	r1, [r3, r2]
    HAL_TSC_ConvCpltCallback(htsc);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	0018      	movs	r0, r3
 8002216:	f002 f815 	bl	8004244 <HAL_TSC_ConvCpltCallback>
}
 800221a:	46c0      	nop			@ (mov r8, r8)
 800221c:	46bd      	mov	sp, r7
 800221e:	b002      	add	sp, #8
 8002220:	bd80      	pop	{r7, pc}

08002222 <HAL_TSC_ErrorCallback>:
  * @param  htsc Pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval None
  */
__weak void HAL_TSC_ErrorCallback(TSC_HandleTypeDef *htsc)
{
 8002222:	b580      	push	{r7, lr}
 8002224:	b082      	sub	sp, #8
 8002226:	af00      	add	r7, sp, #0
 8002228:	6078      	str	r0, [r7, #4]
  UNUSED(htsc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TSC_ErrorCallback could be implemented in the user file.
   */
}
 800222a:	46c0      	nop			@ (mov r8, r8)
 800222c:	46bd      	mov	sp, r7
 800222e:	b002      	add	sp, #8
 8002230:	bd80      	pop	{r7, pc}

08002232 <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 8002232:	b580      	push	{r7, lr}
 8002234:	b084      	sub	sp, #16
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 800223a:	2300      	movs	r3, #0
 800223c:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 800223e:	2300      	movs	r3, #0
 8002240:	60bb      	str	r3, [r7, #8]
 8002242:	e011      	b.n	8002268 <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL)
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	220f      	movs	r2, #15
 800224a:	409a      	lsls	r2, r3
 800224c:	0013      	movs	r3, r2
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	4013      	ands	r3, r2
 8002252:	d006      	beq.n	8002262 <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 8002254:	2201      	movs	r2, #1
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	409a      	lsls	r2, r3
 800225a:	0013      	movs	r3, r2
 800225c:	68fa      	ldr	r2, [r7, #12]
 800225e:	4313      	orrs	r3, r2
 8002260:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	3301      	adds	r3, #1
 8002266:	60bb      	str	r3, [r7, #8]
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	2b07      	cmp	r3, #7
 800226c:	d9ea      	bls.n	8002244 <TSC_extract_groups+0x12>
    }
  }

  return groups;
 800226e:	68fb      	ldr	r3, [r7, #12]
}
 8002270:	0018      	movs	r0, r3
 8002272:	46bd      	mov	sp, r7
 8002274:	b004      	add	sp, #16
 8002276:	bd80      	pop	{r7, pc}

08002278 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e044      	b.n	8002314 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800228e:	2b00      	cmp	r3, #0
 8002290:	d107      	bne.n	80022a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2278      	movs	r2, #120	@ 0x78
 8002296:	2100      	movs	r1, #0
 8002298:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	0018      	movs	r0, r3
 800229e:	f7fe fba3 	bl	80009e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2224      	movs	r2, #36	@ 0x24
 80022a6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2101      	movs	r1, #1
 80022b4:	438a      	bics	r2, r1
 80022b6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d003      	beq.n	80022c8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	0018      	movs	r0, r3
 80022c4:	f000 fa54 	bl	8002770 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	0018      	movs	r0, r3
 80022cc:	f000 f8c8 	bl	8002460 <UART_SetConfig>
 80022d0:	0003      	movs	r3, r0
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d101      	bne.n	80022da <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e01c      	b.n	8002314 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	685a      	ldr	r2, [r3, #4]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	490d      	ldr	r1, [pc, #52]	@ (800231c <HAL_UART_Init+0xa4>)
 80022e6:	400a      	ands	r2, r1
 80022e8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	212a      	movs	r1, #42	@ 0x2a
 80022f6:	438a      	bics	r2, r1
 80022f8:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2101      	movs	r1, #1
 8002306:	430a      	orrs	r2, r1
 8002308:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	0018      	movs	r0, r3
 800230e:	f000 fae3 	bl	80028d8 <UART_CheckIdleState>
 8002312:	0003      	movs	r3, r0
}
 8002314:	0018      	movs	r0, r3
 8002316:	46bd      	mov	sp, r7
 8002318:	b002      	add	sp, #8
 800231a:	bd80      	pop	{r7, pc}
 800231c:	ffffb7ff 	.word	0xffffb7ff

08002320 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b08a      	sub	sp, #40	@ 0x28
 8002324:	af02      	add	r7, sp, #8
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	603b      	str	r3, [r7, #0]
 800232c:	1dbb      	adds	r3, r7, #6
 800232e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002334:	2b20      	cmp	r3, #32
 8002336:	d000      	beq.n	800233a <HAL_UART_Transmit+0x1a>
 8002338:	e08c      	b.n	8002454 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d003      	beq.n	8002348 <HAL_UART_Transmit+0x28>
 8002340:	1dbb      	adds	r3, r7, #6
 8002342:	881b      	ldrh	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d101      	bne.n	800234c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e084      	b.n	8002456 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	689a      	ldr	r2, [r3, #8]
 8002350:	2380      	movs	r3, #128	@ 0x80
 8002352:	015b      	lsls	r3, r3, #5
 8002354:	429a      	cmp	r2, r3
 8002356:	d109      	bne.n	800236c <HAL_UART_Transmit+0x4c>
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	691b      	ldr	r3, [r3, #16]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d105      	bne.n	800236c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	2201      	movs	r2, #1
 8002364:	4013      	ands	r3, r2
 8002366:	d001      	beq.n	800236c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e074      	b.n	8002456 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2284      	movs	r2, #132	@ 0x84
 8002370:	2100      	movs	r1, #0
 8002372:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2221      	movs	r2, #33	@ 0x21
 8002378:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800237a:	f7fe fcf1 	bl	8000d60 <HAL_GetTick>
 800237e:	0003      	movs	r3, r0
 8002380:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	1dba      	adds	r2, r7, #6
 8002386:	2150      	movs	r1, #80	@ 0x50
 8002388:	8812      	ldrh	r2, [r2, #0]
 800238a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	1dba      	adds	r2, r7, #6
 8002390:	2152      	movs	r1, #82	@ 0x52
 8002392:	8812      	ldrh	r2, [r2, #0]
 8002394:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	689a      	ldr	r2, [r3, #8]
 800239a:	2380      	movs	r3, #128	@ 0x80
 800239c:	015b      	lsls	r3, r3, #5
 800239e:	429a      	cmp	r2, r3
 80023a0:	d108      	bne.n	80023b4 <HAL_UART_Transmit+0x94>
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	691b      	ldr	r3, [r3, #16]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d104      	bne.n	80023b4 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80023aa:	2300      	movs	r3, #0
 80023ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	61bb      	str	r3, [r7, #24]
 80023b2:	e003      	b.n	80023bc <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023b8:	2300      	movs	r3, #0
 80023ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80023bc:	e02f      	b.n	800241e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023be:	697a      	ldr	r2, [r7, #20]
 80023c0:	68f8      	ldr	r0, [r7, #12]
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	9300      	str	r3, [sp, #0]
 80023c6:	0013      	movs	r3, r2
 80023c8:	2200      	movs	r2, #0
 80023ca:	2180      	movs	r1, #128	@ 0x80
 80023cc:	f000 fb2c 	bl	8002a28 <UART_WaitOnFlagUntilTimeout>
 80023d0:	1e03      	subs	r3, r0, #0
 80023d2:	d004      	beq.n	80023de <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2220      	movs	r2, #32
 80023d8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e03b      	b.n	8002456 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d10b      	bne.n	80023fc <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	881a      	ldrh	r2, [r3, #0]
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	05d2      	lsls	r2, r2, #23
 80023ee:	0dd2      	lsrs	r2, r2, #23
 80023f0:	b292      	uxth	r2, r2
 80023f2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80023f4:	69bb      	ldr	r3, [r7, #24]
 80023f6:	3302      	adds	r3, #2
 80023f8:	61bb      	str	r3, [r7, #24]
 80023fa:	e007      	b.n	800240c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	781a      	ldrb	r2, [r3, #0]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	3301      	adds	r3, #1
 800240a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2252      	movs	r2, #82	@ 0x52
 8002410:	5a9b      	ldrh	r3, [r3, r2]
 8002412:	b29b      	uxth	r3, r3
 8002414:	3b01      	subs	r3, #1
 8002416:	b299      	uxth	r1, r3
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2252      	movs	r2, #82	@ 0x52
 800241c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2252      	movs	r2, #82	@ 0x52
 8002422:	5a9b      	ldrh	r3, [r3, r2]
 8002424:	b29b      	uxth	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1c9      	bne.n	80023be <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800242a:	697a      	ldr	r2, [r7, #20]
 800242c:	68f8      	ldr	r0, [r7, #12]
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	9300      	str	r3, [sp, #0]
 8002432:	0013      	movs	r3, r2
 8002434:	2200      	movs	r2, #0
 8002436:	2140      	movs	r1, #64	@ 0x40
 8002438:	f000 faf6 	bl	8002a28 <UART_WaitOnFlagUntilTimeout>
 800243c:	1e03      	subs	r3, r0, #0
 800243e:	d004      	beq.n	800244a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2220      	movs	r2, #32
 8002444:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e005      	b.n	8002456 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2220      	movs	r2, #32
 800244e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002450:	2300      	movs	r3, #0
 8002452:	e000      	b.n	8002456 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002454:	2302      	movs	r3, #2
  }
}
 8002456:	0018      	movs	r0, r3
 8002458:	46bd      	mov	sp, r7
 800245a:	b008      	add	sp, #32
 800245c:	bd80      	pop	{r7, pc}
	...

08002460 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b088      	sub	sp, #32
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002468:	231e      	movs	r3, #30
 800246a:	18fb      	adds	r3, r7, r3
 800246c:	2200      	movs	r2, #0
 800246e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689a      	ldr	r2, [r3, #8]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	691b      	ldr	r3, [r3, #16]
 8002478:	431a      	orrs	r2, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	695b      	ldr	r3, [r3, #20]
 800247e:	431a      	orrs	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	69db      	ldr	r3, [r3, #28]
 8002484:	4313      	orrs	r3, r2
 8002486:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4aaf      	ldr	r2, [pc, #700]	@ (800274c <UART_SetConfig+0x2ec>)
 8002490:	4013      	ands	r3, r2
 8002492:	0019      	movs	r1, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	697a      	ldr	r2, [r7, #20]
 800249a:	430a      	orrs	r2, r1
 800249c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	4aaa      	ldr	r2, [pc, #680]	@ (8002750 <UART_SetConfig+0x2f0>)
 80024a6:	4013      	ands	r3, r2
 80024a8:	0019      	movs	r1, r3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	68da      	ldr	r2, [r3, #12]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	430a      	orrs	r2, r1
 80024b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6a1b      	ldr	r3, [r3, #32]
 80024c0:	697a      	ldr	r2, [r7, #20]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	4aa1      	ldr	r2, [pc, #644]	@ (8002754 <UART_SetConfig+0x2f4>)
 80024ce:	4013      	ands	r3, r2
 80024d0:	0019      	movs	r1, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	430a      	orrs	r2, r1
 80024da:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a9d      	ldr	r2, [pc, #628]	@ (8002758 <UART_SetConfig+0x2f8>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d127      	bne.n	8002536 <UART_SetConfig+0xd6>
 80024e6:	4b9d      	ldr	r3, [pc, #628]	@ (800275c <UART_SetConfig+0x2fc>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ea:	2203      	movs	r2, #3
 80024ec:	4013      	ands	r3, r2
 80024ee:	2b03      	cmp	r3, #3
 80024f0:	d00d      	beq.n	800250e <UART_SetConfig+0xae>
 80024f2:	d81b      	bhi.n	800252c <UART_SetConfig+0xcc>
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d014      	beq.n	8002522 <UART_SetConfig+0xc2>
 80024f8:	d818      	bhi.n	800252c <UART_SetConfig+0xcc>
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d002      	beq.n	8002504 <UART_SetConfig+0xa4>
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d00a      	beq.n	8002518 <UART_SetConfig+0xb8>
 8002502:	e013      	b.n	800252c <UART_SetConfig+0xcc>
 8002504:	231f      	movs	r3, #31
 8002506:	18fb      	adds	r3, r7, r3
 8002508:	2200      	movs	r2, #0
 800250a:	701a      	strb	r2, [r3, #0]
 800250c:	e065      	b.n	80025da <UART_SetConfig+0x17a>
 800250e:	231f      	movs	r3, #31
 8002510:	18fb      	adds	r3, r7, r3
 8002512:	2202      	movs	r2, #2
 8002514:	701a      	strb	r2, [r3, #0]
 8002516:	e060      	b.n	80025da <UART_SetConfig+0x17a>
 8002518:	231f      	movs	r3, #31
 800251a:	18fb      	adds	r3, r7, r3
 800251c:	2204      	movs	r2, #4
 800251e:	701a      	strb	r2, [r3, #0]
 8002520:	e05b      	b.n	80025da <UART_SetConfig+0x17a>
 8002522:	231f      	movs	r3, #31
 8002524:	18fb      	adds	r3, r7, r3
 8002526:	2208      	movs	r2, #8
 8002528:	701a      	strb	r2, [r3, #0]
 800252a:	e056      	b.n	80025da <UART_SetConfig+0x17a>
 800252c:	231f      	movs	r3, #31
 800252e:	18fb      	adds	r3, r7, r3
 8002530:	2210      	movs	r2, #16
 8002532:	701a      	strb	r2, [r3, #0]
 8002534:	e051      	b.n	80025da <UART_SetConfig+0x17a>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a89      	ldr	r2, [pc, #548]	@ (8002760 <UART_SetConfig+0x300>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d134      	bne.n	80025aa <UART_SetConfig+0x14a>
 8002540:	4b86      	ldr	r3, [pc, #536]	@ (800275c <UART_SetConfig+0x2fc>)
 8002542:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002544:	23c0      	movs	r3, #192	@ 0xc0
 8002546:	029b      	lsls	r3, r3, #10
 8002548:	4013      	ands	r3, r2
 800254a:	22c0      	movs	r2, #192	@ 0xc0
 800254c:	0292      	lsls	r2, r2, #10
 800254e:	4293      	cmp	r3, r2
 8002550:	d017      	beq.n	8002582 <UART_SetConfig+0x122>
 8002552:	22c0      	movs	r2, #192	@ 0xc0
 8002554:	0292      	lsls	r2, r2, #10
 8002556:	4293      	cmp	r3, r2
 8002558:	d822      	bhi.n	80025a0 <UART_SetConfig+0x140>
 800255a:	2280      	movs	r2, #128	@ 0x80
 800255c:	0292      	lsls	r2, r2, #10
 800255e:	4293      	cmp	r3, r2
 8002560:	d019      	beq.n	8002596 <UART_SetConfig+0x136>
 8002562:	2280      	movs	r2, #128	@ 0x80
 8002564:	0292      	lsls	r2, r2, #10
 8002566:	4293      	cmp	r3, r2
 8002568:	d81a      	bhi.n	80025a0 <UART_SetConfig+0x140>
 800256a:	2b00      	cmp	r3, #0
 800256c:	d004      	beq.n	8002578 <UART_SetConfig+0x118>
 800256e:	2280      	movs	r2, #128	@ 0x80
 8002570:	0252      	lsls	r2, r2, #9
 8002572:	4293      	cmp	r3, r2
 8002574:	d00a      	beq.n	800258c <UART_SetConfig+0x12c>
 8002576:	e013      	b.n	80025a0 <UART_SetConfig+0x140>
 8002578:	231f      	movs	r3, #31
 800257a:	18fb      	adds	r3, r7, r3
 800257c:	2200      	movs	r2, #0
 800257e:	701a      	strb	r2, [r3, #0]
 8002580:	e02b      	b.n	80025da <UART_SetConfig+0x17a>
 8002582:	231f      	movs	r3, #31
 8002584:	18fb      	adds	r3, r7, r3
 8002586:	2202      	movs	r2, #2
 8002588:	701a      	strb	r2, [r3, #0]
 800258a:	e026      	b.n	80025da <UART_SetConfig+0x17a>
 800258c:	231f      	movs	r3, #31
 800258e:	18fb      	adds	r3, r7, r3
 8002590:	2204      	movs	r2, #4
 8002592:	701a      	strb	r2, [r3, #0]
 8002594:	e021      	b.n	80025da <UART_SetConfig+0x17a>
 8002596:	231f      	movs	r3, #31
 8002598:	18fb      	adds	r3, r7, r3
 800259a:	2208      	movs	r2, #8
 800259c:	701a      	strb	r2, [r3, #0]
 800259e:	e01c      	b.n	80025da <UART_SetConfig+0x17a>
 80025a0:	231f      	movs	r3, #31
 80025a2:	18fb      	adds	r3, r7, r3
 80025a4:	2210      	movs	r2, #16
 80025a6:	701a      	strb	r2, [r3, #0]
 80025a8:	e017      	b.n	80025da <UART_SetConfig+0x17a>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a6d      	ldr	r2, [pc, #436]	@ (8002764 <UART_SetConfig+0x304>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d104      	bne.n	80025be <UART_SetConfig+0x15e>
 80025b4:	231f      	movs	r3, #31
 80025b6:	18fb      	adds	r3, r7, r3
 80025b8:	2200      	movs	r2, #0
 80025ba:	701a      	strb	r2, [r3, #0]
 80025bc:	e00d      	b.n	80025da <UART_SetConfig+0x17a>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a69      	ldr	r2, [pc, #420]	@ (8002768 <UART_SetConfig+0x308>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d104      	bne.n	80025d2 <UART_SetConfig+0x172>
 80025c8:	231f      	movs	r3, #31
 80025ca:	18fb      	adds	r3, r7, r3
 80025cc:	2200      	movs	r2, #0
 80025ce:	701a      	strb	r2, [r3, #0]
 80025d0:	e003      	b.n	80025da <UART_SetConfig+0x17a>
 80025d2:	231f      	movs	r3, #31
 80025d4:	18fb      	adds	r3, r7, r3
 80025d6:	2210      	movs	r2, #16
 80025d8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	69da      	ldr	r2, [r3, #28]
 80025de:	2380      	movs	r3, #128	@ 0x80
 80025e0:	021b      	lsls	r3, r3, #8
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d15c      	bne.n	80026a0 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 80025e6:	231f      	movs	r3, #31
 80025e8:	18fb      	adds	r3, r7, r3
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	2b08      	cmp	r3, #8
 80025ee:	d015      	beq.n	800261c <UART_SetConfig+0x1bc>
 80025f0:	dc18      	bgt.n	8002624 <UART_SetConfig+0x1c4>
 80025f2:	2b04      	cmp	r3, #4
 80025f4:	d00d      	beq.n	8002612 <UART_SetConfig+0x1b2>
 80025f6:	dc15      	bgt.n	8002624 <UART_SetConfig+0x1c4>
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d002      	beq.n	8002602 <UART_SetConfig+0x1a2>
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d005      	beq.n	800260c <UART_SetConfig+0x1ac>
 8002600:	e010      	b.n	8002624 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002602:	f7ff fc49 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 8002606:	0003      	movs	r3, r0
 8002608:	61bb      	str	r3, [r7, #24]
        break;
 800260a:	e012      	b.n	8002632 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800260c:	4b57      	ldr	r3, [pc, #348]	@ (800276c <UART_SetConfig+0x30c>)
 800260e:	61bb      	str	r3, [r7, #24]
        break;
 8002610:	e00f      	b.n	8002632 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002612:	f7ff fbc5 	bl	8001da0 <HAL_RCC_GetSysClockFreq>
 8002616:	0003      	movs	r3, r0
 8002618:	61bb      	str	r3, [r7, #24]
        break;
 800261a:	e00a      	b.n	8002632 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800261c:	2380      	movs	r3, #128	@ 0x80
 800261e:	021b      	lsls	r3, r3, #8
 8002620:	61bb      	str	r3, [r7, #24]
        break;
 8002622:	e006      	b.n	8002632 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8002624:	2300      	movs	r3, #0
 8002626:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002628:	231e      	movs	r3, #30
 800262a:	18fb      	adds	r3, r7, r3
 800262c:	2201      	movs	r2, #1
 800262e:	701a      	strb	r2, [r3, #0]
        break;
 8002630:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d100      	bne.n	800263a <UART_SetConfig+0x1da>
 8002638:	e07a      	b.n	8002730 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	005a      	lsls	r2, r3, #1
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	085b      	lsrs	r3, r3, #1
 8002644:	18d2      	adds	r2, r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	0019      	movs	r1, r3
 800264c:	0010      	movs	r0, r2
 800264e:	f7fd fd65 	bl	800011c <__udivsi3>
 8002652:	0003      	movs	r3, r0
 8002654:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	2b0f      	cmp	r3, #15
 800265a:	d91c      	bls.n	8002696 <UART_SetConfig+0x236>
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	2380      	movs	r3, #128	@ 0x80
 8002660:	025b      	lsls	r3, r3, #9
 8002662:	429a      	cmp	r2, r3
 8002664:	d217      	bcs.n	8002696 <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	b29a      	uxth	r2, r3
 800266a:	200e      	movs	r0, #14
 800266c:	183b      	adds	r3, r7, r0
 800266e:	210f      	movs	r1, #15
 8002670:	438a      	bics	r2, r1
 8002672:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	085b      	lsrs	r3, r3, #1
 8002678:	b29b      	uxth	r3, r3
 800267a:	2207      	movs	r2, #7
 800267c:	4013      	ands	r3, r2
 800267e:	b299      	uxth	r1, r3
 8002680:	183b      	adds	r3, r7, r0
 8002682:	183a      	adds	r2, r7, r0
 8002684:	8812      	ldrh	r2, [r2, #0]
 8002686:	430a      	orrs	r2, r1
 8002688:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	183a      	adds	r2, r7, r0
 8002690:	8812      	ldrh	r2, [r2, #0]
 8002692:	60da      	str	r2, [r3, #12]
 8002694:	e04c      	b.n	8002730 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8002696:	231e      	movs	r3, #30
 8002698:	18fb      	adds	r3, r7, r3
 800269a:	2201      	movs	r2, #1
 800269c:	701a      	strb	r2, [r3, #0]
 800269e:	e047      	b.n	8002730 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80026a0:	231f      	movs	r3, #31
 80026a2:	18fb      	adds	r3, r7, r3
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	2b08      	cmp	r3, #8
 80026a8:	d015      	beq.n	80026d6 <UART_SetConfig+0x276>
 80026aa:	dc18      	bgt.n	80026de <UART_SetConfig+0x27e>
 80026ac:	2b04      	cmp	r3, #4
 80026ae:	d00d      	beq.n	80026cc <UART_SetConfig+0x26c>
 80026b0:	dc15      	bgt.n	80026de <UART_SetConfig+0x27e>
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d002      	beq.n	80026bc <UART_SetConfig+0x25c>
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d005      	beq.n	80026c6 <UART_SetConfig+0x266>
 80026ba:	e010      	b.n	80026de <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026bc:	f7ff fbec 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 80026c0:	0003      	movs	r3, r0
 80026c2:	61bb      	str	r3, [r7, #24]
        break;
 80026c4:	e012      	b.n	80026ec <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026c6:	4b29      	ldr	r3, [pc, #164]	@ (800276c <UART_SetConfig+0x30c>)
 80026c8:	61bb      	str	r3, [r7, #24]
        break;
 80026ca:	e00f      	b.n	80026ec <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026cc:	f7ff fb68 	bl	8001da0 <HAL_RCC_GetSysClockFreq>
 80026d0:	0003      	movs	r3, r0
 80026d2:	61bb      	str	r3, [r7, #24]
        break;
 80026d4:	e00a      	b.n	80026ec <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026d6:	2380      	movs	r3, #128	@ 0x80
 80026d8:	021b      	lsls	r3, r3, #8
 80026da:	61bb      	str	r3, [r7, #24]
        break;
 80026dc:	e006      	b.n	80026ec <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 80026de:	2300      	movs	r3, #0
 80026e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80026e2:	231e      	movs	r3, #30
 80026e4:	18fb      	adds	r3, r7, r3
 80026e6:	2201      	movs	r2, #1
 80026e8:	701a      	strb	r2, [r3, #0]
        break;
 80026ea:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d01e      	beq.n	8002730 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	085a      	lsrs	r2, r3, #1
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	18d2      	adds	r2, r2, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	0019      	movs	r1, r3
 8002702:	0010      	movs	r0, r2
 8002704:	f7fd fd0a 	bl	800011c <__udivsi3>
 8002708:	0003      	movs	r3, r0
 800270a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	2b0f      	cmp	r3, #15
 8002710:	d90a      	bls.n	8002728 <UART_SetConfig+0x2c8>
 8002712:	693a      	ldr	r2, [r7, #16]
 8002714:	2380      	movs	r3, #128	@ 0x80
 8002716:	025b      	lsls	r3, r3, #9
 8002718:	429a      	cmp	r2, r3
 800271a:	d205      	bcs.n	8002728 <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	b29a      	uxth	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	60da      	str	r2, [r3, #12]
 8002726:	e003      	b.n	8002730 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8002728:	231e      	movs	r3, #30
 800272a:	18fb      	adds	r3, r7, r3
 800272c:	2201      	movs	r2, #1
 800272e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800273c:	231e      	movs	r3, #30
 800273e:	18fb      	adds	r3, r7, r3
 8002740:	781b      	ldrb	r3, [r3, #0]
}
 8002742:	0018      	movs	r0, r3
 8002744:	46bd      	mov	sp, r7
 8002746:	b008      	add	sp, #32
 8002748:	bd80      	pop	{r7, pc}
 800274a:	46c0      	nop			@ (mov r8, r8)
 800274c:	efff69f3 	.word	0xefff69f3
 8002750:	ffffcfff 	.word	0xffffcfff
 8002754:	fffff4ff 	.word	0xfffff4ff
 8002758:	40013800 	.word	0x40013800
 800275c:	40021000 	.word	0x40021000
 8002760:	40004400 	.word	0x40004400
 8002764:	40004800 	.word	0x40004800
 8002768:	40004c00 	.word	0x40004c00
 800276c:	007a1200 	.word	0x007a1200

08002770 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800277c:	2208      	movs	r2, #8
 800277e:	4013      	ands	r3, r2
 8002780:	d00b      	beq.n	800279a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	4a4a      	ldr	r2, [pc, #296]	@ (80028b4 <UART_AdvFeatureConfig+0x144>)
 800278a:	4013      	ands	r3, r2
 800278c:	0019      	movs	r1, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	430a      	orrs	r2, r1
 8002798:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279e:	2201      	movs	r2, #1
 80027a0:	4013      	ands	r3, r2
 80027a2:	d00b      	beq.n	80027bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	4a43      	ldr	r2, [pc, #268]	@ (80028b8 <UART_AdvFeatureConfig+0x148>)
 80027ac:	4013      	ands	r3, r2
 80027ae:	0019      	movs	r1, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	430a      	orrs	r2, r1
 80027ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c0:	2202      	movs	r2, #2
 80027c2:	4013      	ands	r3, r2
 80027c4:	d00b      	beq.n	80027de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	4a3b      	ldr	r2, [pc, #236]	@ (80028bc <UART_AdvFeatureConfig+0x14c>)
 80027ce:	4013      	ands	r3, r2
 80027d0:	0019      	movs	r1, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	430a      	orrs	r2, r1
 80027dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e2:	2204      	movs	r2, #4
 80027e4:	4013      	ands	r3, r2
 80027e6:	d00b      	beq.n	8002800 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	4a34      	ldr	r2, [pc, #208]	@ (80028c0 <UART_AdvFeatureConfig+0x150>)
 80027f0:	4013      	ands	r3, r2
 80027f2:	0019      	movs	r1, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	430a      	orrs	r2, r1
 80027fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002804:	2210      	movs	r2, #16
 8002806:	4013      	ands	r3, r2
 8002808:	d00b      	beq.n	8002822 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	4a2c      	ldr	r2, [pc, #176]	@ (80028c4 <UART_AdvFeatureConfig+0x154>)
 8002812:	4013      	ands	r3, r2
 8002814:	0019      	movs	r1, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	430a      	orrs	r2, r1
 8002820:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002826:	2220      	movs	r2, #32
 8002828:	4013      	ands	r3, r2
 800282a:	d00b      	beq.n	8002844 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	4a25      	ldr	r2, [pc, #148]	@ (80028c8 <UART_AdvFeatureConfig+0x158>)
 8002834:	4013      	ands	r3, r2
 8002836:	0019      	movs	r1, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	430a      	orrs	r2, r1
 8002842:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002848:	2240      	movs	r2, #64	@ 0x40
 800284a:	4013      	ands	r3, r2
 800284c:	d01d      	beq.n	800288a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	4a1d      	ldr	r2, [pc, #116]	@ (80028cc <UART_AdvFeatureConfig+0x15c>)
 8002856:	4013      	ands	r3, r2
 8002858:	0019      	movs	r1, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	430a      	orrs	r2, r1
 8002864:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800286a:	2380      	movs	r3, #128	@ 0x80
 800286c:	035b      	lsls	r3, r3, #13
 800286e:	429a      	cmp	r2, r3
 8002870:	d10b      	bne.n	800288a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	4a15      	ldr	r2, [pc, #84]	@ (80028d0 <UART_AdvFeatureConfig+0x160>)
 800287a:	4013      	ands	r3, r2
 800287c:	0019      	movs	r1, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	430a      	orrs	r2, r1
 8002888:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800288e:	2280      	movs	r2, #128	@ 0x80
 8002890:	4013      	ands	r3, r2
 8002892:	d00b      	beq.n	80028ac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	4a0e      	ldr	r2, [pc, #56]	@ (80028d4 <UART_AdvFeatureConfig+0x164>)
 800289c:	4013      	ands	r3, r2
 800289e:	0019      	movs	r1, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	430a      	orrs	r2, r1
 80028aa:	605a      	str	r2, [r3, #4]
  }
}
 80028ac:	46c0      	nop			@ (mov r8, r8)
 80028ae:	46bd      	mov	sp, r7
 80028b0:	b002      	add	sp, #8
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	ffff7fff 	.word	0xffff7fff
 80028b8:	fffdffff 	.word	0xfffdffff
 80028bc:	fffeffff 	.word	0xfffeffff
 80028c0:	fffbffff 	.word	0xfffbffff
 80028c4:	ffffefff 	.word	0xffffefff
 80028c8:	ffffdfff 	.word	0xffffdfff
 80028cc:	ffefffff 	.word	0xffefffff
 80028d0:	ff9fffff 	.word	0xff9fffff
 80028d4:	fff7ffff 	.word	0xfff7ffff

080028d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b092      	sub	sp, #72	@ 0x48
 80028dc:	af02      	add	r7, sp, #8
 80028de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2284      	movs	r2, #132	@ 0x84
 80028e4:	2100      	movs	r1, #0
 80028e6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80028e8:	f7fe fa3a 	bl	8000d60 <HAL_GetTick>
 80028ec:	0003      	movs	r3, r0
 80028ee:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2208      	movs	r2, #8
 80028f8:	4013      	ands	r3, r2
 80028fa:	2b08      	cmp	r3, #8
 80028fc:	d12c      	bne.n	8002958 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002900:	2280      	movs	r2, #128	@ 0x80
 8002902:	0391      	lsls	r1, r2, #14
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	4a46      	ldr	r2, [pc, #280]	@ (8002a20 <UART_CheckIdleState+0x148>)
 8002908:	9200      	str	r2, [sp, #0]
 800290a:	2200      	movs	r2, #0
 800290c:	f000 f88c 	bl	8002a28 <UART_WaitOnFlagUntilTimeout>
 8002910:	1e03      	subs	r3, r0, #0
 8002912:	d021      	beq.n	8002958 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002914:	f3ef 8310 	mrs	r3, PRIMASK
 8002918:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800291a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800291c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800291e:	2301      	movs	r3, #1
 8002920:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002924:	f383 8810 	msr	PRIMASK, r3
}
 8002928:	46c0      	nop			@ (mov r8, r8)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	2180      	movs	r1, #128	@ 0x80
 8002936:	438a      	bics	r2, r1
 8002938:	601a      	str	r2, [r3, #0]
 800293a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800293c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800293e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002940:	f383 8810 	msr	PRIMASK, r3
}
 8002944:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2220      	movs	r2, #32
 800294a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2278      	movs	r2, #120	@ 0x78
 8002950:	2100      	movs	r1, #0
 8002952:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e05f      	b.n	8002a18 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2204      	movs	r2, #4
 8002960:	4013      	ands	r3, r2
 8002962:	2b04      	cmp	r3, #4
 8002964:	d146      	bne.n	80029f4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002966:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002968:	2280      	movs	r2, #128	@ 0x80
 800296a:	03d1      	lsls	r1, r2, #15
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	4a2c      	ldr	r2, [pc, #176]	@ (8002a20 <UART_CheckIdleState+0x148>)
 8002970:	9200      	str	r2, [sp, #0]
 8002972:	2200      	movs	r2, #0
 8002974:	f000 f858 	bl	8002a28 <UART_WaitOnFlagUntilTimeout>
 8002978:	1e03      	subs	r3, r0, #0
 800297a:	d03b      	beq.n	80029f4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800297c:	f3ef 8310 	mrs	r3, PRIMASK
 8002980:	60fb      	str	r3, [r7, #12]
  return(result);
 8002982:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002984:	637b      	str	r3, [r7, #52]	@ 0x34
 8002986:	2301      	movs	r3, #1
 8002988:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	f383 8810 	msr	PRIMASK, r3
}
 8002990:	46c0      	nop			@ (mov r8, r8)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4921      	ldr	r1, [pc, #132]	@ (8002a24 <UART_CheckIdleState+0x14c>)
 800299e:	400a      	ands	r2, r1
 80029a0:	601a      	str	r2, [r3, #0]
 80029a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	f383 8810 	msr	PRIMASK, r3
}
 80029ac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029ae:	f3ef 8310 	mrs	r3, PRIMASK
 80029b2:	61bb      	str	r3, [r7, #24]
  return(result);
 80029b4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80029b8:	2301      	movs	r3, #1
 80029ba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	f383 8810 	msr	PRIMASK, r3
}
 80029c2:	46c0      	nop			@ (mov r8, r8)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	689a      	ldr	r2, [r3, #8]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2101      	movs	r1, #1
 80029d0:	438a      	bics	r2, r1
 80029d2:	609a      	str	r2, [r3, #8]
 80029d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029d6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029d8:	6a3b      	ldr	r3, [r7, #32]
 80029da:	f383 8810 	msr	PRIMASK, r3
}
 80029de:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2280      	movs	r2, #128	@ 0x80
 80029e4:	2120      	movs	r1, #32
 80029e6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2278      	movs	r2, #120	@ 0x78
 80029ec:	2100      	movs	r1, #0
 80029ee:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e011      	b.n	8002a18 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2220      	movs	r2, #32
 80029f8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2280      	movs	r2, #128	@ 0x80
 80029fe:	2120      	movs	r1, #32
 8002a00:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2278      	movs	r2, #120	@ 0x78
 8002a12:	2100      	movs	r1, #0
 8002a14:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	0018      	movs	r0, r3
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	b010      	add	sp, #64	@ 0x40
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	01ffffff 	.word	0x01ffffff
 8002a24:	fffffedf 	.word	0xfffffedf

08002a28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	603b      	str	r3, [r7, #0]
 8002a34:	1dfb      	adds	r3, r7, #7
 8002a36:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a38:	e051      	b.n	8002ade <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	d04e      	beq.n	8002ade <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a40:	f7fe f98e 	bl	8000d60 <HAL_GetTick>
 8002a44:	0002      	movs	r2, r0
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	69ba      	ldr	r2, [r7, #24]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d302      	bcc.n	8002a56 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d101      	bne.n	8002a5a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e051      	b.n	8002afe <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2204      	movs	r2, #4
 8002a62:	4013      	ands	r3, r2
 8002a64:	d03b      	beq.n	8002ade <UART_WaitOnFlagUntilTimeout+0xb6>
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	2b80      	cmp	r3, #128	@ 0x80
 8002a6a:	d038      	beq.n	8002ade <UART_WaitOnFlagUntilTimeout+0xb6>
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	2b40      	cmp	r3, #64	@ 0x40
 8002a70:	d035      	beq.n	8002ade <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	69db      	ldr	r3, [r3, #28]
 8002a78:	2208      	movs	r2, #8
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	2b08      	cmp	r3, #8
 8002a7e:	d111      	bne.n	8002aa4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2208      	movs	r2, #8
 8002a86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	0018      	movs	r0, r3
 8002a8c:	f000 f83c 	bl	8002b08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2284      	movs	r2, #132	@ 0x84
 8002a94:	2108      	movs	r1, #8
 8002a96:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2278      	movs	r2, #120	@ 0x78
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e02c      	b.n	8002afe <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	69da      	ldr	r2, [r3, #28]
 8002aaa:	2380      	movs	r3, #128	@ 0x80
 8002aac:	011b      	lsls	r3, r3, #4
 8002aae:	401a      	ands	r2, r3
 8002ab0:	2380      	movs	r3, #128	@ 0x80
 8002ab2:	011b      	lsls	r3, r3, #4
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d112      	bne.n	8002ade <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2280      	movs	r2, #128	@ 0x80
 8002abe:	0112      	lsls	r2, r2, #4
 8002ac0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	0018      	movs	r0, r3
 8002ac6:	f000 f81f 	bl	8002b08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2284      	movs	r2, #132	@ 0x84
 8002ace:	2120      	movs	r1, #32
 8002ad0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2278      	movs	r2, #120	@ 0x78
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e00f      	b.n	8002afe <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	69db      	ldr	r3, [r3, #28]
 8002ae4:	68ba      	ldr	r2, [r7, #8]
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	68ba      	ldr	r2, [r7, #8]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	425a      	negs	r2, r3
 8002aee:	4153      	adcs	r3, r2
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	001a      	movs	r2, r3
 8002af4:	1dfb      	adds	r3, r7, #7
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d09e      	beq.n	8002a3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	0018      	movs	r0, r3
 8002b00:	46bd      	mov	sp, r7
 8002b02:	b004      	add	sp, #16
 8002b04:	bd80      	pop	{r7, pc}
	...

08002b08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08e      	sub	sp, #56	@ 0x38
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b10:	f3ef 8310 	mrs	r3, PRIMASK
 8002b14:	617b      	str	r3, [r7, #20]
  return(result);
 8002b16:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b18:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	f383 8810 	msr	PRIMASK, r3
}
 8002b24:	46c0      	nop			@ (mov r8, r8)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4926      	ldr	r1, [pc, #152]	@ (8002bcc <UART_EndRxTransfer+0xc4>)
 8002b32:	400a      	ands	r2, r1
 8002b34:	601a      	str	r2, [r3, #0]
 8002b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b38:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	f383 8810 	msr	PRIMASK, r3
}
 8002b40:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b42:	f3ef 8310 	mrs	r3, PRIMASK
 8002b46:	623b      	str	r3, [r7, #32]
  return(result);
 8002b48:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b52:	f383 8810 	msr	PRIMASK, r3
}
 8002b56:	46c0      	nop			@ (mov r8, r8)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	2101      	movs	r1, #1
 8002b64:	438a      	bics	r2, r1
 8002b66:	609a      	str	r2, [r3, #8]
 8002b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b6e:	f383 8810 	msr	PRIMASK, r3
}
 8002b72:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d118      	bne.n	8002bae <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b7c:	f3ef 8310 	mrs	r3, PRIMASK
 8002b80:	60bb      	str	r3, [r7, #8]
  return(result);
 8002b82:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b86:	2301      	movs	r3, #1
 8002b88:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f383 8810 	msr	PRIMASK, r3
}
 8002b90:	46c0      	nop			@ (mov r8, r8)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2110      	movs	r1, #16
 8002b9e:	438a      	bics	r2, r1
 8002ba0:	601a      	str	r2, [r3, #0]
 8002ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ba4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	f383 8810 	msr	PRIMASK, r3
}
 8002bac:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2280      	movs	r2, #128	@ 0x80
 8002bb2:	2120      	movs	r1, #32
 8002bb4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002bc2:	46c0      	nop			@ (mov r8, r8)
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	b00e      	add	sp, #56	@ 0x38
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	46c0      	nop			@ (mov r8, r8)
 8002bcc:	fffffedf 	.word	0xfffffedf

08002bd0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8002bd8:	4b09      	ldr	r3, [pc, #36]	@ (8002c00 <USB_DisableGlobalInt+0x30>)
 8002bda:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2240      	movs	r2, #64	@ 0x40
 8002be0:	5a9b      	ldrh	r3, [r3, r2]
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	b292      	uxth	r2, r2
 8002be8:	43d2      	mvns	r2, r2
 8002bea:	b292      	uxth	r2, r2
 8002bec:	4013      	ands	r3, r2
 8002bee:	b299      	uxth	r1, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2240      	movs	r2, #64	@ 0x40
 8002bf4:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8002bf6:	2300      	movs	r3, #0
}
 8002bf8:	0018      	movs	r0, r3
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	b004      	add	sp, #16
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	0000bf80 	.word	0x0000bf80

08002c04 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	1d3b      	adds	r3, r7, #4
 8002c0e:	6019      	str	r1, [r3, #0]
 8002c10:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2240      	movs	r2, #64	@ 0x40
 8002c16:	2101      	movs	r1, #1
 8002c18:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2240      	movs	r2, #64	@ 0x40
 8002c1e:	2100      	movs	r1, #0
 8002c20:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2244      	movs	r2, #68	@ 0x44
 8002c26:	2100      	movs	r1, #0
 8002c28:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2250      	movs	r2, #80	@ 0x50
 8002c2e:	2100      	movs	r1, #0
 8002c30:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8002c32:	2300      	movs	r3, #0
}
 8002c34:	0018      	movs	r0, r3
 8002c36:	46bd      	mov	sp, r7
 8002c38:	b004      	add	sp, #16
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <TSL_Init>:
  * @brief  Initializes the TS interface.
  * @param  bank  Array holding all the banks
  * @retval Status
  */
TSL_Status_enum_T TSL_Init(CONST TSL_Bank_T *bank)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  TSL_Status_enum_T retval;

  // Get banks array
  TSL_Globals.Bank_Array = bank;
 8002c44:	4b11      	ldr	r3, [pc, #68]	@ (8002c8c <TSL_Init+0x50>)
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	605a      	str	r2, [r3, #4]

  // Initialize the delay that will be used to discharge the capacitors
  TSL_Globals.DelayDischarge = (uint32_t)((TSLPRM_DELAY_DISCHARGE_ALL * (uint32_t)(SystemCoreClock/1000000)) / 72);
 8002c4a:	4b11      	ldr	r3, [pc, #68]	@ (8002c90 <TSL_Init+0x54>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4911      	ldr	r1, [pc, #68]	@ (8002c94 <TSL_Init+0x58>)
 8002c50:	0018      	movs	r0, r3
 8002c52:	f7fd fa63 	bl	800011c <__udivsi3>
 8002c56:	0003      	movs	r3, r0
 8002c58:	001a      	movs	r2, r3
 8002c5a:	0013      	movs	r3, r2
 8002c5c:	015b      	lsls	r3, r3, #5
 8002c5e:	1a9b      	subs	r3, r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	189b      	adds	r3, r3, r2
 8002c64:	00db      	lsls	r3, r3, #3
 8002c66:	2148      	movs	r1, #72	@ 0x48
 8002c68:	0018      	movs	r0, r3
 8002c6a:	f7fd fa57 	bl	800011c <__udivsi3>
 8002c6e:	0003      	movs	r3, r0
 8002c70:	001a      	movs	r2, r3
 8002c72:	4b06      	ldr	r3, [pc, #24]	@ (8002c8c <TSL_Init+0x50>)
 8002c74:	611a      	str	r2, [r3, #16]
  // Note: The timing configuration (Systick) must be done in the user code.

  // Initialization of the acquisition module
#ifdef __TSL_ACQ_TSC_H
  // Note: The TSC peripheral initialization must be done in the user code.
  retval = TSL_STATUS_OK;
 8002c76:	210f      	movs	r1, #15
 8002c78:	187b      	adds	r3, r7, r1
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	701a      	strb	r2, [r3, #0]
#else
  retval = TSL_acq_Init();
#endif

  return retval;
 8002c7e:	187b      	adds	r3, r7, r1
 8002c80:	781b      	ldrb	r3, [r3, #0]
}
 8002c82:	0018      	movs	r0, r3
 8002c84:	46bd      	mov	sp, r7
 8002c86:	b004      	add	sp, #16
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	46c0      	nop			@ (mov r8, r8)
 8002c8c:	20000518 	.word	0x20000518
 8002c90:	20000000 	.word	0x20000000
 8002c94:	000f4240 	.word	0x000f4240

08002c98 <TSL_acq_BankGetResult>:
  * @param[in]  mfilter Pointer to the Measure filter function
  * @param[in]  dfilter Pointer to the Delta filter function
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankGetResult(TSL_tIndex_T idx_bk, TSL_pFuncMeasFilter_T mfilter, TSL_pFuncDeltaFilter_T dfilter)
{
 8002c98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c9a:	b08b      	sub	sp, #44	@ 0x2c
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60b9      	str	r1, [r7, #8]
 8002ca0:	607a      	str	r2, [r7, #4]
 8002ca2:	240f      	movs	r4, #15
 8002ca4:	193b      	adds	r3, r7, r4
 8002ca6:	1c02      	adds	r2, r0, #0
 8002ca8:	701a      	strb	r2, [r3, #0]
  TSL_Status_enum_T retval = TSL_STATUS_OK;
 8002caa:	2327      	movs	r3, #39	@ 0x27
 8002cac:	18fb      	adds	r3, r7, r3
 8002cae:	2200      	movs	r2, #0
 8002cb0:	701a      	strb	r2, [r3, #0]
  TSL_tIndex_T idx_ch;
  TSL_tIndexDest_T idx_dest;
  TSL_tMeas_T old_meas, new_meas;
  TSL_tDelta_T new_delta;
  CONST TSL_Bank_T *bank = &(TSL_Globals.Bank_Array[idx_bk]);
 8002cb2:	4bc0      	ldr	r3, [pc, #768]	@ (8002fb4 <TSL_acq_BankGetResult+0x31c>)
 8002cb4:	6859      	ldr	r1, [r3, #4]
 8002cb6:	0020      	movs	r0, r4
 8002cb8:	183b      	adds	r3, r7, r0
 8002cba:	781a      	ldrb	r2, [r3, #0]
 8002cbc:	0013      	movs	r3, r2
 8002cbe:	005b      	lsls	r3, r3, #1
 8002cc0:	189b      	adds	r3, r3, r2
 8002cc2:	00db      	lsls	r3, r3, #3
 8002cc4:	18cb      	adds	r3, r1, r3
 8002cc6:	61bb      	str	r3, [r7, #24]
  CONST TSL_ChannelDest_T *pchDest = bank->p_chDest;
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	623b      	str	r3, [r7, #32]
  CONST TSL_ChannelSrc_T *pchSrc = bank->p_chSrc;
 8002cce:	69bb      	ldr	r3, [r7, #24]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	61fb      	str	r3, [r7, #28]

  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 8002cd4:	183b      	adds	r3, r7, r0
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <TSL_acq_BankGetResult+0x48>
  {
    return TSL_STATUS_ERROR;
 8002cdc:	2302      	movs	r3, #2
 8002cde:	e164      	b.n	8002faa <TSL_acq_BankGetResult+0x312>
  }

  // For all channels in the bank copy the measure + calculate delta and store them.
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 8002ce0:	2326      	movs	r3, #38	@ 0x26
 8002ce2:	18fb      	adds	r3, r7, r3
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	701a      	strb	r2, [r3, #0]
 8002ce8:	e153      	b.n	8002f92 <TSL_acq_BankGetResult+0x2fa>
  {

    // Get the Destination Index of the current channel
    idx_dest = pchDest->IdxDest;
 8002cea:	2516      	movs	r5, #22
 8002cec:	197b      	adds	r3, r7, r5
 8002cee:	6a3a      	ldr	r2, [r7, #32]
 8002cf0:	8812      	ldrh	r2, [r2, #0]
 8002cf2:	801a      	strh	r2, [r3, #0]

    if (bank->p_chData[idx_dest].Flags.ObjStatus == TSL_OBJ_STATUS_ON)
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	6899      	ldr	r1, [r3, #8]
 8002cf8:	197b      	adds	r3, r7, r5
 8002cfa:	881a      	ldrh	r2, [r3, #0]
 8002cfc:	0013      	movs	r3, r2
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	189b      	adds	r3, r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	18cb      	adds	r3, r1, r3
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2218      	movs	r2, #24
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b18      	cmp	r3, #24
 8002d10:	d000      	beq.n	8002d14 <TSL_acq_BankGetResult+0x7c>
 8002d12:	e132      	b.n	8002f7a <TSL_acq_BankGetResult+0x2e2>
    {

      // Initialize flag to inform the Object of that a new data is ready
      bank->p_chData[idx_dest].Flags.DataReady = TSL_DATA_READY;
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	6899      	ldr	r1, [r3, #8]
 8002d18:	197b      	adds	r3, r7, r5
 8002d1a:	881a      	ldrh	r2, [r3, #0]
 8002d1c:	0013      	movs	r3, r2
 8002d1e:	005b      	lsls	r3, r3, #1
 8002d20:	189b      	adds	r3, r3, r2
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	18cb      	adds	r3, r1, r3
 8002d26:	781a      	ldrb	r2, [r3, #0]
 8002d28:	2101      	movs	r1, #1
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	701a      	strb	r2, [r3, #0]

      // Get the new measure (the access is different between acquisitions)
      new_meas = TSL_acq_GetMeas(pchSrc->IdxSrc);
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	2624      	movs	r6, #36	@ 0x24
 8002d34:	19bc      	adds	r4, r7, r6
 8002d36:	0018      	movs	r0, r3
 8002d38:	f000 fa0c 	bl	8003154 <TSL_acq_GetMeas>
 8002d3c:	0003      	movs	r3, r0
 8002d3e:	8023      	strh	r3, [r4, #0]

      // Store last measure for the filter below
#if TSLPRM_USE_MEAS > 0
      old_meas = bank->p_chData[idx_dest].Meas;
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	6899      	ldr	r1, [r3, #8]
 8002d44:	0028      	movs	r0, r5
 8002d46:	183b      	adds	r3, r7, r0
 8002d48:	881a      	ldrh	r2, [r3, #0]
 8002d4a:	0013      	movs	r3, r2
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	189b      	adds	r3, r3, r2
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	18ca      	adds	r2, r1, r3
 8002d54:	2314      	movs	r3, #20
 8002d56:	18fb      	adds	r3, r7, r3
 8002d58:	8952      	ldrh	r2, [r2, #10]
 8002d5a:	801a      	strh	r2, [r3, #0]
      old_meas = new_meas;
#endif

      // Store the new measure
#if TSLPRM_USE_MEAS > 0
      bank->p_chData[idx_dest].Meas = new_meas;
 8002d5c:	69bb      	ldr	r3, [r7, #24]
 8002d5e:	6899      	ldr	r1, [r3, #8]
 8002d60:	183b      	adds	r3, r7, r0
 8002d62:	881a      	ldrh	r2, [r3, #0]
 8002d64:	0013      	movs	r3, r2
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	189b      	adds	r3, r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	18cb      	adds	r3, r1, r3
 8002d6e:	19ba      	adds	r2, r7, r6
 8002d70:	8812      	ldrh	r2, [r2, #0]
 8002d72:	815a      	strh	r2, [r3, #10]
#endif

      // Check acquisition value min/max and set acquisition status flag
      if (new_meas < TSL_Params.AcqMin)
 8002d74:	4b90      	ldr	r3, [pc, #576]	@ (8002fb8 <TSL_acq_BankGetResult+0x320>)
 8002d76:	881b      	ldrh	r3, [r3, #0]
 8002d78:	19ba      	adds	r2, r7, r6
 8002d7a:	8812      	ldrh	r2, [r2, #0]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d21f      	bcs.n	8002dc0 <TSL_acq_BankGetResult+0x128>
      {
        bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MIN;
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	6899      	ldr	r1, [r3, #8]
 8002d84:	183b      	adds	r3, r7, r0
 8002d86:	881a      	ldrh	r2, [r3, #0]
 8002d88:	0013      	movs	r3, r2
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	189b      	adds	r3, r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	18cb      	adds	r3, r1, r3
 8002d92:	781a      	ldrb	r2, [r3, #0]
 8002d94:	2106      	movs	r1, #6
 8002d96:	438a      	bics	r2, r1
 8002d98:	1c11      	adds	r1, r2, #0
 8002d9a:	2204      	movs	r2, #4
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	701a      	strb	r2, [r3, #0]
        bank->p_chData[idx_dest].Delta = 0;
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	6899      	ldr	r1, [r3, #8]
 8002da4:	183b      	adds	r3, r7, r0
 8002da6:	881a      	ldrh	r2, [r3, #0]
 8002da8:	0013      	movs	r3, r2
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	189b      	adds	r3, r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	18cb      	adds	r3, r1, r3
 8002db2:	2200      	movs	r2, #0
 8002db4:	811a      	strh	r2, [r3, #8]
        retval = TSL_STATUS_ERROR;
 8002db6:	2327      	movs	r3, #39	@ 0x27
 8002db8:	18fb      	adds	r3, r7, r3
 8002dba:	2202      	movs	r2, #2
 8002dbc:	701a      	strb	r2, [r3, #0]
 8002dbe:	e0dc      	b.n	8002f7a <TSL_acq_BankGetResult+0x2e2>
      }
      else
      {
        if (new_meas >= TSL_Params.AcqMax)
 8002dc0:	4b7d      	ldr	r3, [pc, #500]	@ (8002fb8 <TSL_acq_BankGetResult+0x320>)
 8002dc2:	885b      	ldrh	r3, [r3, #2]
 8002dc4:	2224      	movs	r2, #36	@ 0x24
 8002dc6:	18ba      	adds	r2, r7, r2
 8002dc8:	8812      	ldrh	r2, [r2, #0]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d31d      	bcc.n	8002e0a <TSL_acq_BankGetResult+0x172>
        {
          bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MAX;
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	6899      	ldr	r1, [r3, #8]
 8002dd2:	2016      	movs	r0, #22
 8002dd4:	183b      	adds	r3, r7, r0
 8002dd6:	881a      	ldrh	r2, [r3, #0]
 8002dd8:	0013      	movs	r3, r2
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	189b      	adds	r3, r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	18cb      	adds	r3, r1, r3
 8002de2:	781a      	ldrb	r2, [r3, #0]
 8002de4:	2106      	movs	r1, #6
 8002de6:	430a      	orrs	r2, r1
 8002de8:	701a      	strb	r2, [r3, #0]
          bank->p_chData[idx_dest].Delta = 0;
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	6899      	ldr	r1, [r3, #8]
 8002dee:	183b      	adds	r3, r7, r0
 8002df0:	881a      	ldrh	r2, [r3, #0]
 8002df2:	0013      	movs	r3, r2
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	189b      	adds	r3, r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	18cb      	adds	r3, r1, r3
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	811a      	strh	r2, [r3, #8]
          retval = TSL_STATUS_ERROR;
 8002e00:	2327      	movs	r3, #39	@ 0x27
 8002e02:	18fb      	adds	r3, r7, r3
 8002e04:	2202      	movs	r2, #2
 8002e06:	701a      	strb	r2, [r3, #0]
 8002e08:	e0b7      	b.n	8002f7a <TSL_acq_BankGetResult+0x2e2>
        }
        else // The measure is OK
        {
          if (TSL_acq_UseFilter(&bank->p_chData[idx_dest]))
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	6899      	ldr	r1, [r3, #8]
 8002e0e:	2616      	movs	r6, #22
 8002e10:	19bb      	adds	r3, r7, r6
 8002e12:	881a      	ldrh	r2, [r3, #0]
 8002e14:	0013      	movs	r3, r2
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	189b      	adds	r3, r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	18cb      	adds	r3, r1, r3
 8002e1e:	0018      	movs	r0, r3
 8002e20:	f000 f9e1 	bl	80031e6 <TSL_acq_UseFilter>
 8002e24:	1e03      	subs	r3, r0, #0
 8002e26:	d100      	bne.n	8002e2a <TSL_acq_BankGetResult+0x192>
 8002e28:	e070      	b.n	8002f0c <TSL_acq_BankGetResult+0x274>
          {
            // Apply Measure filter if it exists
            if (mfilter)
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d017      	beq.n	8002e60 <TSL_acq_BankGetResult+0x1c8>
            {
              new_meas = mfilter(old_meas, new_meas);
 8002e30:	2524      	movs	r5, #36	@ 0x24
 8002e32:	197c      	adds	r4, r7, r5
 8002e34:	197b      	adds	r3, r7, r5
 8002e36:	8819      	ldrh	r1, [r3, #0]
 8002e38:	2314      	movs	r3, #20
 8002e3a:	18fb      	adds	r3, r7, r3
 8002e3c:	881a      	ldrh	r2, [r3, #0]
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	0010      	movs	r0, r2
 8002e42:	4798      	blx	r3
 8002e44:	0003      	movs	r3, r0
 8002e46:	8023      	strh	r3, [r4, #0]
              // Store the measure (optional - used for debug purpose)
#if TSLPRM_USE_MEAS > 0
              bank->p_chData[idx_dest].Meas = new_meas;
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	6899      	ldr	r1, [r3, #8]
 8002e4c:	19bb      	adds	r3, r7, r6
 8002e4e:	881a      	ldrh	r2, [r3, #0]
 8002e50:	0013      	movs	r3, r2
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	189b      	adds	r3, r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	18cb      	adds	r3, r1, r3
 8002e5a:	197a      	adds	r2, r7, r5
 8002e5c:	8812      	ldrh	r2, [r2, #0]
 8002e5e:	815a      	strh	r2, [r3, #10]
#endif
            }

            // Calculate the new Delta
            new_delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	6899      	ldr	r1, [r3, #8]
 8002e64:	2516      	movs	r5, #22
 8002e66:	197b      	adds	r3, r7, r5
 8002e68:	881a      	ldrh	r2, [r3, #0]
 8002e6a:	0013      	movs	r3, r2
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	189b      	adds	r3, r3, r2
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	18cb      	adds	r3, r1, r3
 8002e74:	889a      	ldrh	r2, [r3, #4]
 8002e76:	2612      	movs	r6, #18
 8002e78:	19bc      	adds	r4, r7, r6
 8002e7a:	2324      	movs	r3, #36	@ 0x24
 8002e7c:	18fb      	adds	r3, r7, r3
 8002e7e:	881b      	ldrh	r3, [r3, #0]
 8002e80:	0019      	movs	r1, r3
 8002e82:	0010      	movs	r0, r2
 8002e84:	f000 f982 	bl	800318c <TSL_acq_ComputeDelta>
 8002e88:	0003      	movs	r3, r0
 8002e8a:	8023      	strh	r3, [r4, #0]

            // Check Noise (TSL_ACQ_STATUS_OK if no Noise or if Noise detection is not supported)
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 8002e8c:	f000 f9a5 	bl	80031da <TSL_acq_CheckNoise>
 8002e90:	0003      	movs	r3, r0
 8002e92:	0018      	movs	r0, r3
 8002e94:	69bb      	ldr	r3, [r7, #24]
 8002e96:	6899      	ldr	r1, [r3, #8]
 8002e98:	002c      	movs	r4, r5
 8002e9a:	193b      	adds	r3, r7, r4
 8002e9c:	881a      	ldrh	r2, [r3, #0]
 8002e9e:	0013      	movs	r3, r2
 8002ea0:	005b      	lsls	r3, r3, #1
 8002ea2:	189b      	adds	r3, r3, r2
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	18cb      	adds	r3, r1, r3
 8002ea8:	1c01      	adds	r1, r0, #0
 8002eaa:	2203      	movs	r2, #3
 8002eac:	400a      	ands	r2, r1
 8002eae:	b2d2      	uxtb	r2, r2
 8002eb0:	2103      	movs	r1, #3
 8002eb2:	400a      	ands	r2, r1
 8002eb4:	1890      	adds	r0, r2, r2
 8002eb6:	781a      	ldrb	r2, [r3, #0]
 8002eb8:	2106      	movs	r1, #6
 8002eba:	438a      	bics	r2, r1
 8002ebc:	1c11      	adds	r1, r2, #0
 8002ebe:	1c02      	adds	r2, r0, #0
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	701a      	strb	r2, [r3, #0]

            // Apply Delta filter if it exists
            if (dfilter)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d011      	beq.n	8002eee <TSL_acq_BankGetResult+0x256>
            {
              bank->p_chData[idx_dest].Delta = dfilter(new_delta);
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	6899      	ldr	r1, [r3, #8]
 8002ece:	193b      	adds	r3, r7, r4
 8002ed0:	881a      	ldrh	r2, [r3, #0]
 8002ed2:	0013      	movs	r3, r2
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	189b      	adds	r3, r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	18cc      	adds	r4, r1, r3
 8002edc:	19bb      	adds	r3, r7, r6
 8002ede:	2200      	movs	r2, #0
 8002ee0:	5e9a      	ldrsh	r2, [r3, r2]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	0010      	movs	r0, r2
 8002ee6:	4798      	blx	r3
 8002ee8:	0003      	movs	r3, r0
 8002eea:	8123      	strh	r3, [r4, #8]
 8002eec:	e045      	b.n	8002f7a <TSL_acq_BankGetResult+0x2e2>
            }
            else
            {
              bank->p_chData[idx_dest].Delta = new_delta;
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	6899      	ldr	r1, [r3, #8]
 8002ef2:	2316      	movs	r3, #22
 8002ef4:	18fb      	adds	r3, r7, r3
 8002ef6:	881a      	ldrh	r2, [r3, #0]
 8002ef8:	0013      	movs	r3, r2
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	189b      	adds	r3, r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	18cb      	adds	r3, r1, r3
 8002f02:	2212      	movs	r2, #18
 8002f04:	18ba      	adds	r2, r7, r2
 8002f06:	8812      	ldrh	r2, [r2, #0]
 8002f08:	811a      	strh	r2, [r3, #8]
 8002f0a:	e036      	b.n	8002f7a <TSL_acq_BankGetResult+0x2e2>
            }
          }
          else
          {
            // Calculate the new Delta
            bank->p_chData[idx_dest].Delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	6899      	ldr	r1, [r3, #8]
 8002f10:	2516      	movs	r5, #22
 8002f12:	197b      	adds	r3, r7, r5
 8002f14:	881a      	ldrh	r2, [r3, #0]
 8002f16:	0013      	movs	r3, r2
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	189b      	adds	r3, r3, r2
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	18cb      	adds	r3, r1, r3
 8002f20:	8898      	ldrh	r0, [r3, #4]
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	6899      	ldr	r1, [r3, #8]
 8002f26:	197b      	adds	r3, r7, r5
 8002f28:	881a      	ldrh	r2, [r3, #0]
 8002f2a:	0013      	movs	r3, r2
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	189b      	adds	r3, r3, r2
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	18cc      	adds	r4, r1, r3
 8002f34:	2324      	movs	r3, #36	@ 0x24
 8002f36:	18fb      	adds	r3, r7, r3
 8002f38:	881b      	ldrh	r3, [r3, #0]
 8002f3a:	0019      	movs	r1, r3
 8002f3c:	f000 f926 	bl	800318c <TSL_acq_ComputeDelta>
 8002f40:	0003      	movs	r3, r0
 8002f42:	8123      	strh	r3, [r4, #8]

            // Check Noise (TSL_ACQ_STATUS_OK if no Noise or if Noise detection is not supported)
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 8002f44:	f000 f949 	bl	80031da <TSL_acq_CheckNoise>
 8002f48:	0003      	movs	r3, r0
 8002f4a:	0018      	movs	r0, r3
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	6899      	ldr	r1, [r3, #8]
 8002f50:	197b      	adds	r3, r7, r5
 8002f52:	881a      	ldrh	r2, [r3, #0]
 8002f54:	0013      	movs	r3, r2
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	189b      	adds	r3, r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	18cb      	adds	r3, r1, r3
 8002f5e:	1c01      	adds	r1, r0, #0
 8002f60:	2203      	movs	r2, #3
 8002f62:	400a      	ands	r2, r1
 8002f64:	b2d2      	uxtb	r2, r2
 8002f66:	2103      	movs	r1, #3
 8002f68:	400a      	ands	r2, r1
 8002f6a:	1890      	adds	r0, r2, r2
 8002f6c:	781a      	ldrb	r2, [r3, #0]
 8002f6e:	2106      	movs	r1, #6
 8002f70:	438a      	bics	r2, r1
 8002f72:	1c11      	adds	r1, r2, #0
 8002f74:	1c02      	adds	r2, r0, #0
 8002f76:	430a      	orrs	r2, r1
 8002f78:	701a      	strb	r2, [r3, #0]
        }
      }
    }

    // Next channel
    pchDest++;
 8002f7a:	6a3b      	ldr	r3, [r7, #32]
 8002f7c:	3302      	adds	r3, #2
 8002f7e:	623b      	str	r3, [r7, #32]
    pchSrc++;
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	330c      	adds	r3, #12
 8002f84:	61fb      	str	r3, [r7, #28]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 8002f86:	2126      	movs	r1, #38	@ 0x26
 8002f88:	187b      	adds	r3, r7, r1
 8002f8a:	781a      	ldrb	r2, [r3, #0]
 8002f8c:	187b      	adds	r3, r7, r1
 8002f8e:	3201      	adds	r2, #1
 8002f90:	701a      	strb	r2, [r3, #0]
 8002f92:	2326      	movs	r3, #38	@ 0x26
 8002f94:	18fb      	adds	r3, r7, r3
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	b29a      	uxth	r2, r3
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	899b      	ldrh	r3, [r3, #12]
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d200      	bcs.n	8002fa4 <TSL_acq_BankGetResult+0x30c>
 8002fa2:	e6a2      	b.n	8002cea <TSL_acq_BankGetResult+0x52>

  }

  return retval;
 8002fa4:	2327      	movs	r3, #39	@ 0x27
 8002fa6:	18fb      	adds	r3, r7, r3
 8002fa8:	781b      	ldrb	r3, [r3, #0]
}
 8002faa:	0018      	movs	r0, r3
 8002fac:	46bd      	mov	sp, r7
 8002fae:	b00b      	add	sp, #44	@ 0x2c
 8002fb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fb2:	46c0      	nop			@ (mov r8, r8)
 8002fb4:	20000518 	.word	0x20000518
 8002fb8:	2000001c 	.word	0x2000001c

08002fbc <TSL_acq_BankConfig>:
  * @brief Configures a Bank.
  * @param[in] idx_bk  Index of the Bank to configure
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankConfig(TSL_tIndex_T idx_bk)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b08a      	sub	sp, #40	@ 0x28
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	0002      	movs	r2, r0
 8002fc4:	1dfb      	adds	r3, r7, #7
 8002fc6:	701a      	strb	r2, [r3, #0]
  CONST TSL_Bank_T *bank;
  CONST TSL_ChannelSrc_T *pchSrc;
  CONST TSL_ChannelDest_T *pchDest;

  // Check bank index
  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 8002fc8:	1dfb      	adds	r3, r7, #7
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d001      	beq.n	8002fd4 <TSL_acq_BankConfig+0x18>
  {
    return TSL_STATUS_ERROR;
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	e057      	b.n	8003084 <TSL_acq_BankConfig+0xc8>
  }

  // Initialize bank pointers
  bank = &(TSL_Globals.Bank_Array[idx_bk]);
 8002fd4:	4b2d      	ldr	r3, [pc, #180]	@ (800308c <TSL_acq_BankConfig+0xd0>)
 8002fd6:	6859      	ldr	r1, [r3, #4]
 8002fd8:	1dfb      	adds	r3, r7, #7
 8002fda:	781a      	ldrb	r2, [r3, #0]
 8002fdc:	0013      	movs	r3, r2
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	189b      	adds	r3, r3, r2
 8002fe2:	00db      	lsls	r3, r3, #3
 8002fe4:	18cb      	adds	r3, r1, r3
 8002fe6:	61bb      	str	r3, [r7, #24]
  pchSrc = bank->p_chSrc;
 8002fe8:	69bb      	ldr	r3, [r7, #24]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	623b      	str	r3, [r7, #32]
  pchDest = bank->p_chDest;
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	61fb      	str	r3, [r7, #28]
  
  // Mark the current bank processed
  TSL_Globals.This_Bank = idx_bk;
 8002ff4:	4b25      	ldr	r3, [pc, #148]	@ (800308c <TSL_acq_BankConfig+0xd0>)
 8002ff6:	1dfa      	adds	r2, r7, #7
 8002ff8:	7812      	ldrb	r2, [r2, #0]
 8002ffa:	721a      	strb	r2, [r3, #8]

  //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
  // Enable the Gx_IOy used as channels (channels + shield)
  TSC->IOCCR = bank->msk_IOCCR_channels;
 8002ffc:	4a24      	ldr	r2, [pc, #144]	@ (8003090 <TSL_acq_BankConfig+0xd4>)
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	691b      	ldr	r3, [r3, #16]
 8003002:	6293      	str	r3, [r2, #40]	@ 0x28
  // Enable acquisition on selected Groups
  TSC->IOGCSR = bank->msk_IOGCSR_groups;
 8003004:	4a22      	ldr	r2, [pc, #136]	@ (8003090 <TSL_acq_BankConfig+0xd4>)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	695b      	ldr	r3, [r3, #20]
 800300a:	6313      	str	r3, [r2, #48]	@ 0x30
  //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

  // For all channels of the bank check if they are OFF or BURST_ONLY
  // and set acquisition status flag
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 800300c:	2300      	movs	r3, #0
 800300e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003010:	e031      	b.n	8003076 <TSL_acq_BankConfig+0xba>
  {

    // Check Object status flag
    objs = bank->p_chData[pchDest->IdxDest].Flags.ObjStatus;
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	689a      	ldr	r2, [r3, #8]
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	881b      	ldrh	r3, [r3, #0]
 800301a:	0019      	movs	r1, r3
 800301c:	000b      	movs	r3, r1
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	185b      	adds	r3, r3, r1
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	18d3      	adds	r3, r2, r3
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	06db      	lsls	r3, r3, #27
 800302a:	0f9b      	lsrs	r3, r3, #30
 800302c:	b2db      	uxtb	r3, r3
 800302e:	617b      	str	r3, [r7, #20]

    if (objs != TSL_OBJ_STATUS_ON)
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	2b03      	cmp	r3, #3
 8003034:	d016      	beq.n	8003064 <TSL_acq_BankConfig+0xa8>
    {
      //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
      // Get the Channel Group mask
      gx = pchSrc->msk_IOGCSR_group;
 8003036:	6a3b      	ldr	r3, [r7, #32]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	613b      	str	r3, [r7, #16]
      // Stop acquisition of the Group
      TSC->IOGCSR &= (uint32_t)~gx;
 800303c:	4b14      	ldr	r3, [pc, #80]	@ (8003090 <TSL_acq_BankConfig+0xd4>)
 800303e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	43d9      	mvns	r1, r3
 8003044:	4b12      	ldr	r3, [pc, #72]	@ (8003090 <TSL_acq_BankConfig+0xd4>)
 8003046:	400a      	ands	r2, r1
 8003048:	631a      	str	r2, [r3, #48]	@ 0x30
      //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

      if (objs == TSL_OBJ_STATUS_OFF)
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d109      	bne.n	8003064 <TSL_acq_BankConfig+0xa8>
      {
        //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
        // Get the Channel IO mask
        ioy = pchSrc->msk_IOCCR_channel;
 8003050:	6a3b      	ldr	r3, [r7, #32]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	60fb      	str	r3, [r7, #12]
        // Stop Burst of the Channel
        TSC->IOCCR &= (uint32_t)~ioy;
 8003056:	4b0e      	ldr	r3, [pc, #56]	@ (8003090 <TSL_acq_BankConfig+0xd4>)
 8003058:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	43d9      	mvns	r1, r3
 800305e:	4b0c      	ldr	r3, [pc, #48]	@ (8003090 <TSL_acq_BankConfig+0xd4>)
 8003060:	400a      	ands	r2, r1
 8003062:	629a      	str	r2, [r3, #40]	@ 0x28
        //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
      }
    }

    // Next channel
    pchSrc++;
 8003064:	6a3b      	ldr	r3, [r7, #32]
 8003066:	330c      	adds	r3, #12
 8003068:	623b      	str	r3, [r7, #32]
    pchDest++;
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	3302      	adds	r3, #2
 800306e:	61fb      	str	r3, [r7, #28]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 8003070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003072:	3301      	adds	r3, #1
 8003074:	627b      	str	r3, [r7, #36]	@ 0x24
 8003076:	69bb      	ldr	r3, [r7, #24]
 8003078:	899b      	ldrh	r3, [r3, #12]
 800307a:	001a      	movs	r2, r3
 800307c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800307e:	4293      	cmp	r3, r2
 8003080:	d3c7      	bcc.n	8003012 <TSL_acq_BankConfig+0x56>
  }

  return TSL_STATUS_OK;
 8003082:	2300      	movs	r3, #0
}
 8003084:	0018      	movs	r0, r3
 8003086:	46bd      	mov	sp, r7
 8003088:	b00a      	add	sp, #40	@ 0x28
 800308a:	bd80      	pop	{r7, pc}
 800308c:	20000518 	.word	0x20000518
 8003090:	40024000 	.word	0x40024000

08003094 <TSL_acq_BankStartAcq>:
  * @brief Start acquisition on a previously configured bank
  * @param None
  * @retval None
  */
void TSL_acq_BankStartAcq(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
  // Clear both EOAIC and MCEIC flags
  TSC->ICR |= 0x03;
 8003098:	4b0c      	ldr	r3, [pc, #48]	@ (80030cc <TSL_acq_BankStartAcq+0x38>)
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	4b0b      	ldr	r3, [pc, #44]	@ (80030cc <TSL_acq_BankStartAcq+0x38>)
 800309e:	2103      	movs	r1, #3
 80030a0:	430a      	orrs	r2, r1
 80030a2:	609a      	str	r2, [r3, #8]

  // Wait capacitors discharge
  SoftDelay(TSL_Globals.DelayDischarge);
 80030a4:	4b0a      	ldr	r3, [pc, #40]	@ (80030d0 <TSL_acq_BankStartAcq+0x3c>)
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	0018      	movs	r0, r3
 80030aa:	f000 f8ba 	bl	8003222 <SoftDelay>
  // Set IO default in Input Floating
  TSC->CR |= (1 << 4);
#endif

  // Clear both EOA and MCE interrupts
  TSC->IER &= (uint32_t)(~0x03);
 80030ae:	4b07      	ldr	r3, [pc, #28]	@ (80030cc <TSL_acq_BankStartAcq+0x38>)
 80030b0:	685a      	ldr	r2, [r3, #4]
 80030b2:	4b06      	ldr	r3, [pc, #24]	@ (80030cc <TSL_acq_BankStartAcq+0x38>)
 80030b4:	2103      	movs	r1, #3
 80030b6:	438a      	bics	r2, r1
 80030b8:	605a      	str	r2, [r3, #4]

  // Start acquisition
  TSC->CR |= 0x02;
 80030ba:	4b04      	ldr	r3, [pc, #16]	@ (80030cc <TSL_acq_BankStartAcq+0x38>)
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	4b03      	ldr	r3, [pc, #12]	@ (80030cc <TSL_acq_BankStartAcq+0x38>)
 80030c0:	2102      	movs	r1, #2
 80030c2:	430a      	orrs	r2, r1
 80030c4:	601a      	str	r2, [r3, #0]
}
 80030c6:	46c0      	nop			@ (mov r8, r8)
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	40024000 	.word	0x40024000
 80030d0:	20000518 	.word	0x20000518

080030d4 <TSL_acq_BankStartAcq_IT>:
  * @brief Start acquisition in Interrupt mode on a previously configured bank
  * @param None
  * @retval None
  */
void TSL_acq_BankStartAcq_IT(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  // Clear both EOAIC and MCEIC flags
  TSC->ICR |= 0x03;
 80030d8:	4b0c      	ldr	r3, [pc, #48]	@ (800310c <TSL_acq_BankStartAcq_IT+0x38>)
 80030da:	689a      	ldr	r2, [r3, #8]
 80030dc:	4b0b      	ldr	r3, [pc, #44]	@ (800310c <TSL_acq_BankStartAcq_IT+0x38>)
 80030de:	2103      	movs	r1, #3
 80030e0:	430a      	orrs	r2, r1
 80030e2:	609a      	str	r2, [r3, #8]

  // Wait capacitors discharge
  SoftDelay(TSL_Globals.DelayDischarge);
 80030e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003110 <TSL_acq_BankStartAcq_IT+0x3c>)
 80030e6:	691b      	ldr	r3, [r3, #16]
 80030e8:	0018      	movs	r0, r3
 80030ea:	f000 f89a 	bl	8003222 <SoftDelay>
  // Set IO default in Input Floating
  TSC->CR |= (1 << 4);
#endif

  // Set both EOA and MCE interrupts
  TSC->IER |= 0x03;
 80030ee:	4b07      	ldr	r3, [pc, #28]	@ (800310c <TSL_acq_BankStartAcq_IT+0x38>)
 80030f0:	685a      	ldr	r2, [r3, #4]
 80030f2:	4b06      	ldr	r3, [pc, #24]	@ (800310c <TSL_acq_BankStartAcq_IT+0x38>)
 80030f4:	2103      	movs	r1, #3
 80030f6:	430a      	orrs	r2, r1
 80030f8:	605a      	str	r2, [r3, #4]
  
  // Start acquisition
  TSC->CR |= 0x02;
 80030fa:	4b04      	ldr	r3, [pc, #16]	@ (800310c <TSL_acq_BankStartAcq_IT+0x38>)
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	4b03      	ldr	r3, [pc, #12]	@ (800310c <TSL_acq_BankStartAcq_IT+0x38>)
 8003100:	2102      	movs	r1, #2
 8003102:	430a      	orrs	r2, r1
 8003104:	601a      	str	r2, [r3, #0]
}
 8003106:	46c0      	nop			@ (mov r8, r8)
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	40024000 	.word	0x40024000
 8003110:	20000518 	.word	0x20000518

08003114 <TSL_acq_BankWaitEOC>:
  * @brief Wait end of acquisition
  * @param None
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankWaitEOC(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
  TSL_Status_enum_T retval = TSL_STATUS_BUSY;
 800311a:	1dfb      	adds	r3, r7, #7
 800311c:	2201      	movs	r2, #1
 800311e:	701a      	strb	r2, [r3, #0]

  // Check EOAF flag
  if (TSC->ISR & 0x01)
 8003120:	4b0b      	ldr	r3, [pc, #44]	@ (8003150 <TSL_acq_BankWaitEOC+0x3c>)
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	2201      	movs	r2, #1
 8003126:	4013      	ands	r3, r2
 8003128:	d00b      	beq.n	8003142 <TSL_acq_BankWaitEOC+0x2e>
    // Set IO default in Output PP Low to discharge all capacitors
    TSC->CR &= (uint32_t)(~(1 << 4));
#endif

    // Check MCEF flag
    if (TSC->ISR & 0x02)
 800312a:	4b09      	ldr	r3, [pc, #36]	@ (8003150 <TSL_acq_BankWaitEOC+0x3c>)
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	2202      	movs	r2, #2
 8003130:	4013      	ands	r3, r2
 8003132:	d003      	beq.n	800313c <TSL_acq_BankWaitEOC+0x28>
    {
      retval = TSL_STATUS_ERROR;
 8003134:	1dfb      	adds	r3, r7, #7
 8003136:	2202      	movs	r2, #2
 8003138:	701a      	strb	r2, [r3, #0]
 800313a:	e002      	b.n	8003142 <TSL_acq_BankWaitEOC+0x2e>
    }
    else
    {
      retval = TSL_STATUS_OK;
 800313c:	1dfb      	adds	r3, r7, #7
 800313e:	2200      	movs	r2, #0
 8003140:	701a      	strb	r2, [r3, #0]
    }
  }

  return retval;
 8003142:	1dfb      	adds	r3, r7, #7
 8003144:	781b      	ldrb	r3, [r3, #0]
}
 8003146:	0018      	movs	r0, r3
 8003148:	46bd      	mov	sp, r7
 800314a:	b002      	add	sp, #8
 800314c:	bd80      	pop	{r7, pc}
 800314e:	46c0      	nop			@ (mov r8, r8)
 8003150:	40024000 	.word	0x40024000

08003154 <TSL_acq_GetMeas>:
  * @brief Return the current measure
  * @param[in] index Index of the measure source
  * @retval Measure
  */
TSL_tMeas_T TSL_acq_GetMeas(TSL_tIndex_T index)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	0002      	movs	r2, r0
 800315c:	1dfb      	adds	r3, r7, #7
 800315e:	701a      	strb	r2, [r3, #0]
  if (index < TSC_NB_GROUPS_SUPPORTED)
 8003160:	1dfb      	adds	r3, r7, #7
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	2b07      	cmp	r3, #7
 8003166:	d809      	bhi.n	800317c <TSL_acq_GetMeas+0x28>
  {
    return((TSL_tMeas_T)(TSC->IOGXCR[index]));
 8003168:	4a07      	ldr	r2, [pc, #28]	@ (8003188 <TSL_acq_GetMeas+0x34>)
 800316a:	1dfb      	adds	r3, r7, #7
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	330c      	adds	r3, #12
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	18d3      	adds	r3, r2, r3
 8003174:	3304      	adds	r3, #4
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	b29b      	uxth	r3, r3
 800317a:	e000      	b.n	800317e <TSL_acq_GetMeas+0x2a>
  }
  else
  {
    return((TSL_tMeas_T)0);
 800317c:	2300      	movs	r3, #0
  }
}
 800317e:	0018      	movs	r0, r3
 8003180:	46bd      	mov	sp, r7
 8003182:	b002      	add	sp, #8
 8003184:	bd80      	pop	{r7, pc}
 8003186:	46c0      	nop			@ (mov r8, r8)
 8003188:	40024000 	.word	0x40024000

0800318c <TSL_acq_ComputeDelta>:
  * @param[in] ref Reference value
  * @param[in] meas Last Measurement value
  * @retval Delta value
  */
TSL_tDelta_T TSL_acq_ComputeDelta(TSL_tRef_T ref, TSL_tMeas_T meas)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	0002      	movs	r2, r0
 8003194:	1dbb      	adds	r3, r7, #6
 8003196:	801a      	strh	r2, [r3, #0]
 8003198:	1d3b      	adds	r3, r7, #4
 800319a:	1c0a      	adds	r2, r1, #0
 800319c:	801a      	strh	r2, [r3, #0]
  return((TSL_tDelta_T)(ref - meas));
 800319e:	1dba      	adds	r2, r7, #6
 80031a0:	1d3b      	adds	r3, r7, #4
 80031a2:	8812      	ldrh	r2, [r2, #0]
 80031a4:	881b      	ldrh	r3, [r3, #0]
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	b21b      	sxth	r3, r3
}
 80031ac:	0018      	movs	r0, r3
 80031ae:	46bd      	mov	sp, r7
 80031b0:	b002      	add	sp, #8
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <TSL_acq_ComputeMeas>:
  * @param[in] ref Reference value
  * @param[in] delta Delta value
  * @retval Measurement value
  */
TSL_tMeas_T TSL_acq_ComputeMeas(TSL_tRef_T ref, TSL_tDelta_T delta)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	0002      	movs	r2, r0
 80031bc:	1dbb      	adds	r3, r7, #6
 80031be:	801a      	strh	r2, [r3, #0]
 80031c0:	1d3b      	adds	r3, r7, #4
 80031c2:	1c0a      	adds	r2, r1, #0
 80031c4:	801a      	strh	r2, [r3, #0]
  return((TSL_tMeas_T)(ref - delta));
 80031c6:	1d3b      	adds	r3, r7, #4
 80031c8:	881b      	ldrh	r3, [r3, #0]
 80031ca:	1dba      	adds	r2, r7, #6
 80031cc:	8812      	ldrh	r2, [r2, #0]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	b29b      	uxth	r3, r3
}
 80031d2:	0018      	movs	r0, r3
 80031d4:	46bd      	mov	sp, r7
 80031d6:	b002      	add	sp, #8
 80031d8:	bd80      	pop	{r7, pc}

080031da <TSL_acq_CheckNoise>:
  * @brief  Check noise (not used)
  * @param  None
  * @retval Status
  */
TSL_AcqStatus_enum_T TSL_acq_CheckNoise(void)
{
 80031da:	b580      	push	{r7, lr}
 80031dc:	af00      	add	r7, sp, #0
  return TSL_ACQ_STATUS_OK;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	0018      	movs	r0, r3
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <TSL_acq_UseFilter>:
  * @brief Check if a filter must be used on the current channel (not used)
  * @param[in] pCh Pointer on the channel data information
  * @retval Result TRUE if a filter can be applied
  */
TSL_Bool_enum_T TSL_acq_UseFilter(TSL_ChannelData_T *pCh)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b082      	sub	sp, #8
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  return TSL_TRUE;
 80031ee:	2301      	movs	r3, #1
}
 80031f0:	0018      	movs	r0, r3
 80031f2:	46bd      	mov	sp, r7
 80031f4:	b002      	add	sp, #8
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <TSL_acq_TestReferenceOutOfRange>:
  * @brief Test if the Reference is incorrect (not used)
  * @param[in] pCh Pointer on the channel data information
  * @retval Result TRUE if the Reference is out of range
  */
TSL_Bool_enum_T TSL_acq_TestReferenceOutOfRange(TSL_ChannelData_T *pCh)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  return TSL_FALSE;
 8003200:	2300      	movs	r3, #0
}
 8003202:	0018      	movs	r0, r3
 8003204:	46bd      	mov	sp, r7
 8003206:	b002      	add	sp, #8
 8003208:	bd80      	pop	{r7, pc}

0800320a <TSL_acq_TestFirstReferenceIsValid>:
  * @param[in] pCh Pointer on the channel data information
  * @param[in] new_meas Measure of the last acquisition on this channel
  * @retval Result TRUE if the Reference is valid
  */
TSL_Bool_enum_T TSL_acq_TestFirstReferenceIsValid(TSL_ChannelData_T *pCh, TSL_tMeas_T new_meas)
{
 800320a:	b580      	push	{r7, lr}
 800320c:	b082      	sub	sp, #8
 800320e:	af00      	add	r7, sp, #0
 8003210:	6078      	str	r0, [r7, #4]
 8003212:	000a      	movs	r2, r1
 8003214:	1cbb      	adds	r3, r7, #2
 8003216:	801a      	strh	r2, [r3, #0]
  return TSL_TRUE;
 8003218:	2301      	movs	r3, #1
}
 800321a:	0018      	movs	r0, r3
 800321c:	46bd      	mov	sp, r7
 800321e:	b002      	add	sp, #8
 8003220:	bd80      	pop	{r7, pc}

08003222 <SoftDelay>:
  * val =  500: ~ 63s
  * val = 1000: ~126s
  * val = 2000: ~251s
  */
void SoftDelay(uint32_t val)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b084      	sub	sp, #16
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
  volatile uint32_t idx;
  for (idx = val; idx > 0; idx--)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	60fb      	str	r3, [r7, #12]
 800322e:	e002      	b.n	8003236 <SoftDelay+0x14>
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	3b01      	subs	r3, #1
 8003234:	60fb      	str	r3, [r7, #12]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d1f9      	bne.n	8003230 <SoftDelay+0xe>
  {}
}
 800323c:	46c0      	nop			@ (mov r8, r8)
 800323e:	46c0      	nop			@ (mov r8, r8)
 8003240:	46bd      	mov	sp, r7
 8003242:	b004      	add	sp, #16
 8003244:	bd80      	pop	{r7, pc}

08003246 <TSL_dxs_FirstObj>:
  * @brief Detection Exclusion System on the first object in detect state
  * @param[in] objgrp  Pointer to the objects group to process
  * @retval None
  */
void TSL_dxs_FirstObj(CONST TSL_ObjectGroup_T *objgrp)
{
 8003246:	b580      	push	{r7, lr}
 8003248:	b082      	sub	sp, #8
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
#endif // TSLPRM_TOTAL_LNRTS > 0

  }

#endif // TSLPRM_USE_DXS > 0
}
 800324e:	46c0      	nop			@ (mov r8, r8)
 8003250:	46bd      	mov	sp, r7
 8003252:	b002      	add	sp, #8
 8003254:	bd80      	pop	{r7, pc}
	...

08003258 <TSL_ecs_CalcK>:
  * @param[in] k_slow  K coefficient when objects have different delta variation
  * @param[in] k_fast  K coefficient when objects have the same delta variation
  * @retval    K coefficient (slow or fast)
  */
TSL_tKCoeff_T TSL_ecs_CalcK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T k_slow, TSL_tKCoeff_T k_fast)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b088      	sub	sp, #32
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	0008      	movs	r0, r1
 8003262:	0011      	movs	r1, r2
 8003264:	1cbb      	adds	r3, r7, #2
 8003266:	1c02      	adds	r2, r0, #0
 8003268:	801a      	strh	r2, [r3, #0]
 800326a:	003b      	movs	r3, r7
 800326c:	1c0a      	adds	r2, r1, #0
 800326e:	801a      	strh	r2, [r3, #0]
  TSL_tIndex_T idx_obj; // Index of current object
  TSL_tIndex_T idx_ch; // Index of current channel
  TSL_tDelta_T ldelta = 0; // Temporary delta
 8003270:	230a      	movs	r3, #10
 8003272:	18fb      	adds	r3, r7, r3
 8003274:	2200      	movs	r2, #0
 8003276:	801a      	strh	r2, [r3, #0]
  TSL_tDelta_T ECS_Fast_Enable = 1;
 8003278:	231c      	movs	r3, #28
 800327a:	18fb      	adds	r3, r7, r3
 800327c:	2201      	movs	r2, #1
 800327e:	801a      	strh	r2, [r3, #0]
  TSL_tDelta_T ECS_Fast_Direction = 0;
 8003280:	231a      	movs	r3, #26
 8003282:	18fb      	adds	r3, r7, r3
 8003284:	2200      	movs	r2, #0
 8003286:	801a      	strh	r2, [r3, #0]
  CONST TSL_Object_T *pobj;
  TSL_tKCoeff_T retval = k_slow;
 8003288:	2312      	movs	r3, #18
 800328a:	18fb      	adds	r3, r7, r3
 800328c:	1cba      	adds	r2, r7, #2
 800328e:	8812      	ldrh	r2, [r2, #0]
 8003290:	801a      	strh	r2, [r3, #0]
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 8003292:	2310      	movs	r3, #16
 8003294:	18fb      	adds	r3, r7, r3
 8003296:	2200      	movs	r2, #0
 8003298:	801a      	strh	r2, [r3, #0]
  TSL_ChannelData_T *p_Ch = 0;
 800329a:	2300      	movs	r3, #0
 800329c:	60fb      	str	r3, [r7, #12]

  // Check parameters
  if (k_slow > 255) k_slow = 255;
 800329e:	1cbb      	adds	r3, r7, #2
 80032a0:	881b      	ldrh	r3, [r3, #0]
 80032a2:	2bff      	cmp	r3, #255	@ 0xff
 80032a4:	d902      	bls.n	80032ac <TSL_ecs_CalcK+0x54>
 80032a6:	1cbb      	adds	r3, r7, #2
 80032a8:	22ff      	movs	r2, #255	@ 0xff
 80032aa:	801a      	strh	r2, [r3, #0]
  if (k_fast > 255) k_fast = 255;
 80032ac:	003b      	movs	r3, r7
 80032ae:	881b      	ldrh	r3, [r3, #0]
 80032b0:	2bff      	cmp	r3, #255	@ 0xff
 80032b2:	d902      	bls.n	80032ba <TSL_ecs_CalcK+0x62>
 80032b4:	003b      	movs	r3, r7
 80032b6:	22ff      	movs	r2, #255	@ 0xff
 80032b8:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	617b      	str	r3, [r7, #20]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80032c0:	231f      	movs	r3, #31
 80032c2:	18fb      	adds	r3, r7, r3
 80032c4:	2200      	movs	r2, #0
 80032c6:	701a      	strb	r2, [r3, #0]
 80032c8:	e079      	b.n	80033be <TSL_ecs_CalcK+0x166>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	0018      	movs	r0, r3
 80032ce:	f000 fa75 	bl	80037bc <TSL_obj_SetGlobalObj>

#if TSLPRM_TOTAL_TKEYS > 0
    if ((THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEY) || (THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEYB))
 80032d2:	4b48      	ldr	r3, [pc, #288]	@ (80033f4 <TSL_ecs_CalcK+0x19c>)
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	2b10      	cmp	r3, #16
 80032da:	d004      	beq.n	80032e6 <TSL_ecs_CalcK+0x8e>
 80032dc:	4b45      	ldr	r3, [pc, #276]	@ (80033f4 <TSL_ecs_CalcK+0x19c>)
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	781b      	ldrb	r3, [r3, #0]
 80032e2:	2b11      	cmp	r3, #17
 80032e4:	d111      	bne.n	800330a <TSL_ecs_CalcK+0xb2>
    {
      // Ignore object if not in Release state (OFF or Error in this case)
      if (THIS_TKEY_STATEID != TSL_STATEID_RELEASE)
 80032e6:	4b43      	ldr	r3, [pc, #268]	@ (80033f4 <TSL_ecs_CalcK+0x19c>)
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d003      	beq.n	80032fa <TSL_ecs_CalcK+0xa2>
      {
        pobj++; // Next object
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	3308      	adds	r3, #8
 80032f6:	617b      	str	r3, [r7, #20]
        continue; // Stop processing of current object
 80032f8:	e05b      	b.n	80033b2 <TSL_ecs_CalcK+0x15a>
      }
      nb_channels = 1;
 80032fa:	2310      	movs	r3, #16
 80032fc:	18fb      	adds	r3, r7, r3
 80032fe:	2201      	movs	r2, #1
 8003300:	801a      	strh	r2, [r3, #0]
      p_Ch = TSL_Globals.This_TKey->p_ChD;
 8003302:	4b3c      	ldr	r3, [pc, #240]	@ (80033f4 <TSL_ecs_CalcK+0x19c>)
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	60fb      	str	r3, [r7, #12]
      p_Ch = TSL_Globals.This_LinRot->p_ChD;
    }
#endif

    // Check channel pointer variable
    if (p_Ch == 0) return 0;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d101      	bne.n	8003314 <TSL_ecs_CalcK+0xbc>
 8003310:	2300      	movs	r3, #0
 8003312:	e06b      	b.n	80033ec <TSL_ecs_CalcK+0x194>

    // Check all channels of current object
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 8003314:	231e      	movs	r3, #30
 8003316:	18fb      	adds	r3, r7, r3
 8003318:	2200      	movs	r2, #0
 800331a:	701a      	strb	r2, [r3, #0]
 800331c:	e03d      	b.n	800339a <TSL_ecs_CalcK+0x142>
    {

      ldelta = p_Ch->Delta;
 800331e:	210a      	movs	r1, #10
 8003320:	187b      	adds	r3, r7, r1
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	8912      	ldrh	r2, [r2, #8]
 8003326:	801a      	strh	r2, [r3, #0]

      // Check delta
      if (ldelta == 0) // No Fast ECS !
 8003328:	187b      	adds	r3, r7, r1
 800332a:	2200      	movs	r2, #0
 800332c:	5e9b      	ldrsh	r3, [r3, r2]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d104      	bne.n	800333c <TSL_ecs_CalcK+0xe4>
      {
        ECS_Fast_Enable = 0;
 8003332:	231c      	movs	r3, #28
 8003334:	18fb      	adds	r3, r7, r3
 8003336:	2200      	movs	r2, #0
 8003338:	801a      	strh	r2, [r3, #0]
 800333a:	e025      	b.n	8003388 <TSL_ecs_CalcK+0x130>
      }
      else
      {
        if (ldelta < 0)
 800333c:	230a      	movs	r3, #10
 800333e:	18fb      	adds	r3, r7, r3
 8003340:	2200      	movs	r2, #0
 8003342:	5e9b      	ldrsh	r3, [r3, r2]
 8003344:	2b00      	cmp	r3, #0
 8003346:	da10      	bge.n	800336a <TSL_ecs_CalcK+0x112>
        {
          if (ECS_Fast_Direction > 0) // No Fast ECS !
 8003348:	231a      	movs	r3, #26
 800334a:	18fb      	adds	r3, r7, r3
 800334c:	2200      	movs	r2, #0
 800334e:	5e9b      	ldrsh	r3, [r3, r2]
 8003350:	2b00      	cmp	r3, #0
 8003352:	dd04      	ble.n	800335e <TSL_ecs_CalcK+0x106>
          {
            ECS_Fast_Enable = 0;
 8003354:	231c      	movs	r3, #28
 8003356:	18fb      	adds	r3, r7, r3
 8003358:	2200      	movs	r2, #0
 800335a:	801a      	strh	r2, [r3, #0]
 800335c:	e014      	b.n	8003388 <TSL_ecs_CalcK+0x130>
          }
          else
          {
            ECS_Fast_Direction = -1;
 800335e:	231a      	movs	r3, #26
 8003360:	18fb      	adds	r3, r7, r3
 8003362:	2201      	movs	r2, #1
 8003364:	4252      	negs	r2, r2
 8003366:	801a      	strh	r2, [r3, #0]
 8003368:	e00e      	b.n	8003388 <TSL_ecs_CalcK+0x130>
          }
        }
        else
        {
          if (ECS_Fast_Direction < 0) // No Fast ECS !
 800336a:	231a      	movs	r3, #26
 800336c:	18fb      	adds	r3, r7, r3
 800336e:	2200      	movs	r2, #0
 8003370:	5e9b      	ldrsh	r3, [r3, r2]
 8003372:	2b00      	cmp	r3, #0
 8003374:	da04      	bge.n	8003380 <TSL_ecs_CalcK+0x128>
          {
            ECS_Fast_Enable = 0;
 8003376:	231c      	movs	r3, #28
 8003378:	18fb      	adds	r3, r7, r3
 800337a:	2200      	movs	r2, #0
 800337c:	801a      	strh	r2, [r3, #0]
 800337e:	e003      	b.n	8003388 <TSL_ecs_CalcK+0x130>
          }
          else
          {
            ECS_Fast_Direction = 1;
 8003380:	231a      	movs	r3, #26
 8003382:	18fb      	adds	r3, r7, r3
 8003384:	2201      	movs	r2, #1
 8003386:	801a      	strh	r2, [r3, #0]
          }
        }
      }

      p_Ch++; // Next channel
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	330c      	adds	r3, #12
 800338c:	60fb      	str	r3, [r7, #12]
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 800338e:	211e      	movs	r1, #30
 8003390:	187b      	adds	r3, r7, r1
 8003392:	781a      	ldrb	r2, [r3, #0]
 8003394:	187b      	adds	r3, r7, r1
 8003396:	3201      	adds	r2, #1
 8003398:	701a      	strb	r2, [r3, #0]
 800339a:	231e      	movs	r3, #30
 800339c:	18fb      	adds	r3, r7, r3
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	2210      	movs	r2, #16
 80033a4:	18ba      	adds	r2, r7, r2
 80033a6:	8812      	ldrh	r2, [r2, #0]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d8b8      	bhi.n	800331e <TSL_ecs_CalcK+0xc6>

    } // for all channels of current object

    pobj++; // Next object
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	3308      	adds	r3, #8
 80033b0:	617b      	str	r3, [r7, #20]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80033b2:	211f      	movs	r1, #31
 80033b4:	187b      	adds	r3, r7, r1
 80033b6:	781a      	ldrb	r2, [r3, #0]
 80033b8:	187b      	adds	r3, r7, r1
 80033ba:	3201      	adds	r2, #1
 80033bc:	701a      	strb	r2, [r3, #0]
 80033be:	231f      	movs	r3, #31
 80033c0:	18fb      	adds	r3, r7, r3
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	889b      	ldrh	r3, [r3, #4]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d200      	bcs.n	80033d0 <TSL_ecs_CalcK+0x178>
 80033ce:	e77c      	b.n	80032ca <TSL_ecs_CalcK+0x72>

  } // for all objects

  // Assign K fast following Delta variations
  if (ECS_Fast_Enable)
 80033d0:	231c      	movs	r3, #28
 80033d2:	18fb      	adds	r3, r7, r3
 80033d4:	2200      	movs	r2, #0
 80033d6:	5e9b      	ldrsh	r3, [r3, r2]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d004      	beq.n	80033e6 <TSL_ecs_CalcK+0x18e>
  {
    retval = k_fast;
 80033dc:	2312      	movs	r3, #18
 80033de:	18fb      	adds	r3, r7, r3
 80033e0:	003a      	movs	r2, r7
 80033e2:	8812      	ldrh	r2, [r2, #0]
 80033e4:	801a      	strh	r2, [r3, #0]
  }

  return retval;
 80033e6:	2312      	movs	r3, #18
 80033e8:	18fb      	adds	r3, r7, r3
 80033ea:	881b      	ldrh	r3, [r3, #0]
}
 80033ec:	0018      	movs	r0, r3
 80033ee:	46bd      	mov	sp, r7
 80033f0:	b008      	add	sp, #32
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	20000518 	.word	0x20000518

080033f8 <TSL_ecs_ProcessK>:
  * @param[in] objgrp Pointer to the objects group to process
  * @param[in] Kcoeff K coefficient to apply
  * @retval None
  */
void TSL_ecs_ProcessK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T Kcoeff)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b08a      	sub	sp, #40	@ 0x28
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	000a      	movs	r2, r1
 8003402:	1cbb      	adds	r3, r7, #2
 8003404:	801a      	strh	r2, [r3, #0]
  TSL_tIndex_T idx_ch; // Index of current channel
  CONST TSL_Object_T *pobj;
  TSL_tKCoeff_T Kcoeff_comp;
  uint32_t ECS_meas;
  uint32_t ECS_ref;
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 8003406:	231e      	movs	r3, #30
 8003408:	18fb      	adds	r3, r7, r3
 800340a:	2200      	movs	r2, #0
 800340c:	801a      	strh	r2, [r3, #0]
  TSL_ChannelData_T *p_Ch = 0;
 800340e:	2300      	movs	r3, #0
 8003410:	61bb      	str	r3, [r7, #24]
  void(*pFunc_SetStateCalibration)(TSL_tCounter_T delay) = 0;
 8003412:	2300      	movs	r3, #0
 8003414:	617b      	str	r3, [r7, #20]

  // Check parameter
  if (Kcoeff > 255) Kcoeff = 255;
 8003416:	1cbb      	adds	r3, r7, #2
 8003418:	881b      	ldrh	r3, [r3, #0]
 800341a:	2bff      	cmp	r3, #255	@ 0xff
 800341c:	d902      	bls.n	8003424 <TSL_ecs_ProcessK+0x2c>
 800341e:	1cbb      	adds	r3, r7, #2
 8003420:	22ff      	movs	r2, #255	@ 0xff
 8003422:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	623b      	str	r3, [r7, #32]

  // Calculate the K coefficient complement
  Kcoeff_comp = (0xFF ^ Kcoeff) + 1;
 800342a:	1cbb      	adds	r3, r7, #2
 800342c:	881b      	ldrh	r3, [r3, #0]
 800342e:	22ff      	movs	r2, #255	@ 0xff
 8003430:	4053      	eors	r3, r2
 8003432:	b29a      	uxth	r2, r3
 8003434:	2312      	movs	r3, #18
 8003436:	18fb      	adds	r3, r7, r3
 8003438:	3201      	adds	r2, #1
 800343a:	801a      	strh	r2, [r3, #0]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 800343c:	2327      	movs	r3, #39	@ 0x27
 800343e:	18fb      	adds	r3, r7, r3
 8003440:	2200      	movs	r2, #0
 8003442:	701a      	strb	r2, [r3, #0]
 8003444:	e07f      	b.n	8003546 <TSL_ecs_ProcessK+0x14e>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 8003446:	6a3b      	ldr	r3, [r7, #32]
 8003448:	0018      	movs	r0, r3
 800344a:	f000 f9b7 	bl	80037bc <TSL_obj_SetGlobalObj>

#if TSLPRM_TOTAL_TKEYS > 0
    if ((THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEY) || (THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEYB))
 800344e:	4b45      	ldr	r3, [pc, #276]	@ (8003564 <TSL_ecs_ProcessK+0x16c>)
 8003450:	68db      	ldr	r3, [r3, #12]
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	2b10      	cmp	r3, #16
 8003456:	d004      	beq.n	8003462 <TSL_ecs_ProcessK+0x6a>
 8003458:	4b42      	ldr	r3, [pc, #264]	@ (8003564 <TSL_ecs_ProcessK+0x16c>)
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	2b11      	cmp	r3, #17
 8003460:	d113      	bne.n	800348a <TSL_ecs_ProcessK+0x92>
    {
      // Ignore object if not in Release state (OFF or Error in this case)
      if (THIS_TKEY_STATEID != TSL_STATEID_RELEASE)
 8003462:	4b40      	ldr	r3, [pc, #256]	@ (8003564 <TSL_ecs_ProcessK+0x16c>)
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	2b02      	cmp	r3, #2
 800346c:	d003      	beq.n	8003476 <TSL_ecs_ProcessK+0x7e>
      {
        pobj++; // Next object
 800346e:	6a3b      	ldr	r3, [r7, #32]
 8003470:	3308      	adds	r3, #8
 8003472:	623b      	str	r3, [r7, #32]
        continue; // Stop processing of current object
 8003474:	e061      	b.n	800353a <TSL_ecs_ProcessK+0x142>
      }
      nb_channels = 1;
 8003476:	231e      	movs	r3, #30
 8003478:	18fb      	adds	r3, r7, r3
 800347a:	2201      	movs	r2, #1
 800347c:	801a      	strh	r2, [r3, #0]
      p_Ch = TSL_Globals.This_TKey->p_ChD;
 800347e:	4b39      	ldr	r3, [pc, #228]	@ (8003564 <TSL_ecs_ProcessK+0x16c>)
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	61bb      	str	r3, [r7, #24]
      pFunc_SetStateCalibration = &TSL_tkey_SetStateCalibration;
 8003486:	4b38      	ldr	r3, [pc, #224]	@ (8003568 <TSL_ecs_ProcessK+0x170>)
 8003488:	617b      	str	r3, [r7, #20]
      pFunc_SetStateCalibration = &TSL_linrot_SetStateCalibration;
    }
#endif

    // Check channel pointer variable
    if (p_Ch == 0) return;
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d064      	beq.n	800355a <TSL_ecs_ProcessK+0x162>

    // Calculate the new reference + rest for all channels
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 8003490:	2326      	movs	r3, #38	@ 0x26
 8003492:	18fb      	adds	r3, r7, r3
 8003494:	2200      	movs	r2, #0
 8003496:	701a      	strb	r2, [r3, #0]
 8003498:	e043      	b.n	8003522 <TSL_ecs_ProcessK+0x12a>
    {
      ECS_meas = TSL_acq_ComputeMeas(p_Ch->Ref, p_Ch->Delta);
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	889a      	ldrh	r2, [r3, #4]
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	2108      	movs	r1, #8
 80034a2:	5e5b      	ldrsh	r3, [r3, r1]
 80034a4:	0019      	movs	r1, r3
 80034a6:	0010      	movs	r0, r2
 80034a8:	f7ff fe84 	bl	80031b4 <TSL_acq_ComputeMeas>
 80034ac:	0003      	movs	r3, r0
 80034ae:	60fb      	str	r3, [r7, #12]
      ECS_meas <<= 8;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	021b      	lsls	r3, r3, #8
 80034b4:	60fb      	str	r3, [r7, #12]

      ECS_ref = (uint32_t)(p_Ch->Ref);
 80034b6:	69bb      	ldr	r3, [r7, #24]
 80034b8:	889b      	ldrh	r3, [r3, #4]
 80034ba:	60bb      	str	r3, [r7, #8]
      ECS_ref <<= 8;
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	021b      	lsls	r3, r3, #8
 80034c0:	60bb      	str	r3, [r7, #8]
      ECS_ref += p_Ch->RefRest;
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	799b      	ldrb	r3, [r3, #6]
 80034c6:	001a      	movs	r2, r3
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	189b      	adds	r3, r3, r2
 80034cc:	60bb      	str	r3, [r7, #8]
      ECS_ref *= Kcoeff_comp;
 80034ce:	2312      	movs	r3, #18
 80034d0:	18fb      	adds	r3, r7, r3
 80034d2:	881a      	ldrh	r2, [r3, #0]
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	4353      	muls	r3, r2
 80034d8:	60bb      	str	r3, [r7, #8]
      ECS_ref += (Kcoeff * ECS_meas);
 80034da:	1cbb      	adds	r3, r7, #2
 80034dc:	881b      	ldrh	r3, [r3, #0]
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	4353      	muls	r3, r2
 80034e2:	68ba      	ldr	r2, [r7, #8]
 80034e4:	18d3      	adds	r3, r2, r3
 80034e6:	60bb      	str	r3, [r7, #8]

      p_Ch->RefRest = (TSL_tRefRest_T)((ECS_ref >> 8) & 0xFF);
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	0a1b      	lsrs	r3, r3, #8
 80034ec:	b2da      	uxtb	r2, r3
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	719a      	strb	r2, [r3, #6]
      p_Ch->Ref = (TSL_tRef_T)(ECS_ref >> 16);
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	0c1b      	lsrs	r3, r3, #16
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	809a      	strh	r2, [r3, #4]

      // Go in Calibration state in the Reference is out of Range
      if (TSL_acq_TestReferenceOutOfRange(p_Ch) == TSL_TRUE)
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	0018      	movs	r0, r3
 8003500:	f7ff fe7a 	bl	80031f8 <TSL_acq_TestReferenceOutOfRange>
 8003504:	0003      	movs	r3, r0
 8003506:	2b01      	cmp	r3, #1
 8003508:	d102      	bne.n	8003510 <TSL_ecs_ProcessK+0x118>
      {
        pFunc_SetStateCalibration(0);
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	2000      	movs	r0, #0
 800350e:	4798      	blx	r3
      }

      p_Ch++; // Next channel
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	330c      	adds	r3, #12
 8003514:	61bb      	str	r3, [r7, #24]
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 8003516:	2126      	movs	r1, #38	@ 0x26
 8003518:	187b      	adds	r3, r7, r1
 800351a:	781a      	ldrb	r2, [r3, #0]
 800351c:	187b      	adds	r3, r7, r1
 800351e:	3201      	adds	r2, #1
 8003520:	701a      	strb	r2, [r3, #0]
 8003522:	2326      	movs	r3, #38	@ 0x26
 8003524:	18fb      	adds	r3, r7, r3
 8003526:	781b      	ldrb	r3, [r3, #0]
 8003528:	b29b      	uxth	r3, r3
 800352a:	221e      	movs	r2, #30
 800352c:	18ba      	adds	r2, r7, r2
 800352e:	8812      	ldrh	r2, [r2, #0]
 8003530:	429a      	cmp	r2, r3
 8003532:	d8b2      	bhi.n	800349a <TSL_ecs_ProcessK+0xa2>
    }

    pobj++; // Next object
 8003534:	6a3b      	ldr	r3, [r7, #32]
 8003536:	3308      	adds	r3, #8
 8003538:	623b      	str	r3, [r7, #32]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 800353a:	2127      	movs	r1, #39	@ 0x27
 800353c:	187b      	adds	r3, r7, r1
 800353e:	781a      	ldrb	r2, [r3, #0]
 8003540:	187b      	adds	r3, r7, r1
 8003542:	3201      	adds	r2, #1
 8003544:	701a      	strb	r2, [r3, #0]
 8003546:	2327      	movs	r3, #39	@ 0x27
 8003548:	18fb      	adds	r3, r7, r3
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	b29a      	uxth	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	889b      	ldrh	r3, [r3, #4]
 8003552:	429a      	cmp	r2, r3
 8003554:	d200      	bcs.n	8003558 <TSL_ecs_ProcessK+0x160>
 8003556:	e776      	b.n	8003446 <TSL_ecs_ProcessK+0x4e>
 8003558:	e000      	b.n	800355c <TSL_ecs_ProcessK+0x164>
    if (p_Ch == 0) return;
 800355a:	46c0      	nop			@ (mov r8, r8)

  } // for all objects

}
 800355c:	46bd      	mov	sp, r7
 800355e:	b00a      	add	sp, #40	@ 0x28
 8003560:	bd80      	pop	{r7, pc}
 8003562:	46c0      	nop			@ (mov r8, r8)
 8003564:	20000518 	.word	0x20000518
 8003568:	080039f5 	.word	0x080039f5

0800356c <TSL_ecs_Process>:
  * An optional delay is added after the ECS condition (all sensors in Release state) is reached.
  * @param[in] objgrp Pointer to the objects group to process
  * @retval Status
  */
TSL_Status_enum_T TSL_ecs_Process(TSL_ObjectGroup_T *objgrp)
{
 800356c:	b5b0      	push	{r4, r5, r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  TSL_tKCoeff_T MyKcoeff;
  TSL_Status_enum_T retval;

  if ((objgrp->StateMask & TSL_STATE_RELEASE_BIT_MASK) && !(objgrp->StateMask & TSL_STATEMASK_ACTIVE))
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	88db      	ldrh	r3, [r3, #6]
 8003578:	001a      	movs	r2, r3
 800357a:	2301      	movs	r3, #1
 800357c:	4013      	ands	r3, r2
 800357e:	d020      	beq.n	80035c2 <TSL_ecs_Process+0x56>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	88db      	ldrh	r3, [r3, #6]
 8003584:	001a      	movs	r2, r3
 8003586:	233e      	movs	r3, #62	@ 0x3e
 8003588:	4013      	ands	r3, r2
 800358a:	d11a      	bne.n	80035c2 <TSL_ecs_Process+0x56>
  {
#if TSLPRM_ECS_DELAY > 0
    if (!objgrp->ECS_wait)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	7a9b      	ldrb	r3, [r3, #10]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d11c      	bne.n	80035ce <TSL_ecs_Process+0x62>
    {
      disableInterrupts();
 8003594:	4b2b      	ldr	r3, [pc, #172]	@ (8003644 <TSL_ecs_Process+0xd8>)
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	4b2a      	ldr	r3, [pc, #168]	@ (8003644 <TSL_ecs_Process+0xd8>)
 800359a:	2102      	movs	r1, #2
 800359c:	438a      	bics	r2, r1
 800359e:	601a      	str	r2, [r3, #0]
      objgrp->ECS_start_time = TSL_Globals.Tick_ms; // Save the current time
 80035a0:	4b29      	ldr	r3, [pc, #164]	@ (8003648 <TSL_ecs_Process+0xdc>)
 80035a2:	881a      	ldrh	r2, [r3, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	819a      	strh	r2, [r3, #12]
      enableInterrupts();
 80035a8:	4b26      	ldr	r3, [pc, #152]	@ (8003644 <TSL_ecs_Process+0xd8>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	4b25      	ldr	r3, [pc, #148]	@ (8003644 <TSL_ecs_Process+0xd8>)
 80035ae:	2102      	movs	r1, #2
 80035b0:	430a      	orrs	r2, r1
 80035b2:	601a      	str	r2, [r3, #0]
      objgrp->ECS_wait = 1;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	729a      	strb	r2, [r3, #10]
      objgrp->ECS_exec = 0;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	725a      	strb	r2, [r3, #9]
    if (!objgrp->ECS_wait)
 80035c0:	e005      	b.n	80035ce <TSL_ecs_Process+0x62>
#endif
  }
  else
  {
#if TSLPRM_ECS_DELAY > 0
    objgrp->ECS_wait = 0;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	729a      	strb	r2, [r3, #10]
#endif
    objgrp->ECS_exec = 0;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	725a      	strb	r2, [r3, #9]
  }

#if TSLPRM_ECS_DELAY > 0
  if (objgrp->ECS_wait && (!objgrp->ECS_exec))
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	7a9b      	ldrb	r3, [r3, #10]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d011      	beq.n	80035fa <TSL_ecs_Process+0x8e>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	7a5b      	ldrb	r3, [r3, #9]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d10d      	bne.n	80035fa <TSL_ecs_Process+0x8e>
  {
    // Execute the ECS only when the delay has elapsed
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &objgrp->ECS_start_time) == TSL_STATUS_OK)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	330c      	adds	r3, #12
 80035e2:	001a      	movs	r2, r3
 80035e4:	23fa      	movs	r3, #250	@ 0xfa
 80035e6:	005b      	lsls	r3, r3, #1
 80035e8:	0011      	movs	r1, r2
 80035ea:	0018      	movs	r0, r3
 80035ec:	f000 f92a 	bl	8003844 <TSL_tim_CheckDelay_ms>
 80035f0:	1e03      	subs	r3, r0, #0
 80035f2:	d102      	bne.n	80035fa <TSL_ecs_Process+0x8e>
    {
      objgrp->ECS_exec = 1;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2201      	movs	r2, #1
 80035f8:	725a      	strb	r2, [r3, #9]
    }
  }
#endif

  if (objgrp->ECS_exec)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	7a5b      	ldrb	r3, [r3, #9]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d015      	beq.n	800362e <TSL_ecs_Process+0xc2>
  {
    // Calculate the K coefficient
    MyKcoeff = TSL_ecs_CalcK(objgrp, TSLPRM_ECS_K_SLOW, TSLPRM_ECS_K_FAST);
 8003602:	250c      	movs	r5, #12
 8003604:	197c      	adds	r4, r7, r5
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2214      	movs	r2, #20
 800360a:	210a      	movs	r1, #10
 800360c:	0018      	movs	r0, r3
 800360e:	f7ff fe23 	bl	8003258 <TSL_ecs_CalcK>
 8003612:	0003      	movs	r3, r0
 8003614:	8023      	strh	r3, [r4, #0]
    // Process the objects
    TSL_ecs_ProcessK(objgrp, MyKcoeff);
 8003616:	197b      	adds	r3, r7, r5
 8003618:	881a      	ldrh	r2, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	0011      	movs	r1, r2
 800361e:	0018      	movs	r0, r3
 8003620:	f7ff feea 	bl	80033f8 <TSL_ecs_ProcessK>
    retval = TSL_STATUS_OK;
 8003624:	230f      	movs	r3, #15
 8003626:	18fb      	adds	r3, r7, r3
 8003628:	2200      	movs	r2, #0
 800362a:	701a      	strb	r2, [r3, #0]
 800362c:	e003      	b.n	8003636 <TSL_ecs_Process+0xca>
  }
  else
  {
    retval = TSL_STATUS_BUSY;
 800362e:	230f      	movs	r3, #15
 8003630:	18fb      	adds	r3, r7, r3
 8003632:	2201      	movs	r2, #1
 8003634:	701a      	strb	r2, [r3, #0]
  }

  return retval;
 8003636:	230f      	movs	r3, #15
 8003638:	18fb      	adds	r3, r7, r3
 800363a:	781b      	ldrb	r3, [r3, #0]
}
 800363c:	0018      	movs	r0, r3
 800363e:	46bd      	mov	sp, r7
 8003640:	b004      	add	sp, #16
 8003642:	bdb0      	pop	{r4, r5, r7, pc}
 8003644:	e000e010 	.word	0xe000e010
 8003648:	20000518 	.word	0x20000518

0800364c <TSL_obj_GroupInit>:
  * @brief Initialize a group of Objects
  * @param[in] objgrp  Pointer to the group of objects
  * @retval None
  */
void TSL_obj_GroupInit(TSL_ObjectGroup_T *objgrp)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b086      	sub	sp, #24
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  TSL_tIndex_T idx_obj;
  CONST TSL_Object_T *pobj;
  TSL_tNb_T objgrp_state_mask = 0;
 8003654:	230e      	movs	r3, #14
 8003656:	18fb      	adds	r3, r7, r3
 8003658:	2200      	movs	r2, #0
 800365a:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	613b      	str	r3, [r7, #16]

  objgrp->Change = TSL_STATE_NOT_CHANGED;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2200      	movs	r2, #0
 8003666:	721a      	strb	r2, [r3, #8]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8003668:	2317      	movs	r3, #23
 800366a:	18fb      	adds	r3, r7, r3
 800366c:	2200      	movs	r2, #0
 800366e:	701a      	strb	r2, [r3, #0]
 8003670:	e034      	b.n	80036dc <TSL_obj_GroupInit+0x90>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	0018      	movs	r0, r3
 8003676:	f000 f8a1 	bl	80037bc <TSL_obj_SetGlobalObj>

    switch (pobj->Type)
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	2b10      	cmp	r3, #16
 8003680:	d122      	bne.n	80036c8 <TSL_obj_GroupInit+0x7c>
    {
        //------------------------------------------------------------------------
#if TSLPRM_TOTAL_TOUCHKEYS > 0
      case TSL_OBJ_TOUCHKEY:
        // Call the specific method
        TSL_Globals.This_TKey->p_Methods->Init();
 8003682:	4b1f      	ldr	r3, [pc, #124]	@ (8003700 <TSL_obj_GroupInit+0xb4>)
 8003684:	695b      	ldr	r3, [r3, #20]
 8003686:	691b      	ldr	r3, [r3, #16]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4798      	blx	r3
        // Check if the object has changed of state
        if (TSL_Globals.This_TKey->p_Data->Change)
 800368c:	4b1c      	ldr	r3, [pc, #112]	@ (8003700 <TSL_obj_GroupInit+0xb4>)
 800368e:	695b      	ldr	r3, [r3, #20]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	789b      	ldrb	r3, [r3, #2]
 8003694:	2240      	movs	r2, #64	@ 0x40
 8003696:	4013      	ands	r3, r2
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b00      	cmp	r3, #0
 800369c:	d002      	beq.n	80036a4 <TSL_obj_GroupInit+0x58>
        {
          objgrp->Change = TSL_STATE_CHANGED;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2201      	movs	r2, #1
 80036a2:	721a      	strb	r2, [r3, #8]
        }
        // Update object group state mask
        objgrp_state_mask |= TSL_Globals.This_TKey->p_SM[TSL_Globals.This_TKey->p_Data->StateId].StateMask;
 80036a4:	4b16      	ldr	r3, [pc, #88]	@ (8003700 <TSL_obj_GroupInit+0xb4>)
 80036a6:	695b      	ldr	r3, [r3, #20]
 80036a8:	68da      	ldr	r2, [r3, #12]
 80036aa:	4b15      	ldr	r3, [pc, #84]	@ (8003700 <TSL_obj_GroupInit+0xb4>)
 80036ac:	695b      	ldr	r3, [r3, #20]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	781b      	ldrb	r3, [r3, #0]
 80036b2:	00db      	lsls	r3, r3, #3
 80036b4:	18d3      	adds	r3, r2, r3
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	0019      	movs	r1, r3
 80036ba:	220e      	movs	r2, #14
 80036bc:	18bb      	adds	r3, r7, r2
 80036be:	18ba      	adds	r2, r7, r2
 80036c0:	8812      	ldrh	r2, [r2, #0]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	801a      	strh	r2, [r3, #0]
        break;
 80036c6:	e000      	b.n	80036ca <TSL_obj_GroupInit+0x7e>
        // Get object state mask from state machine in TSL_Params
        objgrp_state_mask |= TSL_Params.p_LinRotSM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
        break;
#endif
      default:
        break;
 80036c8:	46c0      	nop			@ (mov r8, r8)
    }

    pobj++; // Next object
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	3308      	adds	r3, #8
 80036ce:	613b      	str	r3, [r7, #16]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80036d0:	2117      	movs	r1, #23
 80036d2:	187b      	adds	r3, r7, r1
 80036d4:	781a      	ldrb	r2, [r3, #0]
 80036d6:	187b      	adds	r3, r7, r1
 80036d8:	3201      	adds	r2, #1
 80036da:	701a      	strb	r2, [r3, #0]
 80036dc:	2317      	movs	r3, #23
 80036de:	18fb      	adds	r3, r7, r3
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	b29a      	uxth	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	889b      	ldrh	r3, [r3, #4]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d3c2      	bcc.n	8003672 <TSL_obj_GroupInit+0x26>
  }

  // Update the object group state mask
  objgrp->StateMask = objgrp_state_mask;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	220e      	movs	r2, #14
 80036f0:	18ba      	adds	r2, r7, r2
 80036f2:	8812      	ldrh	r2, [r2, #0]
 80036f4:	80da      	strh	r2, [r3, #6]
}
 80036f6:	46c0      	nop			@ (mov r8, r8)
 80036f8:	46bd      	mov	sp, r7
 80036fa:	b006      	add	sp, #24
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	46c0      	nop			@ (mov r8, r8)
 8003700:	20000518 	.word	0x20000518

08003704 <TSL_obj_GroupProcess>:
  * @brief Process the state machine on a group of Objects
  * @param[in] objgrp  Pointer to the group of objects to process
  * @retval None
  */
void TSL_obj_GroupProcess(TSL_ObjectGroup_T *objgrp)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b086      	sub	sp, #24
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  TSL_tIndex_T idx_obj;
  CONST TSL_Object_T *pobj;
  TSL_tNb_T objgrp_state_mask = 0;
 800370c:	230e      	movs	r3, #14
 800370e:	18fb      	adds	r3, r7, r3
 8003710:	2200      	movs	r2, #0
 8003712:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	613b      	str	r3, [r7, #16]

  objgrp->Change = TSL_STATE_NOT_CHANGED;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	721a      	strb	r2, [r3, #8]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8003720:	2317      	movs	r3, #23
 8003722:	18fb      	adds	r3, r7, r3
 8003724:	2200      	movs	r2, #0
 8003726:	701a      	strb	r2, [r3, #0]
 8003728:	e034      	b.n	8003794 <TSL_obj_GroupProcess+0x90>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	0018      	movs	r0, r3
 800372e:	f000 f845 	bl	80037bc <TSL_obj_SetGlobalObj>

    switch (pobj->Type)
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	2b10      	cmp	r3, #16
 8003738:	d122      	bne.n	8003780 <TSL_obj_GroupProcess+0x7c>
    {
        //------------------------------------------------------------------------
#if TSLPRM_TOTAL_TOUCHKEYS > 0
      case TSL_OBJ_TOUCHKEY:
        // Call the specific method
        TSL_Globals.This_TKey->p_Methods->Process();
 800373a:	4b1f      	ldr	r3, [pc, #124]	@ (80037b8 <TSL_obj_GroupProcess+0xb4>)
 800373c:	695b      	ldr	r3, [r3, #20]
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	4798      	blx	r3
        // Check if the object has changed of state
        if (TSL_Globals.This_TKey->p_Data->Change)
 8003744:	4b1c      	ldr	r3, [pc, #112]	@ (80037b8 <TSL_obj_GroupProcess+0xb4>)
 8003746:	695b      	ldr	r3, [r3, #20]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	789b      	ldrb	r3, [r3, #2]
 800374c:	2240      	movs	r2, #64	@ 0x40
 800374e:	4013      	ands	r3, r2
 8003750:	b2db      	uxtb	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d002      	beq.n	800375c <TSL_obj_GroupProcess+0x58>
        {
          objgrp->Change = TSL_STATE_CHANGED;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2201      	movs	r2, #1
 800375a:	721a      	strb	r2, [r3, #8]
        }
        // Update object group state mask
        objgrp_state_mask |= TSL_Globals.This_TKey->p_SM[TSL_Globals.This_TKey->p_Data->StateId].StateMask;
 800375c:	4b16      	ldr	r3, [pc, #88]	@ (80037b8 <TSL_obj_GroupProcess+0xb4>)
 800375e:	695b      	ldr	r3, [r3, #20]
 8003760:	68da      	ldr	r2, [r3, #12]
 8003762:	4b15      	ldr	r3, [pc, #84]	@ (80037b8 <TSL_obj_GroupProcess+0xb4>)
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	00db      	lsls	r3, r3, #3
 800376c:	18d3      	adds	r3, r2, r3
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	0019      	movs	r1, r3
 8003772:	220e      	movs	r2, #14
 8003774:	18bb      	adds	r3, r7, r2
 8003776:	18ba      	adds	r2, r7, r2
 8003778:	8812      	ldrh	r2, [r2, #0]
 800377a:	430a      	orrs	r2, r1
 800377c:	801a      	strh	r2, [r3, #0]
        break;
 800377e:	e000      	b.n	8003782 <TSL_obj_GroupProcess+0x7e>
        // Get object state mask from state machine in TSL_Params
        objgrp_state_mask |= TSL_Params.p_LinRotSM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
        break;
#endif
      default:
        break;
 8003780:	46c0      	nop			@ (mov r8, r8)
    }

    pobj++; // Next object
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	3308      	adds	r3, #8
 8003786:	613b      	str	r3, [r7, #16]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8003788:	2117      	movs	r1, #23
 800378a:	187b      	adds	r3, r7, r1
 800378c:	781a      	ldrb	r2, [r3, #0]
 800378e:	187b      	adds	r3, r7, r1
 8003790:	3201      	adds	r2, #1
 8003792:	701a      	strb	r2, [r3, #0]
 8003794:	2317      	movs	r3, #23
 8003796:	18fb      	adds	r3, r7, r3
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	b29a      	uxth	r2, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	889b      	ldrh	r3, [r3, #4]
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d3c2      	bcc.n	800372a <TSL_obj_GroupProcess+0x26>
  }

  // Update the object group state mask
  objgrp->StateMask = objgrp_state_mask;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	220e      	movs	r2, #14
 80037a8:	18ba      	adds	r2, r7, r2
 80037aa:	8812      	ldrh	r2, [r2, #0]
 80037ac:	80da      	strh	r2, [r3, #6]
}
 80037ae:	46c0      	nop			@ (mov r8, r8)
 80037b0:	46bd      	mov	sp, r7
 80037b2:	b006      	add	sp, #24
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	46c0      	nop			@ (mov r8, r8)
 80037b8:	20000518 	.word	0x20000518

080037bc <TSL_obj_SetGlobalObj>:
  * @brief Set the global object variable
  * @param[in] pobj  Pointer to the object to process
  * @retval None
  */
void TSL_obj_SetGlobalObj(CONST TSL_Object_T *pobj)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]

  TSL_Globals.This_Obj = pobj;
 80037c4:	4b08      	ldr	r3, [pc, #32]	@ (80037e8 <TSL_obj_SetGlobalObj+0x2c>)
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	60da      	str	r2, [r3, #12]

  switch (pobj->Type)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	3b10      	subs	r3, #16
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d804      	bhi.n	80037de <TSL_obj_SetGlobalObj+0x22>
  {
#if TSLPRM_TOTAL_TKEYS > 0
    case TSL_OBJ_TOUCHKEY:
    case TSL_OBJ_TOUCHKEYB:
      TSL_Globals.This_TKey = (TSL_TouchKey_T *)pobj->Elmt;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	685a      	ldr	r2, [r3, #4]
 80037d8:	4b03      	ldr	r3, [pc, #12]	@ (80037e8 <TSL_obj_SetGlobalObj+0x2c>)
 80037da:	615a      	str	r2, [r3, #20]
      break;
 80037dc:	e000      	b.n	80037e0 <TSL_obj_SetGlobalObj+0x24>
    case TSL_OBJ_ROTARYB:
      TSL_Globals.This_LinRot = (TSL_LinRot_T *)pobj->Elmt;
      break;
#endif
    default:
      break;
 80037de:	46c0      	nop			@ (mov r8, r8)
  }
}
 80037e0:	46c0      	nop			@ (mov r8, r8)
 80037e2:	46bd      	mov	sp, r7
 80037e4:	b002      	add	sp, #8
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	20000518 	.word	0x20000518

080037ec <TSL_tim_ProcessIT>:
  * @brief  Management of the timing module interrupt service routine.
  * @param  None
  * @retval None
  */
void TSL_tim_ProcessIT(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	af00      	add	r7, sp, #0
  static TSL_tTick_ms_T count_1s = 0;

  // Count 1 global tick every xxx ms (defined by TSLPRM_TICK_FREQ parameter)
  TSL_Globals.Tick_ms++;
 80037f0:	4b12      	ldr	r3, [pc, #72]	@ (800383c <TSL_tim_ProcessIT+0x50>)
 80037f2:	881b      	ldrh	r3, [r3, #0]
 80037f4:	3301      	adds	r3, #1
 80037f6:	b29a      	uxth	r2, r3
 80037f8:	4b10      	ldr	r3, [pc, #64]	@ (800383c <TSL_tim_ProcessIT+0x50>)
 80037fa:	801a      	strh	r2, [r3, #0]

  // Check if 1 second has elapsed
  count_1s++;
 80037fc:	4b10      	ldr	r3, [pc, #64]	@ (8003840 <TSL_tim_ProcessIT+0x54>)
 80037fe:	881b      	ldrh	r3, [r3, #0]
 8003800:	3301      	adds	r3, #1
 8003802:	b29a      	uxth	r2, r3
 8003804:	4b0e      	ldr	r3, [pc, #56]	@ (8003840 <TSL_tim_ProcessIT+0x54>)
 8003806:	801a      	strh	r2, [r3, #0]
  if (count_1s > (TSLPRM_TICK_FREQ - 1))
 8003808:	4b0d      	ldr	r3, [pc, #52]	@ (8003840 <TSL_tim_ProcessIT+0x54>)
 800380a:	881a      	ldrh	r2, [r3, #0]
 800380c:	23fa      	movs	r3, #250	@ 0xfa
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	429a      	cmp	r2, r3
 8003812:	d30f      	bcc.n	8003834 <TSL_tim_ProcessIT+0x48>
  {
    TSL_Globals.Tick_sec++; // 1 global tick every second
 8003814:	4b09      	ldr	r3, [pc, #36]	@ (800383c <TSL_tim_ProcessIT+0x50>)
 8003816:	789b      	ldrb	r3, [r3, #2]
 8003818:	3301      	adds	r3, #1
 800381a:	b2da      	uxtb	r2, r3
 800381c:	4b07      	ldr	r3, [pc, #28]	@ (800383c <TSL_tim_ProcessIT+0x50>)
 800381e:	709a      	strb	r2, [r3, #2]
    if (TSL_Globals.Tick_sec > 63)  // Due to DTO counter on 6 bits...
 8003820:	4b06      	ldr	r3, [pc, #24]	@ (800383c <TSL_tim_ProcessIT+0x50>)
 8003822:	789b      	ldrb	r3, [r3, #2]
 8003824:	2b3f      	cmp	r3, #63	@ 0x3f
 8003826:	d902      	bls.n	800382e <TSL_tim_ProcessIT+0x42>
    {
      TSL_Globals.Tick_sec = 0;
 8003828:	4b04      	ldr	r3, [pc, #16]	@ (800383c <TSL_tim_ProcessIT+0x50>)
 800382a:	2200      	movs	r2, #0
 800382c:	709a      	strb	r2, [r3, #2]
    }
    count_1s = 0;
 800382e:	4b04      	ldr	r3, [pc, #16]	@ (8003840 <TSL_tim_ProcessIT+0x54>)
 8003830:	2200      	movs	r2, #0
 8003832:	801a      	strh	r2, [r3, #0]
  }
}
 8003834:	46c0      	nop			@ (mov r8, r8)
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	46c0      	nop			@ (mov r8, r8)
 800383c:	20000518 	.word	0x20000518
 8003840:	20000530 	.word	0x20000530

08003844 <TSL_tim_CheckDelay_ms>:
  * @param[in] delay_ms  Delay in ms
  * @param[in] last_tick Variable holding the last tick value
  * @retval Status
  */
TSL_Status_enum_T TSL_tim_CheckDelay_ms(TSL_tTick_ms_T delay_ms, __IO TSL_tTick_ms_T *last_tick)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	0002      	movs	r2, r0
 800384c:	6039      	str	r1, [r7, #0]
 800384e:	1dbb      	adds	r3, r7, #6
 8003850:	801a      	strh	r2, [r3, #0]
  TSL_tTick_ms_T tick;
  TSL_tTick_ms_T diff;

  disableInterrupts();
 8003852:	4b29      	ldr	r3, [pc, #164]	@ (80038f8 <TSL_tim_CheckDelay_ms+0xb4>)
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	4b28      	ldr	r3, [pc, #160]	@ (80038f8 <TSL_tim_CheckDelay_ms+0xb4>)
 8003858:	2102      	movs	r1, #2
 800385a:	438a      	bics	r2, r1
 800385c:	601a      	str	r2, [r3, #0]

  tick = TSL_Globals.Tick_ms;
 800385e:	230c      	movs	r3, #12
 8003860:	18fb      	adds	r3, r7, r3
 8003862:	4a26      	ldr	r2, [pc, #152]	@ (80038fc <TSL_tim_CheckDelay_ms+0xb8>)
 8003864:	8812      	ldrh	r2, [r2, #0]
 8003866:	801a      	strh	r2, [r3, #0]

  if (delay_ms == 0)
 8003868:	1dbb      	adds	r3, r7, #6
 800386a:	881b      	ldrh	r3, [r3, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d107      	bne.n	8003880 <TSL_tim_CheckDelay_ms+0x3c>
  {
    enableInterrupts();
 8003870:	4b21      	ldr	r3, [pc, #132]	@ (80038f8 <TSL_tim_CheckDelay_ms+0xb4>)
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	4b20      	ldr	r3, [pc, #128]	@ (80038f8 <TSL_tim_CheckDelay_ms+0xb4>)
 8003876:	2102      	movs	r1, #2
 8003878:	430a      	orrs	r2, r1
 800387a:	601a      	str	r2, [r3, #0]
    return TSL_STATUS_ERROR;
 800387c:	2302      	movs	r3, #2
 800387e:	e036      	b.n	80038ee <TSL_tim_CheckDelay_ms+0xaa>
  }

  // Counter Roll-over management
  if (tick >= *last_tick)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	881b      	ldrh	r3, [r3, #0]
 8003884:	b29b      	uxth	r3, r3
 8003886:	210c      	movs	r1, #12
 8003888:	187a      	adds	r2, r7, r1
 800388a:	8812      	ldrh	r2, [r2, #0]
 800388c:	429a      	cmp	r2, r3
 800388e:	d309      	bcc.n	80038a4 <TSL_tim_CheckDelay_ms+0x60>
  {
    diff = tick - *last_tick;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	881b      	ldrh	r3, [r3, #0]
 8003894:	b29a      	uxth	r2, r3
 8003896:	230e      	movs	r3, #14
 8003898:	18fb      	adds	r3, r7, r3
 800389a:	1879      	adds	r1, r7, r1
 800389c:	8809      	ldrh	r1, [r1, #0]
 800389e:	1a8a      	subs	r2, r1, r2
 80038a0:	801a      	strh	r2, [r3, #0]
 80038a2:	e009      	b.n	80038b8 <TSL_tim_CheckDelay_ms+0x74>
  }
  else
  {
    diff = (0xFFFF - *last_tick) + tick + 1;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	881b      	ldrh	r3, [r3, #0]
 80038a8:	b29a      	uxth	r2, r3
 80038aa:	230e      	movs	r3, #14
 80038ac:	18fb      	adds	r3, r7, r3
 80038ae:	210c      	movs	r1, #12
 80038b0:	1879      	adds	r1, r7, r1
 80038b2:	8809      	ldrh	r1, [r1, #0]
 80038b4:	1a8a      	subs	r2, r1, r2
 80038b6:	801a      	strh	r2, [r3, #0]
#endif
#if (TSLPRM_TICK_FREQ == 500)
  if (diff >= (TSL_tTick_ms_T)(delay_ms >> 1)) // Divide by 2 for 2ms tick
#endif
#if (TSLPRM_TICK_FREQ == 1000)
  if (diff >= (TSL_tTick_ms_T)delay_ms) // Direct value for 1ms tick
 80038b8:	230e      	movs	r3, #14
 80038ba:	18fa      	adds	r2, r7, r3
 80038bc:	1dbb      	adds	r3, r7, #6
 80038be:	8812      	ldrh	r2, [r2, #0]
 80038c0:	881b      	ldrh	r3, [r3, #0]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d30c      	bcc.n	80038e0 <TSL_tim_CheckDelay_ms+0x9c>
#if (TSLPRM_TICK_FREQ == 2000)
  if (diff >= (TSL_tTick_ms_T)(delay_ms << 1)) // Multiply by 2 for 0.5ms tick
#endif
  {
    // Save current time
    *last_tick = tick;
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	220c      	movs	r2, #12
 80038ca:	18ba      	adds	r2, r7, r2
 80038cc:	8812      	ldrh	r2, [r2, #0]
 80038ce:	801a      	strh	r2, [r3, #0]
    enableInterrupts();
 80038d0:	4b09      	ldr	r3, [pc, #36]	@ (80038f8 <TSL_tim_CheckDelay_ms+0xb4>)
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	4b08      	ldr	r3, [pc, #32]	@ (80038f8 <TSL_tim_CheckDelay_ms+0xb4>)
 80038d6:	2102      	movs	r1, #2
 80038d8:	430a      	orrs	r2, r1
 80038da:	601a      	str	r2, [r3, #0]
    return TSL_STATUS_OK;
 80038dc:	2300      	movs	r3, #0
 80038de:	e006      	b.n	80038ee <TSL_tim_CheckDelay_ms+0xaa>
  }

  enableInterrupts();
 80038e0:	4b05      	ldr	r3, [pc, #20]	@ (80038f8 <TSL_tim_CheckDelay_ms+0xb4>)
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	4b04      	ldr	r3, [pc, #16]	@ (80038f8 <TSL_tim_CheckDelay_ms+0xb4>)
 80038e6:	2102      	movs	r1, #2
 80038e8:	430a      	orrs	r2, r1
 80038ea:	601a      	str	r2, [r3, #0]
  return TSL_STATUS_BUSY;
 80038ec:	2301      	movs	r3, #1

}
 80038ee:	0018      	movs	r0, r3
 80038f0:	46bd      	mov	sp, r7
 80038f2:	b004      	add	sp, #16
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	46c0      	nop			@ (mov r8, r8)
 80038f8:	e000e010 	.word	0xe000e010
 80038fc:	20000518 	.word	0x20000518

08003900 <TSL_tkey_Init>:
  * @brief  Init parameters with default values from configuration file
  * @param  None
  * @retval None
  */
void TSL_tkey_Init(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	af00      	add	r7, sp, #0
  // Thresholds
#if TSLPRM_USE_PROX > 0
  THIS_PROXIN_TH    = TSLPRM_TKEY_PROX_IN_TH;
  THIS_PROXOUT_TH   = TSLPRM_TKEY_PROX_OUT_TH;
#endif
  THIS_DETECTIN_TH  = TSLPRM_TKEY_DETECT_IN_TH;
 8003904:	4b14      	ldr	r3, [pc, #80]	@ (8003958 <TSL_tkey_Init+0x58>)
 8003906:	695b      	ldr	r3, [r3, #20]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	22ff      	movs	r2, #255	@ 0xff
 800390c:	701a      	strb	r2, [r3, #0]
  THIS_DETECTOUT_TH = TSLPRM_TKEY_DETECT_OUT_TH;
 800390e:	4b12      	ldr	r3, [pc, #72]	@ (8003958 <TSL_tkey_Init+0x58>)
 8003910:	695b      	ldr	r3, [r3, #20]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	22c8      	movs	r2, #200	@ 0xc8
 8003916:	705a      	strb	r2, [r3, #1]
  THIS_CALIB_TH     = TSLPRM_TKEY_CALIB_TH;
 8003918:	4b0f      	ldr	r3, [pc, #60]	@ (8003958 <TSL_tkey_Init+0x58>)
 800391a:	695b      	ldr	r3, [r3, #20]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	225a      	movs	r2, #90	@ 0x5a
 8003920:	709a      	strb	r2, [r3, #2]

  // Debounce counters
  THIS_COUNTER_DEB_CALIB   = TSLPRM_DEBOUNCE_CALIB;
 8003922:	4b0d      	ldr	r3, [pc, #52]	@ (8003958 <TSL_tkey_Init+0x58>)
 8003924:	695b      	ldr	r3, [r3, #20]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	2203      	movs	r2, #3
 800392a:	70da      	strb	r2, [r3, #3]
#if TSLPRM_USE_PROX > 0
  THIS_COUNTER_DEB_PROX    = TSLPRM_DEBOUNCE_PROX;
#endif
  THIS_COUNTER_DEB_DETECT  = TSLPRM_DEBOUNCE_DETECT;
 800392c:	4b0a      	ldr	r3, [pc, #40]	@ (8003958 <TSL_tkey_Init+0x58>)
 800392e:	695b      	ldr	r3, [r3, #20]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	2202      	movs	r2, #2
 8003934:	711a      	strb	r2, [r3, #4]
  THIS_COUNTER_DEB_RELEASE = TSLPRM_DEBOUNCE_RELEASE;
 8003936:	4b08      	ldr	r3, [pc, #32]	@ (8003958 <TSL_tkey_Init+0x58>)
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	2202      	movs	r2, #2
 800393e:	715a      	strb	r2, [r3, #5]
  THIS_COUNTER_DEB_ERROR   = TSLPRM_DEBOUNCE_ERROR;
 8003940:	4b05      	ldr	r3, [pc, #20]	@ (8003958 <TSL_tkey_Init+0x58>)
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	2203      	movs	r2, #3
 8003948:	719a      	strb	r2, [r3, #6]

  // Initial state
  TSL_tkey_SetStateCalibration(TSLPRM_CALIB_DELAY);
 800394a:	2000      	movs	r0, #0
 800394c:	f000 f852 	bl	80039f4 <TSL_tkey_SetStateCalibration>
}
 8003950:	46c0      	nop			@ (mov r8, r8)
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	46c0      	nop			@ (mov r8, r8)
 8003958:	20000518 	.word	0x20000518

0800395c <TSL_tkey_Process>:
  * @brief  Process the State Machine
  * @param  None
  * @retval None
  */
void TSL_tkey_Process(void)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
  TSL_StateId_enum_T prev_state_id;

  if ((THIS_DATA_READY != 0) || (THIS_STATEID == TSL_STATEID_OFF))
 8003962:	4b23      	ldr	r3, [pc, #140]	@ (80039f0 <TSL_tkey_Process+0x94>)
 8003964:	695b      	ldr	r3, [r3, #20]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	2201      	movs	r2, #1
 800396c:	4013      	ands	r3, r2
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b00      	cmp	r3, #0
 8003972:	d105      	bne.n	8003980 <TSL_tkey_Process+0x24>
 8003974:	4b1e      	ldr	r3, [pc, #120]	@ (80039f0 <TSL_tkey_Process+0x94>)
 8003976:	695b      	ldr	r3, [r3, #20]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	2b13      	cmp	r3, #19
 800397e:	d133      	bne.n	80039e8 <TSL_tkey_Process+0x8c>
  {

    THIS_DATA_READY = TSL_DATA_NOT_READY; // The new data is processed
 8003980:	4b1b      	ldr	r3, [pc, #108]	@ (80039f0 <TSL_tkey_Process+0x94>)
 8003982:	695b      	ldr	r3, [r3, #20]
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	781a      	ldrb	r2, [r3, #0]
 8003988:	2101      	movs	r1, #1
 800398a:	438a      	bics	r2, r1
 800398c:	701a      	strb	r2, [r3, #0]

    prev_state_id = THIS_STATEID;
 800398e:	4b18      	ldr	r3, [pc, #96]	@ (80039f0 <TSL_tkey_Process+0x94>)
 8003990:	695b      	ldr	r3, [r3, #20]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	1dfb      	adds	r3, r7, #7
 8003996:	7812      	ldrb	r2, [r2, #0]
 8003998:	701a      	strb	r2, [r3, #0]

#if TSLPRM_TOTAL_TOUCHKEYS > 0
    if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEY)
 800399a:	4b15      	ldr	r3, [pc, #84]	@ (80039f0 <TSL_tkey_Process+0x94>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	2b10      	cmp	r3, #16
 80039a2:	d10a      	bne.n	80039ba <TSL_tkey_Process+0x5e>
    {
      // Launch the TKey state function
      TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateFunc();
 80039a4:	4b12      	ldr	r3, [pc, #72]	@ (80039f0 <TSL_tkey_Process+0x94>)
 80039a6:	695b      	ldr	r3, [r3, #20]
 80039a8:	68da      	ldr	r2, [r3, #12]
 80039aa:	4b11      	ldr	r3, [pc, #68]	@ (80039f0 <TSL_tkey_Process+0x94>)
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	00db      	lsls	r3, r3, #3
 80039b4:	18d3      	adds	r3, r2, r3
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	4798      	blx	r3
      TSL_Params.p_TKeySM[THIS_STATEID].StateFunc();
    }
#endif

    // Check if the new state has changed
    if (THIS_STATEID == prev_state_id)
 80039ba:	4b0d      	ldr	r3, [pc, #52]	@ (80039f0 <TSL_tkey_Process+0x94>)
 80039bc:	695b      	ldr	r3, [r3, #20]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	1dfa      	adds	r2, r7, #7
 80039c4:	7812      	ldrb	r2, [r2, #0]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d107      	bne.n	80039da <TSL_tkey_Process+0x7e>
    {
      THIS_CHANGE = TSL_STATE_NOT_CHANGED;
 80039ca:	4b09      	ldr	r3, [pc, #36]	@ (80039f0 <TSL_tkey_Process+0x94>)
 80039cc:	695b      	ldr	r3, [r3, #20]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	789a      	ldrb	r2, [r3, #2]
 80039d2:	2140      	movs	r1, #64	@ 0x40
 80039d4:	438a      	bics	r2, r1
 80039d6:	709a      	strb	r2, [r3, #2]
      THIS_STATEID = TSL_STATEID_DETECT;
    }
#endif

  }
}
 80039d8:	e006      	b.n	80039e8 <TSL_tkey_Process+0x8c>
      THIS_CHANGE = TSL_STATE_CHANGED;
 80039da:	4b05      	ldr	r3, [pc, #20]	@ (80039f0 <TSL_tkey_Process+0x94>)
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	789a      	ldrb	r2, [r3, #2]
 80039e2:	2140      	movs	r1, #64	@ 0x40
 80039e4:	430a      	orrs	r2, r1
 80039e6:	709a      	strb	r2, [r3, #2]
}
 80039e8:	46c0      	nop			@ (mov r8, r8)
 80039ea:	46bd      	mov	sp, r7
 80039ec:	b002      	add	sp, #8
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	20000518 	.word	0x20000518

080039f4 <TSL_tkey_SetStateCalibration>:
  * @brief  Go in Calibration state
  * @param[in] delay Delay before calibration starts (stabilization of noise filter)
  * @retval None
  */
void TSL_tkey_SetStateCalibration(TSL_tCounter_T delay)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	0002      	movs	r2, r0
 80039fc:	1dfb      	adds	r3, r7, #7
 80039fe:	701a      	strb	r2, [r3, #0]
  THIS_STATEID = TSL_STATEID_CALIB;
 8003a00:	4b1e      	ldr	r3, [pc, #120]	@ (8003a7c <TSL_tkey_SetStateCalibration+0x88>)
 8003a02:	695b      	ldr	r3, [r3, #20]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2200      	movs	r2, #0
 8003a08:	701a      	strb	r2, [r3, #0]
  THIS_CHANGE = TSL_STATE_CHANGED;
 8003a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8003a7c <TSL_tkey_SetStateCalibration+0x88>)
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	789a      	ldrb	r2, [r3, #2]
 8003a12:	2140      	movs	r1, #64	@ 0x40
 8003a14:	430a      	orrs	r2, r1
 8003a16:	709a      	strb	r2, [r3, #2]
  THIS_OBJ_STATUS = TSL_OBJ_STATUS_ON;
 8003a18:	4b18      	ldr	r3, [pc, #96]	@ (8003a7c <TSL_tkey_SetStateCalibration+0x88>)
 8003a1a:	695b      	ldr	r3, [r3, #20]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	781a      	ldrb	r2, [r3, #0]
 8003a20:	2118      	movs	r1, #24
 8003a22:	430a      	orrs	r2, r1
 8003a24:	701a      	strb	r2, [r3, #0]

  switch (TSL_Params.NbCalibSamples)
 8003a26:	4b16      	ldr	r3, [pc, #88]	@ (8003a80 <TSL_tkey_SetStateCalibration+0x8c>)
 8003a28:	889b      	ldrh	r3, [r3, #4]
 8003a2a:	2b04      	cmp	r3, #4
 8003a2c:	d002      	beq.n	8003a34 <TSL_tkey_SetStateCalibration+0x40>
 8003a2e:	2b10      	cmp	r3, #16
 8003a30:	d004      	beq.n	8003a3c <TSL_tkey_SetStateCalibration+0x48>
 8003a32:	e007      	b.n	8003a44 <TSL_tkey_SetStateCalibration+0x50>
  {
    case 4:
      CalibDiv = 2;
 8003a34:	4b13      	ldr	r3, [pc, #76]	@ (8003a84 <TSL_tkey_SetStateCalibration+0x90>)
 8003a36:	2202      	movs	r2, #2
 8003a38:	801a      	strh	r2, [r3, #0]
      break;
 8003a3a:	e00a      	b.n	8003a52 <TSL_tkey_SetStateCalibration+0x5e>
    case 16:
      CalibDiv = 4;
 8003a3c:	4b11      	ldr	r3, [pc, #68]	@ (8003a84 <TSL_tkey_SetStateCalibration+0x90>)
 8003a3e:	2204      	movs	r2, #4
 8003a40:	801a      	strh	r2, [r3, #0]
      break;
 8003a42:	e006      	b.n	8003a52 <TSL_tkey_SetStateCalibration+0x5e>
    default:
      TSL_Params.NbCalibSamples =  8;
 8003a44:	4b0e      	ldr	r3, [pc, #56]	@ (8003a80 <TSL_tkey_SetStateCalibration+0x8c>)
 8003a46:	2208      	movs	r2, #8
 8003a48:	809a      	strh	r2, [r3, #4]
      CalibDiv = 3;
 8003a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8003a84 <TSL_tkey_SetStateCalibration+0x90>)
 8003a4c:	2203      	movs	r2, #3
 8003a4e:	801a      	strh	r2, [r3, #0]
      break;
 8003a50:	46c0      	nop			@ (mov r8, r8)
  }

  // If a noise filter is used, the counter must be initialized to a value
  // different from 0 in order to stabilize the filter.
  THIS_COUNTER_DEB = (TSL_tCounter_T)(delay + (TSL_tCounter_T)TSL_Params.NbCalibSamples);
 8003a52:	4b0b      	ldr	r3, [pc, #44]	@ (8003a80 <TSL_tkey_SetStateCalibration+0x8c>)
 8003a54:	889b      	ldrh	r3, [r3, #4]
 8003a56:	b2d9      	uxtb	r1, r3
 8003a58:	4b08      	ldr	r3, [pc, #32]	@ (8003a7c <TSL_tkey_SetStateCalibration+0x88>)
 8003a5a:	695b      	ldr	r3, [r3, #20]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	1dfa      	adds	r2, r7, #7
 8003a60:	7812      	ldrb	r2, [r2, #0]
 8003a62:	188a      	adds	r2, r1, r2
 8003a64:	b2d2      	uxtb	r2, r2
 8003a66:	705a      	strb	r2, [r3, #1]
  THIS_REF = 0;
 8003a68:	4b04      	ldr	r3, [pc, #16]	@ (8003a7c <TSL_tkey_SetStateCalibration+0x88>)
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	809a      	strh	r2, [r3, #4]
}
 8003a72:	46c0      	nop			@ (mov r8, r8)
 8003a74:	46bd      	mov	sp, r7
 8003a76:	b002      	add	sp, #8
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	46c0      	nop			@ (mov r8, r8)
 8003a7c:	20000518 	.word	0x20000518
 8003a80:	2000001c 	.word	0x2000001c
 8003a84:	20000532 	.word	0x20000532

08003a88 <TSL_tkey_GetStateMask>:
  * @brief  Return the current state mask
  * @param  None
  * @retval State mask
  */
TSL_StateMask_enum_T TSL_tkey_GetStateMask(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
  TSL_StateMask_enum_T state_mask = TSL_STATEMASK_UNKNOWN;
 8003a8e:	1dfb      	adds	r3, r7, #7
 8003a90:	2200      	movs	r2, #0
 8003a92:	701a      	strb	r2, [r3, #0]

#if TSLPRM_TOTAL_TOUCHKEYS > 0
  if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEY)
 8003a94:	4b0b      	ldr	r3, [pc, #44]	@ (8003ac4 <TSL_tkey_GetStateMask+0x3c>)
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	2b10      	cmp	r3, #16
 8003a9c:	d10b      	bne.n	8003ab6 <TSL_tkey_GetStateMask+0x2e>
  {
    state_mask = TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateMask;
 8003a9e:	4b09      	ldr	r3, [pc, #36]	@ (8003ac4 <TSL_tkey_GetStateMask+0x3c>)
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	68da      	ldr	r2, [r3, #12]
 8003aa4:	4b07      	ldr	r3, [pc, #28]	@ (8003ac4 <TSL_tkey_GetStateMask+0x3c>)
 8003aa6:	695b      	ldr	r3, [r3, #20]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	00db      	lsls	r3, r3, #3
 8003aae:	18d2      	adds	r2, r2, r3
 8003ab0:	1dfb      	adds	r3, r7, #7
 8003ab2:	7812      	ldrb	r2, [r2, #0]
 8003ab4:	701a      	strb	r2, [r3, #0]
  {
    state_mask = TSL_Params.p_TKeySM[THIS_STATEID].StateMask;
  }
#endif

  return state_mask;
 8003ab6:	1dfb      	adds	r3, r7, #7
 8003ab8:	781b      	ldrb	r3, [r3, #0]
}
 8003aba:	0018      	movs	r0, r3
 8003abc:	46bd      	mov	sp, r7
 8003abe:	b002      	add	sp, #8
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	46c0      	nop			@ (mov r8, r8)
 8003ac4:	20000518 	.word	0x20000518

08003ac8 <TSL_tkey_DebReleaseDetectStateProcess>:
  * @brief  Debounce Release processing (previous state = Detect)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseDetectStateProcess(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003acc:	4b1e      	ldr	r3, [pc, #120]	@ (8003b48 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8003ace:	695b      	ldr	r3, [r3, #20]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	075b      	lsls	r3, r3, #29
 8003ad6:	0f9b      	lsrs	r3, r3, #30
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	001a      	movs	r2, r3
 8003adc:	2302      	movs	r3, #2
 8003ade:	4013      	ands	r3, r2
 8003ae0:	d005      	beq.n	8003aee <TSL_tkey_DebReleaseDetectStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_DETECT; // Go back to the previous state
 8003ae2:	4b19      	ldr	r3, [pc, #100]	@ (8003b48 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	220a      	movs	r2, #10
 8003aea:	701a      	strb	r2, [r3, #0]
        THIS_STATEID = TSL_STATEID_RELEASE;
      }
      // else stay in Debounce Release
    }
  }
}
 8003aec:	e029      	b.n	8003b42 <TSL_tkey_DebReleaseDetectStateProcess+0x7a>
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003aee:	4b16      	ldr	r3, [pc, #88]	@ (8003b48 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	2208      	movs	r2, #8
 8003af6:	5e9b      	ldrsh	r3, [r3, r2]
 8003af8:	001a      	movs	r2, r3
 8003afa:	4b13      	ldr	r3, [pc, #76]	@ (8003b48 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	785b      	ldrb	r3, [r3, #1]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	dd05      	ble.n	8003b12 <TSL_tkey_DebReleaseDetectStateProcess+0x4a>
      THIS_STATEID = TSL_STATEID_DETECT;
 8003b06:	4b10      	ldr	r3, [pc, #64]	@ (8003b48 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	220a      	movs	r2, #10
 8003b0e:	701a      	strb	r2, [r3, #0]
}
 8003b10:	e017      	b.n	8003b42 <TSL_tkey_DebReleaseDetectStateProcess+0x7a>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003b12:	4b0d      	ldr	r3, [pc, #52]	@ (8003b48 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	785b      	ldrb	r3, [r3, #1]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d006      	beq.n	8003b2c <TSL_tkey_DebReleaseDetectStateProcess+0x64>
 8003b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8003b48 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	785a      	ldrb	r2, [r3, #1]
 8003b26:	3a01      	subs	r2, #1
 8003b28:	b2d2      	uxtb	r2, r2
 8003b2a:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003b2c:	4b06      	ldr	r3, [pc, #24]	@ (8003b48 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8003b2e:	695b      	ldr	r3, [r3, #20]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	785b      	ldrb	r3, [r3, #1]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d104      	bne.n	8003b42 <TSL_tkey_DebReleaseDetectStateProcess+0x7a>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8003b38:	4b03      	ldr	r3, [pc, #12]	@ (8003b48 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8003b3a:	695b      	ldr	r3, [r3, #20]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	2202      	movs	r2, #2
 8003b40:	701a      	strb	r2, [r3, #0]
}
 8003b42:	46c0      	nop			@ (mov r8, r8)
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	20000518 	.word	0x20000518

08003b4c <TSL_tkey_DebReleaseTouchStateProcess>:
  * Same as Debounce Release Detect processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseTouchStateProcess(void)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003b50:	4b1e      	ldr	r3, [pc, #120]	@ (8003bcc <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	075b      	lsls	r3, r3, #29
 8003b5a:	0f9b      	lsrs	r3, r3, #30
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	001a      	movs	r2, r3
 8003b60:	2302      	movs	r3, #2
 8003b62:	4013      	ands	r3, r2
 8003b64:	d005      	beq.n	8003b72 <TSL_tkey_DebReleaseTouchStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_TOUCH; // Go back to the previous state
 8003b66:	4b19      	ldr	r3, [pc, #100]	@ (8003bcc <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8003b68:	695b      	ldr	r3, [r3, #20]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	220c      	movs	r2, #12
 8003b6e:	701a      	strb	r2, [r3, #0]
        THIS_STATEID = TSL_STATEID_RELEASE;
      }
      // else stay in Debounce Release
    }
  }
}
 8003b70:	e029      	b.n	8003bc6 <TSL_tkey_DebReleaseTouchStateProcess+0x7a>
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003b72:	4b16      	ldr	r3, [pc, #88]	@ (8003bcc <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	2208      	movs	r2, #8
 8003b7a:	5e9b      	ldrsh	r3, [r3, r2]
 8003b7c:	001a      	movs	r2, r3
 8003b7e:	4b13      	ldr	r3, [pc, #76]	@ (8003bcc <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	785b      	ldrb	r3, [r3, #1]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	dd05      	ble.n	8003b96 <TSL_tkey_DebReleaseTouchStateProcess+0x4a>
      THIS_STATEID = TSL_STATEID_TOUCH;
 8003b8a:	4b10      	ldr	r3, [pc, #64]	@ (8003bcc <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	220c      	movs	r2, #12
 8003b92:	701a      	strb	r2, [r3, #0]
}
 8003b94:	e017      	b.n	8003bc6 <TSL_tkey_DebReleaseTouchStateProcess+0x7a>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003b96:	4b0d      	ldr	r3, [pc, #52]	@ (8003bcc <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	785b      	ldrb	r3, [r3, #1]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d006      	beq.n	8003bb0 <TSL_tkey_DebReleaseTouchStateProcess+0x64>
 8003ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8003bcc <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8003ba4:	695b      	ldr	r3, [r3, #20]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	785a      	ldrb	r2, [r3, #1]
 8003baa:	3a01      	subs	r2, #1
 8003bac:	b2d2      	uxtb	r2, r2
 8003bae:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003bb0:	4b06      	ldr	r3, [pc, #24]	@ (8003bcc <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8003bb2:	695b      	ldr	r3, [r3, #20]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	785b      	ldrb	r3, [r3, #1]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d104      	bne.n	8003bc6 <TSL_tkey_DebReleaseTouchStateProcess+0x7a>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8003bbc:	4b03      	ldr	r3, [pc, #12]	@ (8003bcc <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8003bbe:	695b      	ldr	r3, [r3, #20]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2202      	movs	r2, #2
 8003bc4:	701a      	strb	r2, [r3, #0]
}
 8003bc6:	46c0      	nop			@ (mov r8, r8)
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	20000518 	.word	0x20000518

08003bd0 <TSL_tkey_ReleaseStateProcess>:
  * @brief  Release state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_ReleaseStateProcess(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003bd4:	4b38      	ldr	r3, [pc, #224]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003bd6:	695b      	ldr	r3, [r3, #20]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	075b      	lsls	r3, r3, #29
 8003bde:	0f9b      	lsrs	r3, r3, #30
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	001a      	movs	r2, r3
 8003be4:	2302      	movs	r3, #2
 8003be6:	4013      	ands	r3, r2
 8003be8:	d019      	beq.n	8003c1e <TSL_tkey_ReleaseStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8003bea:	4b33      	ldr	r3, [pc, #204]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	685a      	ldr	r2, [r3, #4]
 8003bf0:	4b31      	ldr	r3, [pc, #196]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003bf2:	695b      	ldr	r3, [r3, #20]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	7992      	ldrb	r2, [r2, #6]
 8003bf8:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003bfa:	4b2f      	ldr	r3, [pc, #188]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	785b      	ldrb	r3, [r3, #1]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d105      	bne.n	8003c12 <TSL_tkey_ReleaseStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003c06:	4b2c      	ldr	r3, [pc, #176]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003c08:	695b      	ldr	r3, [r3, #20]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	220d      	movs	r2, #13
 8003c0e:	701a      	strb	r2, [r3, #0]
 8003c10:	e04f      	b.n	8003cb2 <TSL_tkey_ReleaseStateProcess+0xe2>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_RELEASE;
 8003c12:	4b29      	ldr	r3, [pc, #164]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003c14:	695b      	ldr	r3, [r3, #20]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	220f      	movs	r2, #15
 8003c1a:	701a      	strb	r2, [r3, #0]
 8003c1c:	e049      	b.n	8003cb2 <TSL_tkey_ReleaseStateProcess+0xe2>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 8003c1e:	4b26      	ldr	r3, [pc, #152]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003c20:	695b      	ldr	r3, [r3, #20]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	2208      	movs	r2, #8
 8003c26:	5e9b      	ldrsh	r3, [r3, r2]
 8003c28:	001a      	movs	r2, r3
 8003c2a:	4b23      	ldr	r3, [pc, #140]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003c2c:	695b      	ldr	r3, [r3, #20]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	781b      	ldrb	r3, [r3, #0]
 8003c32:	429a      	cmp	r2, r3
 8003c34:	db19      	blt.n	8003c6a <TSL_tkey_ReleaseStateProcess+0x9a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 8003c36:	4b20      	ldr	r3, [pc, #128]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003c38:	695b      	ldr	r3, [r3, #20]
 8003c3a:	685a      	ldr	r2, [r3, #4]
 8003c3c:	4b1e      	ldr	r3, [pc, #120]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003c3e:	695b      	ldr	r3, [r3, #20]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	7912      	ldrb	r2, [r2, #4]
 8003c44:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003c46:	4b1c      	ldr	r3, [pc, #112]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003c48:	695b      	ldr	r3, [r3, #20]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	785b      	ldrb	r3, [r3, #1]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d105      	bne.n	8003c5e <TSL_tkey_ReleaseStateProcess+0x8e>
      {
        THIS_STATEID = TSL_STATEID_DETECT;
 8003c52:	4b19      	ldr	r3, [pc, #100]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003c54:	695b      	ldr	r3, [r3, #20]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	220a      	movs	r2, #10
 8003c5a:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
      }
      return;
 8003c5c:	e029      	b.n	8003cb2 <TSL_tkey_ReleaseStateProcess+0xe2>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 8003c5e:	4b16      	ldr	r3, [pc, #88]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003c60:	695b      	ldr	r3, [r3, #20]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	220b      	movs	r2, #11
 8003c66:	701a      	strb	r2, [r3, #0]
      return;
 8003c68:	e023      	b.n	8003cb2 <TSL_tkey_ReleaseStateProcess+0xe2>
    }
#endif

    // Check delta for re-calibration
    // Warning: the threshold value is inverted in the macro
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 8003c6a:	4b13      	ldr	r3, [pc, #76]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	2208      	movs	r2, #8
 8003c72:	5e9b      	ldrsh	r3, [r3, r2]
 8003c74:	001a      	movs	r2, r3
 8003c76:	4b10      	ldr	r3, [pc, #64]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	789b      	ldrb	r3, [r3, #2]
 8003c7e:	425b      	negs	r3, r3
 8003c80:	429a      	cmp	r2, r3
 8003c82:	dc16      	bgt.n	8003cb2 <TSL_tkey_ReleaseStateProcess+0xe2>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_CALIB;
 8003c84:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003c86:	695b      	ldr	r3, [r3, #20]
 8003c88:	685a      	ldr	r2, [r3, #4]
 8003c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	78d2      	ldrb	r2, [r2, #3]
 8003c92:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003c94:	4b08      	ldr	r3, [pc, #32]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003c96:	695b      	ldr	r3, [r3, #20]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	785b      	ldrb	r3, [r3, #1]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d103      	bne.n	8003ca8 <TSL_tkey_ReleaseStateProcess+0xd8>
      {
        TSL_tkey_SetStateCalibration(0);
 8003ca0:	2000      	movs	r0, #0
 8003ca2:	f7ff fea7 	bl	80039f4 <TSL_tkey_SetStateCalibration>
 8003ca6:	e004      	b.n	8003cb2 <TSL_tkey_ReleaseStateProcess+0xe2>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_CALIB;
 8003ca8:	4b03      	ldr	r3, [pc, #12]	@ (8003cb8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8003caa:	695b      	ldr	r3, [r3, #20]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	46c0      	nop			@ (mov r8, r8)
 8003cb8:	20000518 	.word	0x20000518

08003cbc <TSL_tkey_DebCalibrationStateProcess>:
  * @brief  Debounce Calibration processing (previous state = Release)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebCalibrationStateProcess(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003cc0:	4b1e      	ldr	r3, [pc, #120]	@ (8003d3c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	075b      	lsls	r3, r3, #29
 8003cca:	0f9b      	lsrs	r3, r3, #30
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	001a      	movs	r2, r3
 8003cd0:	2302      	movs	r3, #2
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	d005      	beq.n	8003ce2 <TSL_tkey_DebCalibrationStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_RELEASE; // Go back to the previous state
 8003cd6:	4b19      	ldr	r3, [pc, #100]	@ (8003d3c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	2202      	movs	r2, #2
 8003cde:	701a      	strb	r2, [r3, #0]
    else // Go back to previous state
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
    }
  }
}
 8003ce0:	e028      	b.n	8003d34 <TSL_tkey_DebCalibrationStateProcess+0x78>
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 8003ce2:	4b16      	ldr	r3, [pc, #88]	@ (8003d3c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	2208      	movs	r2, #8
 8003cea:	5e9b      	ldrsh	r3, [r3, r2]
 8003cec:	001a      	movs	r2, r3
 8003cee:	4b13      	ldr	r3, [pc, #76]	@ (8003d3c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	789b      	ldrb	r3, [r3, #2]
 8003cf6:	425b      	negs	r3, r3
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	dc16      	bgt.n	8003d2a <TSL_tkey_DebCalibrationStateProcess+0x6e>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8003d3c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	785b      	ldrb	r3, [r3, #1]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d006      	beq.n	8003d16 <TSL_tkey_DebCalibrationStateProcess+0x5a>
 8003d08:	4b0c      	ldr	r3, [pc, #48]	@ (8003d3c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8003d0a:	695b      	ldr	r3, [r3, #20]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	785a      	ldrb	r2, [r3, #1]
 8003d10:	3a01      	subs	r2, #1
 8003d12:	b2d2      	uxtb	r2, r2
 8003d14:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003d16:	4b09      	ldr	r3, [pc, #36]	@ (8003d3c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8003d18:	695b      	ldr	r3, [r3, #20]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	785b      	ldrb	r3, [r3, #1]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d108      	bne.n	8003d34 <TSL_tkey_DebCalibrationStateProcess+0x78>
        TSL_tkey_SetStateCalibration(0);
 8003d22:	2000      	movs	r0, #0
 8003d24:	f7ff fe66 	bl	80039f4 <TSL_tkey_SetStateCalibration>
}
 8003d28:	e004      	b.n	8003d34 <TSL_tkey_DebCalibrationStateProcess+0x78>
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003d2a:	4b04      	ldr	r3, [pc, #16]	@ (8003d3c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2202      	movs	r2, #2
 8003d32:	701a      	strb	r2, [r3, #0]
}
 8003d34:	46c0      	nop			@ (mov r8, r8)
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	46c0      	nop			@ (mov r8, r8)
 8003d3c:	20000518 	.word	0x20000518

08003d40 <TSL_tkey_CalibrationStateProcess>:
  * @brief  Calibration state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_CalibrationStateProcess(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
    THIS_COUNTER_DEB--;
    return; // Skip the sample
  }
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003d46:	4b4e      	ldr	r3, [pc, #312]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	075b      	lsls	r3, r3, #29
 8003d50:	0f9b      	lsrs	r3, r3, #30
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	001a      	movs	r2, r3
 8003d56:	2302      	movs	r3, #2
 8003d58:	4013      	ands	r3, r2
 8003d5a:	d019      	beq.n	8003d90 <TSL_tkey_CalibrationStateProcess+0x50>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8003d5c:	4b48      	ldr	r3, [pc, #288]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003d5e:	695b      	ldr	r3, [r3, #20]
 8003d60:	685a      	ldr	r2, [r3, #4]
 8003d62:	4b47      	ldr	r3, [pc, #284]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	7992      	ldrb	r2, [r2, #6]
 8003d6a:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003d6c:	4b44      	ldr	r3, [pc, #272]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003d6e:	695b      	ldr	r3, [r3, #20]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	785b      	ldrb	r3, [r3, #1]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d105      	bne.n	8003d84 <TSL_tkey_CalibrationStateProcess+0x44>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003d78:	4b41      	ldr	r3, [pc, #260]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	220d      	movs	r2, #13
 8003d80:	701a      	strb	r2, [r3, #0]
 8003d82:	e07a      	b.n	8003e7a <TSL_tkey_CalibrationStateProcess+0x13a>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_CALIB;
 8003d84:	4b3e      	ldr	r3, [pc, #248]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003d86:	695b      	ldr	r3, [r3, #20]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	220e      	movs	r2, #14
 8003d8c:	701a      	strb	r2, [r3, #0]
 8003d8e:	e074      	b.n	8003e7a <TSL_tkey_CalibrationStateProcess+0x13a>
  else // Acquisition is OK or has NOISE
  {

    // Get the new measure or Calculate it
#if TSLPRM_USE_MEAS > 0
    new_meas = THIS_MEAS;
 8003d90:	4b3b      	ldr	r3, [pc, #236]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003d92:	695b      	ldr	r3, [r3, #20]
 8003d94:	689a      	ldr	r2, [r3, #8]
 8003d96:	1dbb      	adds	r3, r7, #6
 8003d98:	8952      	ldrh	r2, [r2, #10]
 8003d9a:	801a      	strh	r2, [r3, #0]
#else // Calculate it
    new_meas = TSL_acq_ComputeMeas(THIS_REF, THIS_DELTA);
#endif

    // Verify the first Reference value
    if (THIS_COUNTER_DEB == (TSL_tCounter_T)TSL_Params.NbCalibSamples)
 8003d9c:	4b38      	ldr	r3, [pc, #224]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003d9e:	695b      	ldr	r3, [r3, #20]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	785a      	ldrb	r2, [r3, #1]
 8003da4:	4b37      	ldr	r3, [pc, #220]	@ (8003e84 <TSL_tkey_CalibrationStateProcess+0x144>)
 8003da6:	889b      	ldrh	r3, [r3, #4]
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d117      	bne.n	8003dde <TSL_tkey_CalibrationStateProcess+0x9e>
    {
      if (TSL_acq_TestFirstReferenceIsValid(THIS_CHANNEL_DATA, new_meas))
 8003dae:	4b34      	ldr	r3, [pc, #208]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	689a      	ldr	r2, [r3, #8]
 8003db4:	1dbb      	adds	r3, r7, #6
 8003db6:	881b      	ldrh	r3, [r3, #0]
 8003db8:	0019      	movs	r1, r3
 8003dba:	0010      	movs	r0, r2
 8003dbc:	f7ff fa25 	bl	800320a <TSL_acq_TestFirstReferenceIsValid>
 8003dc0:	1e03      	subs	r3, r0, #0
 8003dc2:	d006      	beq.n	8003dd2 <TSL_tkey_CalibrationStateProcess+0x92>
      {
        THIS_REF = new_meas;
 8003dc4:	4b2e      	ldr	r3, [pc, #184]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003dc6:	695b      	ldr	r3, [r3, #20]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	1dba      	adds	r2, r7, #6
 8003dcc:	8812      	ldrh	r2, [r2, #0]
 8003dce:	809a      	strh	r2, [r3, #4]
 8003dd0:	e024      	b.n	8003e1c <TSL_tkey_CalibrationStateProcess+0xdc>
      }
      else
      {
        THIS_REF = 0;
 8003dd2:	4b2b      	ldr	r3, [pc, #172]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	809a      	strh	r2, [r3, #4]
        return;
 8003ddc:	e04d      	b.n	8003e7a <TSL_tkey_CalibrationStateProcess+0x13a>
      }
    }
    else
    {
      // Add the measure in temporary Reference
      THIS_REF += new_meas;
 8003dde:	4b28      	ldr	r3, [pc, #160]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003de0:	695b      	ldr	r3, [r3, #20]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	8899      	ldrh	r1, [r3, #4]
 8003de6:	4b26      	ldr	r3, [pc, #152]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	1dba      	adds	r2, r7, #6
 8003dee:	8812      	ldrh	r2, [r2, #0]
 8003df0:	188a      	adds	r2, r1, r2
 8003df2:	b292      	uxth	r2, r2
 8003df4:	809a      	strh	r2, [r3, #4]

      // Check reference overflow
      if (THIS_REF < new_meas)
 8003df6:	4b22      	ldr	r3, [pc, #136]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003df8:	695b      	ldr	r3, [r3, #20]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	889b      	ldrh	r3, [r3, #4]
 8003dfe:	1dba      	adds	r2, r7, #6
 8003e00:	8812      	ldrh	r2, [r2, #0]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d90a      	bls.n	8003e1c <TSL_tkey_CalibrationStateProcess+0xdc>
      {
        THIS_REF = 0; // Suppress the bad reference
 8003e06:	4b1e      	ldr	r3, [pc, #120]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	809a      	strh	r2, [r3, #4]
        THIS_STATEID = TSL_STATEID_ERROR;
 8003e10:	4b1b      	ldr	r3, [pc, #108]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003e12:	695b      	ldr	r3, [r3, #20]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	220d      	movs	r2, #13
 8003e18:	701a      	strb	r2, [r3, #0]
        return;
 8003e1a:	e02e      	b.n	8003e7a <TSL_tkey_CalibrationStateProcess+0x13a>
      }
    }

    // Check that we have all the needed measurements
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003e1c:	4b18      	ldr	r3, [pc, #96]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003e1e:	695b      	ldr	r3, [r3, #20]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	785b      	ldrb	r3, [r3, #1]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d006      	beq.n	8003e36 <TSL_tkey_CalibrationStateProcess+0xf6>
 8003e28:	4b15      	ldr	r3, [pc, #84]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003e2a:	695b      	ldr	r3, [r3, #20]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	785a      	ldrb	r2, [r3, #1]
 8003e30:	3a01      	subs	r2, #1
 8003e32:	b2d2      	uxtb	r2, r2
 8003e34:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003e36:	4b12      	ldr	r3, [pc, #72]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	785b      	ldrb	r3, [r3, #1]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d11b      	bne.n	8003e7a <TSL_tkey_CalibrationStateProcess+0x13a>
    {
      // Divide temporary Reference by the number of samples
      THIS_REF >>= CalibDiv;
 8003e42:	4b0f      	ldr	r3, [pc, #60]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	889b      	ldrh	r3, [r3, #4]
 8003e4a:	001a      	movs	r2, r3
 8003e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8003e88 <TSL_tkey_CalibrationStateProcess+0x148>)
 8003e4e:	881b      	ldrh	r3, [r3, #0]
 8003e50:	411a      	asrs	r2, r3
 8003e52:	4b0b      	ldr	r3, [pc, #44]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	b292      	uxth	r2, r2
 8003e5a:	809a      	strh	r2, [r3, #4]
      THIS_REFREST = 0;
 8003e5c:	4b08      	ldr	r3, [pc, #32]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	2200      	movs	r2, #0
 8003e64:	719a      	strb	r2, [r3, #6]
      THIS_DELTA = 0;
 8003e66:	4b06      	ldr	r3, [pc, #24]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	811a      	strh	r2, [r3, #8]
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003e70:	4b03      	ldr	r3, [pc, #12]	@ (8003e80 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003e72:	695b      	ldr	r3, [r3, #20]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2202      	movs	r2, #2
 8003e78:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	b002      	add	sp, #8
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	20000518 	.word	0x20000518
 8003e84:	2000001c 	.word	0x2000001c
 8003e88:	20000532 	.word	0x20000532

08003e8c <TSL_tkey_DebDetectStateProcess>:
  * @brief  Debounce Detect processing (previous state = Release or Proximity)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebDetectStateProcess(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003e90:	4b1e      	ldr	r3, [pc, #120]	@ (8003f0c <TSL_tkey_DebDetectStateProcess+0x80>)
 8003e92:	695b      	ldr	r3, [r3, #20]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	075b      	lsls	r3, r3, #29
 8003e9a:	0f9b      	lsrs	r3, r3, #30
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	001a      	movs	r2, r3
 8003ea0:	2302      	movs	r3, #2
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	d005      	beq.n	8003eb2 <TSL_tkey_DebDetectStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_RELEASE;
 8003ea6:	4b19      	ldr	r3, [pc, #100]	@ (8003f0c <TSL_tkey_DebDetectStateProcess+0x80>)
 8003ea8:	695b      	ldr	r3, [r3, #20]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2202      	movs	r2, #2
 8003eae:	701a      	strb	r2, [r3, #0]
#else
      THIS_STATEID = TSL_STATEID_RELEASE;
#endif
    }
  }
}
 8003eb0:	e029      	b.n	8003f06 <TSL_tkey_DebDetectStateProcess+0x7a>
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 8003eb2:	4b16      	ldr	r3, [pc, #88]	@ (8003f0c <TSL_tkey_DebDetectStateProcess+0x80>)
 8003eb4:	695b      	ldr	r3, [r3, #20]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	2208      	movs	r2, #8
 8003eba:	5e9b      	ldrsh	r3, [r3, r2]
 8003ebc:	001a      	movs	r2, r3
 8003ebe:	4b13      	ldr	r3, [pc, #76]	@ (8003f0c <TSL_tkey_DebDetectStateProcess+0x80>)
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	db18      	blt.n	8003efc <TSL_tkey_DebDetectStateProcess+0x70>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003eca:	4b10      	ldr	r3, [pc, #64]	@ (8003f0c <TSL_tkey_DebDetectStateProcess+0x80>)
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	785b      	ldrb	r3, [r3, #1]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d006      	beq.n	8003ee4 <TSL_tkey_DebDetectStateProcess+0x58>
 8003ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8003f0c <TSL_tkey_DebDetectStateProcess+0x80>)
 8003ed8:	695b      	ldr	r3, [r3, #20]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	785a      	ldrb	r2, [r3, #1]
 8003ede:	3a01      	subs	r2, #1
 8003ee0:	b2d2      	uxtb	r2, r2
 8003ee2:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003ee4:	4b09      	ldr	r3, [pc, #36]	@ (8003f0c <TSL_tkey_DebDetectStateProcess+0x80>)
 8003ee6:	695b      	ldr	r3, [r3, #20]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	785b      	ldrb	r3, [r3, #1]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d10a      	bne.n	8003f06 <TSL_tkey_DebDetectStateProcess+0x7a>
        THIS_STATEID = TSL_STATEID_DETECT;
 8003ef0:	4b06      	ldr	r3, [pc, #24]	@ (8003f0c <TSL_tkey_DebDetectStateProcess+0x80>)
 8003ef2:	695b      	ldr	r3, [r3, #20]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	220a      	movs	r2, #10
 8003ef8:	701a      	strb	r2, [r3, #0]
}
 8003efa:	e004      	b.n	8003f06 <TSL_tkey_DebDetectStateProcess+0x7a>
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003efc:	4b03      	ldr	r3, [pc, #12]	@ (8003f0c <TSL_tkey_DebDetectStateProcess+0x80>)
 8003efe:	695b      	ldr	r3, [r3, #20]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	2202      	movs	r2, #2
 8003f04:	701a      	strb	r2, [r3, #0]
}
 8003f06:	46c0      	nop			@ (mov r8, r8)
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	20000518 	.word	0x20000518

08003f10 <TSL_tkey_DetectStateProcess>:
  * @brief  Detect state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DetectStateProcess(void)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003f14:	4b26      	ldr	r3, [pc, #152]	@ (8003fb0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003f16:	695b      	ldr	r3, [r3, #20]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	075b      	lsls	r3, r3, #29
 8003f1e:	0f9b      	lsrs	r3, r3, #30
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	001a      	movs	r2, r3
 8003f24:	2302      	movs	r3, #2
 8003f26:	4013      	ands	r3, r2
 8003f28:	d019      	beq.n	8003f5e <TSL_tkey_DetectStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8003f2a:	4b21      	ldr	r3, [pc, #132]	@ (8003fb0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	685a      	ldr	r2, [r3, #4]
 8003f30:	4b1f      	ldr	r3, [pc, #124]	@ (8003fb0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003f32:	695b      	ldr	r3, [r3, #20]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	7992      	ldrb	r2, [r2, #6]
 8003f38:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003f3a:	4b1d      	ldr	r3, [pc, #116]	@ (8003fb0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003f3c:	695b      	ldr	r3, [r3, #20]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	785b      	ldrb	r3, [r3, #1]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d105      	bne.n	8003f52 <TSL_tkey_DetectStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003f46:	4b1a      	ldr	r3, [pc, #104]	@ (8003fb0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	220d      	movs	r2, #13
 8003f4e:	701a      	strb	r2, [r3, #0]
 8003f50:	e02c      	b.n	8003fac <TSL_tkey_DetectStateProcess+0x9c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_DETECT;
 8003f52:	4b17      	ldr	r3, [pc, #92]	@ (8003fb0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003f54:	695b      	ldr	r3, [r3, #20]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2211      	movs	r2, #17
 8003f5a:	701a      	strb	r2, [r3, #0]
 8003f5c:	e026      	b.n	8003fac <TSL_tkey_DetectStateProcess+0x9c>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003f5e:	4b14      	ldr	r3, [pc, #80]	@ (8003fb0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003f60:	695b      	ldr	r3, [r3, #20]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	2208      	movs	r2, #8
 8003f66:	5e9b      	ldrsh	r3, [r3, r2]
 8003f68:	001a      	movs	r2, r3
 8003f6a:	4b11      	ldr	r3, [pc, #68]	@ (8003fb0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	785b      	ldrb	r3, [r3, #1]
 8003f72:	429a      	cmp	r2, r3
 8003f74:	dc19      	bgt.n	8003faa <TSL_tkey_DetectStateProcess+0x9a>
      }
      return;
    }
#endif

    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8003f76:	4b0e      	ldr	r3, [pc, #56]	@ (8003fb0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003f78:	695b      	ldr	r3, [r3, #20]
 8003f7a:	685a      	ldr	r2, [r3, #4]
 8003f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8003fb0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003f7e:	695b      	ldr	r3, [r3, #20]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	7952      	ldrb	r2, [r2, #5]
 8003f84:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003f86:	4b0a      	ldr	r3, [pc, #40]	@ (8003fb0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	785b      	ldrb	r3, [r3, #1]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d105      	bne.n	8003f9e <TSL_tkey_DetectStateProcess+0x8e>
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003f92:	4b07      	ldr	r3, [pc, #28]	@ (8003fb0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003f94:	695b      	ldr	r3, [r3, #20]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2202      	movs	r2, #2
 8003f9a:	701a      	strb	r2, [r3, #0]
 8003f9c:	e006      	b.n	8003fac <TSL_tkey_DetectStateProcess+0x9c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 8003f9e:	4b04      	ldr	r3, [pc, #16]	@ (8003fb0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2204      	movs	r2, #4
 8003fa6:	701a      	strb	r2, [r3, #0]
 8003fa8:	e000      	b.n	8003fac <TSL_tkey_DetectStateProcess+0x9c>
      return; // Normal operation, stay in Detect state
 8003faa:	46c0      	nop			@ (mov r8, r8)
    }

  }
}
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	20000518 	.word	0x20000518

08003fb4 <TSL_tkey_TouchStateProcess>:
  * Same as Detect state
  * @param  None
  * @retval None
  */
void TSL_tkey_TouchStateProcess(void)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003fb8:	4b26      	ldr	r3, [pc, #152]	@ (8004054 <TSL_tkey_TouchStateProcess+0xa0>)
 8003fba:	695b      	ldr	r3, [r3, #20]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	781b      	ldrb	r3, [r3, #0]
 8003fc0:	075b      	lsls	r3, r3, #29
 8003fc2:	0f9b      	lsrs	r3, r3, #30
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	001a      	movs	r2, r3
 8003fc8:	2302      	movs	r3, #2
 8003fca:	4013      	ands	r3, r2
 8003fcc:	d019      	beq.n	8004002 <TSL_tkey_TouchStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8003fce:	4b21      	ldr	r3, [pc, #132]	@ (8004054 <TSL_tkey_TouchStateProcess+0xa0>)
 8003fd0:	695b      	ldr	r3, [r3, #20]
 8003fd2:	685a      	ldr	r2, [r3, #4]
 8003fd4:	4b1f      	ldr	r3, [pc, #124]	@ (8004054 <TSL_tkey_TouchStateProcess+0xa0>)
 8003fd6:	695b      	ldr	r3, [r3, #20]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	7992      	ldrb	r2, [r2, #6]
 8003fdc:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003fde:	4b1d      	ldr	r3, [pc, #116]	@ (8004054 <TSL_tkey_TouchStateProcess+0xa0>)
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	785b      	ldrb	r3, [r3, #1]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d105      	bne.n	8003ff6 <TSL_tkey_TouchStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003fea:	4b1a      	ldr	r3, [pc, #104]	@ (8004054 <TSL_tkey_TouchStateProcess+0xa0>)
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	220d      	movs	r2, #13
 8003ff2:	701a      	strb	r2, [r3, #0]
 8003ff4:	e02c      	b.n	8004050 <TSL_tkey_TouchStateProcess+0x9c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_TOUCH;
 8003ff6:	4b17      	ldr	r3, [pc, #92]	@ (8004054 <TSL_tkey_TouchStateProcess+0xa0>)
 8003ff8:	695b      	ldr	r3, [r3, #20]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2212      	movs	r2, #18
 8003ffe:	701a      	strb	r2, [r3, #0]
 8004000:	e026      	b.n	8004050 <TSL_tkey_TouchStateProcess+0x9c>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8004002:	4b14      	ldr	r3, [pc, #80]	@ (8004054 <TSL_tkey_TouchStateProcess+0xa0>)
 8004004:	695b      	ldr	r3, [r3, #20]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	2208      	movs	r2, #8
 800400a:	5e9b      	ldrsh	r3, [r3, r2]
 800400c:	001a      	movs	r2, r3
 800400e:	4b11      	ldr	r3, [pc, #68]	@ (8004054 <TSL_tkey_TouchStateProcess+0xa0>)
 8004010:	695b      	ldr	r3, [r3, #20]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	785b      	ldrb	r3, [r3, #1]
 8004016:	429a      	cmp	r2, r3
 8004018:	dc19      	bgt.n	800404e <TSL_tkey_TouchStateProcess+0x9a>
      }
      return;
    }
#endif

    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 800401a:	4b0e      	ldr	r3, [pc, #56]	@ (8004054 <TSL_tkey_TouchStateProcess+0xa0>)
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	685a      	ldr	r2, [r3, #4]
 8004020:	4b0c      	ldr	r3, [pc, #48]	@ (8004054 <TSL_tkey_TouchStateProcess+0xa0>)
 8004022:	695b      	ldr	r3, [r3, #20]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	7952      	ldrb	r2, [r2, #5]
 8004028:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 800402a:	4b0a      	ldr	r3, [pc, #40]	@ (8004054 <TSL_tkey_TouchStateProcess+0xa0>)
 800402c:	695b      	ldr	r3, [r3, #20]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	785b      	ldrb	r3, [r3, #1]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d105      	bne.n	8004042 <TSL_tkey_TouchStateProcess+0x8e>
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004036:	4b07      	ldr	r3, [pc, #28]	@ (8004054 <TSL_tkey_TouchStateProcess+0xa0>)
 8004038:	695b      	ldr	r3, [r3, #20]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2202      	movs	r2, #2
 800403e:	701a      	strb	r2, [r3, #0]
 8004040:	e006      	b.n	8004050 <TSL_tkey_TouchStateProcess+0x9c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8004042:	4b04      	ldr	r3, [pc, #16]	@ (8004054 <TSL_tkey_TouchStateProcess+0xa0>)
 8004044:	695b      	ldr	r3, [r3, #20]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2205      	movs	r2, #5
 800404a:	701a      	strb	r2, [r3, #0]
 800404c:	e000      	b.n	8004050 <TSL_tkey_TouchStateProcess+0x9c>
      return; // Normal operation, stay in Touch state
 800404e:	46c0      	nop			@ (mov r8, r8)
    }

  }
}
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	20000518 	.word	0x20000518

08004058 <TSL_tkey_DebErrorStateProcess>:
  * @brief  Debounce error state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DebErrorStateProcess(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
  volatile TSL_StateMask_enum_T mask;

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 800405e:	4b30      	ldr	r3, [pc, #192]	@ (8004120 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8004060:	695b      	ldr	r3, [r3, #20]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	075b      	lsls	r3, r3, #29
 8004068:	0f9b      	lsrs	r3, r3, #30
 800406a:	b2db      	uxtb	r3, r3
 800406c:	001a      	movs	r2, r3
 800406e:	2302      	movs	r3, #2
 8004070:	4013      	ands	r3, r2
 8004072:	d018      	beq.n	80040a6 <TSL_tkey_DebErrorStateProcess+0x4e>
  {
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004074:	4b2a      	ldr	r3, [pc, #168]	@ (8004120 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8004076:	695b      	ldr	r3, [r3, #20]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	785b      	ldrb	r3, [r3, #1]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d006      	beq.n	800408e <TSL_tkey_DebErrorStateProcess+0x36>
 8004080:	4b27      	ldr	r3, [pc, #156]	@ (8004120 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8004082:	695b      	ldr	r3, [r3, #20]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	785a      	ldrb	r2, [r3, #1]
 8004088:	3a01      	subs	r2, #1
 800408a:	b2d2      	uxtb	r2, r2
 800408c:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 800408e:	4b24      	ldr	r3, [pc, #144]	@ (8004120 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8004090:	695b      	ldr	r3, [r3, #20]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	785b      	ldrb	r3, [r3, #1]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d13d      	bne.n	8004116 <TSL_tkey_DebErrorStateProcess+0xbe>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 800409a:	4b21      	ldr	r3, [pc, #132]	@ (8004120 <TSL_tkey_DebErrorStateProcess+0xc8>)
 800409c:	695b      	ldr	r3, [r3, #20]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	220d      	movs	r2, #13
 80040a2:	701a      	strb	r2, [r3, #0]
      default:
        TSL_tkey_SetStateCalibration(0);
        break;
    }
  }
}
 80040a4:	e037      	b.n	8004116 <TSL_tkey_DebErrorStateProcess+0xbe>
    mask = TSL_tkey_GetStateMask();
 80040a6:	f7ff fcef 	bl	8003a88 <TSL_tkey_GetStateMask>
 80040aa:	0003      	movs	r3, r0
 80040ac:	001a      	movs	r2, r3
 80040ae:	1dfb      	adds	r3, r7, #7
 80040b0:	701a      	strb	r2, [r3, #0]
    mask &= (TSL_StateMask_enum_T)(~(TSL_STATE_DEBOUNCE_BIT_MASK | TSL_STATE_ERROR_BIT_MASK));
 80040b2:	1dfb      	adds	r3, r7, #7
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	225f      	movs	r2, #95	@ 0x5f
 80040ba:	4013      	ands	r3, r2
 80040bc:	b2da      	uxtb	r2, r3
 80040be:	1dfb      	adds	r3, r7, #7
 80040c0:	701a      	strb	r2, [r3, #0]
    switch (mask)
 80040c2:	1dfb      	adds	r3, r7, #7
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	2b08      	cmp	r3, #8
 80040ca:	d01a      	beq.n	8004102 <TSL_tkey_DebErrorStateProcess+0xaa>
 80040cc:	dc1f      	bgt.n	800410e <TSL_tkey_DebErrorStateProcess+0xb6>
 80040ce:	2b04      	cmp	r3, #4
 80040d0:	d011      	beq.n	80040f6 <TSL_tkey_DebErrorStateProcess+0x9e>
 80040d2:	dc1c      	bgt.n	800410e <TSL_tkey_DebErrorStateProcess+0xb6>
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d002      	beq.n	80040de <TSL_tkey_DebErrorStateProcess+0x86>
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d006      	beq.n	80040ea <TSL_tkey_DebErrorStateProcess+0x92>
 80040dc:	e017      	b.n	800410e <TSL_tkey_DebErrorStateProcess+0xb6>
        THIS_STATEID = TSL_STATEID_RELEASE;
 80040de:	4b10      	ldr	r3, [pc, #64]	@ (8004120 <TSL_tkey_DebErrorStateProcess+0xc8>)
 80040e0:	695b      	ldr	r3, [r3, #20]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2202      	movs	r2, #2
 80040e6:	701a      	strb	r2, [r3, #0]
        break;
 80040e8:	e015      	b.n	8004116 <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_PROX;
 80040ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004120 <TSL_tkey_DebErrorStateProcess+0xc8>)
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	2206      	movs	r2, #6
 80040f2:	701a      	strb	r2, [r3, #0]
        break;
 80040f4:	e00f      	b.n	8004116 <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_DETECT;
 80040f6:	4b0a      	ldr	r3, [pc, #40]	@ (8004120 <TSL_tkey_DebErrorStateProcess+0xc8>)
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	220a      	movs	r2, #10
 80040fe:	701a      	strb	r2, [r3, #0]
        break;
 8004100:	e009      	b.n	8004116 <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_TOUCH;
 8004102:	4b07      	ldr	r3, [pc, #28]	@ (8004120 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	220c      	movs	r2, #12
 800410a:	701a      	strb	r2, [r3, #0]
        break;
 800410c:	e003      	b.n	8004116 <TSL_tkey_DebErrorStateProcess+0xbe>
        TSL_tkey_SetStateCalibration(0);
 800410e:	2000      	movs	r0, #0
 8004110:	f7ff fc70 	bl	80039f4 <TSL_tkey_SetStateCalibration>
        break;
 8004114:	46c0      	nop			@ (mov r8, r8)
}
 8004116:	46c0      	nop			@ (mov r8, r8)
 8004118:	46bd      	mov	sp, r7
 800411a:	b002      	add	sp, #8
 800411c:	bd80      	pop	{r7, pc}
 800411e:	46c0      	nop			@ (mov r8, r8)
 8004120:	20000518 	.word	0x20000518

08004124 <MX_TOUCHSENSING_Init>:
/* USER CODE BEGIN 2 */
/* USER CODE END 2 */

/* TOUCHSENSING init function */
void MX_TOUCHSENSING_Init(void)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	af00      	add	r7, sp, #0
/***************************************/
   /**
  */

  tsl_user_Init();
 8004128:	f000 f804 	bl	8004134 <tsl_user_Init>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800412c:	46c0      	nop			@ (mov r8, r8)
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
	...

08004134 <tsl_user_Init>:
  * @brief  Initialize the STMTouch Driver
  * @param  None
  * @retval None
  */
void tsl_user_Init(void)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	af00      	add	r7, sp, #0
  TSL_obj_GroupInit(&MyObjGroup); /* Init Objects */
 8004138:	4b06      	ldr	r3, [pc, #24]	@ (8004154 <tsl_user_Init+0x20>)
 800413a:	0018      	movs	r0, r3
 800413c:	f7ff fa86 	bl	800364c <TSL_obj_GroupInit>

  TSL_Init(MyBanks); /* Init acquisition module */
 8004140:	4b05      	ldr	r3, [pc, #20]	@ (8004158 <tsl_user_Init+0x24>)
 8004142:	0018      	movs	r0, r3
 8004144:	f7fe fd7a 	bl	8002c3c <TSL_Init>

  tsl_user_SetThresholds(); /* Init thresholds for each object individually (optional) */
 8004148:	f000 f8aa 	bl	80042a0 <tsl_user_SetThresholds>
}
 800414c:	46c0      	nop			@ (mov r8, r8)
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	46c0      	nop			@ (mov r8, r8)
 8004154:	2000000c 	.word	0x2000000c
 8004158:	08005284 	.word	0x08005284

0800415c <tsl_user_Exec>:
  * @brief  Execute STMTouch Driver main State machine
  * @param  None
  * @retval status Return TSL_STATUS_OK if the acquisition is done
  */
tsl_user_status_t tsl_user_Exec(void)
{
 800415c:	b590      	push	{r4, r7, lr}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
  static uint32_t idx_bank = 0;
  static uint32_t config_done = 0;
  tsl_user_status_t status = TSL_USER_STATUS_BUSY;
 8004162:	1dfb      	adds	r3, r7, #7
 8004164:	2200      	movs	r2, #0
 8004166:	701a      	strb	r2, [r3, #0]

  /* Configure and start bank acquisition */
  if (!config_done)
 8004168:	4b31      	ldr	r3, [pc, #196]	@ (8004230 <tsl_user_Exec+0xd4>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d10a      	bne.n	8004186 <tsl_user_Exec+0x2a>
  {
/* USER CODE BEGIN not config_done start*/

/* USER CODE END not config_done start*/
    TSL_acq_BankConfig(idx_bank);
 8004170:	4b30      	ldr	r3, [pc, #192]	@ (8004234 <tsl_user_Exec+0xd8>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	b2db      	uxtb	r3, r3
 8004176:	0018      	movs	r0, r3
 8004178:	f7fe ff20 	bl	8002fbc <TSL_acq_BankConfig>
    TSL_acq_BankStartAcq();
 800417c:	f7fe ff8a 	bl	8003094 <TSL_acq_BankStartAcq>
    config_done = 1;
 8004180:	4b2b      	ldr	r3, [pc, #172]	@ (8004230 <tsl_user_Exec+0xd4>)
 8004182:	2201      	movs	r2, #1
 8004184:	601a      	str	r2, [r3, #0]

/* USER CODE END not config_done */
  }

  /* Check end of acquisition (polling mode) and read result */
  if (TSL_acq_BankWaitEOC() == TSL_STATUS_OK)
 8004186:	f7fe ffc5 	bl	8003114 <TSL_acq_BankWaitEOC>
 800418a:	1e03      	subs	r3, r0, #0
 800418c:	d11a      	bne.n	80041c4 <tsl_user_Exec+0x68>
  {
/* USER CODE BEGIN end of acquisition start*/
	  MyTKeys[0].p_ChD->Delta = MyTKeys[0].p_ChD->Delta/3;
 800418e:	4b2a      	ldr	r3, [pc, #168]	@ (8004238 <tsl_user_Exec+0xdc>)
 8004190:	2208      	movs	r2, #8
 8004192:	5e9b      	ldrsh	r3, [r3, r2]
 8004194:	4c28      	ldr	r4, [pc, #160]	@ (8004238 <tsl_user_Exec+0xdc>)
 8004196:	2103      	movs	r1, #3
 8004198:	0018      	movs	r0, r3
 800419a:	f7fc f849 	bl	8000230 <__divsi3>
 800419e:	0003      	movs	r3, r0
 80041a0:	b21b      	sxth	r3, r3
 80041a2:	8123      	strh	r3, [r4, #8]
/* USER CODE END end of acquisition start*/
    STMSTUDIO_LOCK;
    TSL_acq_BankGetResult(idx_bank, 0, 0);
 80041a4:	4b23      	ldr	r3, [pc, #140]	@ (8004234 <tsl_user_Exec+0xd8>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2200      	movs	r2, #0
 80041ac:	2100      	movs	r1, #0
 80041ae:	0018      	movs	r0, r3
 80041b0:	f7fe fd72 	bl	8002c98 <TSL_acq_BankGetResult>
    STMSTUDIO_UNLOCK;
    idx_bank++; /* Next bank */
 80041b4:	4b1f      	ldr	r3, [pc, #124]	@ (8004234 <tsl_user_Exec+0xd8>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	1c5a      	adds	r2, r3, #1
 80041ba:	4b1e      	ldr	r3, [pc, #120]	@ (8004234 <tsl_user_Exec+0xd8>)
 80041bc:	601a      	str	r2, [r3, #0]
    config_done = 0;
 80041be:	4b1c      	ldr	r3, [pc, #112]	@ (8004230 <tsl_user_Exec+0xd4>)
 80041c0:	2200      	movs	r2, #0
 80041c2:	601a      	str	r2, [r3, #0]
  }

  /* Process objects, DxS and ECS
     Check if all banks have been acquired
  */
  if (idx_bank > TSLPRM_TOTAL_BANKS-1)
 80041c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004234 <tsl_user_Exec+0xd8>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d028      	beq.n	800421e <tsl_user_Exec+0xc2>
  {
/* USER CODE BEGIN before reset*/

/* USER CODE END before reset*/
    /* Reset flags for next banks acquisition */
    idx_bank = 0;
 80041cc:	4b19      	ldr	r3, [pc, #100]	@ (8004234 <tsl_user_Exec+0xd8>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	601a      	str	r2, [r3, #0]
    config_done = 0;
 80041d2:	4b17      	ldr	r3, [pc, #92]	@ (8004230 <tsl_user_Exec+0xd4>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]

    /* Process Objects */
    TSL_obj_GroupProcess(&MyObjGroup);
 80041d8:	4b18      	ldr	r3, [pc, #96]	@ (800423c <tsl_user_Exec+0xe0>)
 80041da:	0018      	movs	r0, r3
 80041dc:	f7ff fa92 	bl	8003704 <TSL_obj_GroupProcess>

    /* DxS processing (if TSLPRM_USE_DXS option is set) */
    TSL_dxs_FirstObj(&MyObjGroup);
 80041e0:	4b16      	ldr	r3, [pc, #88]	@ (800423c <tsl_user_Exec+0xe0>)
 80041e2:	0018      	movs	r0, r3
 80041e4:	f7ff f82f 	bl	8003246 <TSL_dxs_FirstObj>

    /* ECS every TSLPRM_ECS_DELAY (in ms) */
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &ECSLastTick) == TSL_STATUS_OK)
 80041e8:	4a15      	ldr	r2, [pc, #84]	@ (8004240 <tsl_user_Exec+0xe4>)
 80041ea:	23fa      	movs	r3, #250	@ 0xfa
 80041ec:	005b      	lsls	r3, r3, #1
 80041ee:	0011      	movs	r1, r2
 80041f0:	0018      	movs	r0, r3
 80041f2:	f7ff fb27 	bl	8003844 <TSL_tim_CheckDelay_ms>
 80041f6:	1e03      	subs	r3, r0, #0
 80041f8:	d10d      	bne.n	8004216 <tsl_user_Exec+0xba>
    {
      if (TSL_ecs_Process(&MyObjGroup) == TSL_STATUS_OK)
 80041fa:	4b10      	ldr	r3, [pc, #64]	@ (800423c <tsl_user_Exec+0xe0>)
 80041fc:	0018      	movs	r0, r3
 80041fe:	f7ff f9b5 	bl	800356c <TSL_ecs_Process>
 8004202:	1e03      	subs	r3, r0, #0
 8004204:	d103      	bne.n	800420e <tsl_user_Exec+0xb2>
      {
        status = TSL_USER_STATUS_OK_ECS_ON;
 8004206:	1dfb      	adds	r3, r7, #7
 8004208:	2202      	movs	r2, #2
 800420a:	701a      	strb	r2, [r3, #0]
 800420c:	e00a      	b.n	8004224 <tsl_user_Exec+0xc8>
      }
      else
      {
        status = TSL_USER_STATUS_OK_ECS_OFF;
 800420e:	1dfb      	adds	r3, r7, #7
 8004210:	2203      	movs	r2, #3
 8004212:	701a      	strb	r2, [r3, #0]
 8004214:	e006      	b.n	8004224 <tsl_user_Exec+0xc8>
      }
    }
    else
    {
      status = TSL_USER_STATUS_OK_NO_ECS;
 8004216:	1dfb      	adds	r3, r7, #7
 8004218:	2201      	movs	r2, #1
 800421a:	701a      	strb	r2, [r3, #0]
 800421c:	e002      	b.n	8004224 <tsl_user_Exec+0xc8>

/* USER CODE END Process objects */
  }
  else
  {
    status = TSL_USER_STATUS_BUSY;
 800421e:	1dfb      	adds	r3, r7, #7
 8004220:	2200      	movs	r2, #0
 8004222:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN TSL_USER_STATUS_BUSY */

/* USER CODE END TSL_USER_STATUS_BUSY */
  }

  return status;
 8004224:	1dfb      	adds	r3, r7, #7
 8004226:	781b      	ldrb	r3, [r3, #0]
}
 8004228:	0018      	movs	r0, r3
 800422a:	46bd      	mov	sp, r7
 800422c:	b003      	add	sp, #12
 800422e:	bd90      	pop	{r4, r7, pc}
 8004230:	20000584 	.word	0x20000584
 8004234:	20000588 	.word	0x20000588
 8004238:	20000534 	.word	0x20000534
 800423c:	2000000c 	.word	0x2000000c
 8004240:	2000057a 	.word	0x2000057a

08004244 <HAL_TSC_ConvCpltCallback>:
  * @param  htsc: pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval None
  */
void HAL_TSC_ConvCpltCallback(TSC_HandleTypeDef* htsc)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL_TSC_ConvCpltCallback start*/

/* USER CODE END HAL_TSC_ConvCpltCallback start*/
  TSL_acq_BankGetResult(idx_bank_it, 0, 0);
 800424c:	4b12      	ldr	r3, [pc, #72]	@ (8004298 <HAL_TSC_ConvCpltCallback+0x54>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	b2db      	uxtb	r3, r3
 8004252:	2200      	movs	r2, #0
 8004254:	2100      	movs	r1, #0
 8004256:	0018      	movs	r0, r3
 8004258:	f7fe fd1e 	bl	8002c98 <TSL_acq_BankGetResult>
  idx_bank_it++;
 800425c:	4b0e      	ldr	r3, [pc, #56]	@ (8004298 <HAL_TSC_ConvCpltCallback+0x54>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	1c5a      	adds	r2, r3, #1
 8004262:	4b0d      	ldr	r3, [pc, #52]	@ (8004298 <HAL_TSC_ConvCpltCallback+0x54>)
 8004264:	601a      	str	r2, [r3, #0]
  if (idx_bank_it > TSLPRM_TOTAL_BANKS-1)
 8004266:	4b0c      	ldr	r3, [pc, #48]	@ (8004298 <HAL_TSC_ConvCpltCallback+0x54>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d008      	beq.n	8004280 <HAL_TSC_ConvCpltCallback+0x3c>
  {
    // End of all banks acquisition, restart bank 0 in while(1) loop (This is a choice)
    idx_bank_it=0;
 800426e:	4b0a      	ldr	r3, [pc, #40]	@ (8004298 <HAL_TSC_ConvCpltCallback+0x54>)
 8004270:	2200      	movs	r2, #0
 8004272:	601a      	str	r2, [r3, #0]
    acq_done_it++;
 8004274:	4b09      	ldr	r3, [pc, #36]	@ (800429c <HAL_TSC_ConvCpltCallback+0x58>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	1c5a      	adds	r2, r3, #1
 800427a:	4b08      	ldr	r3, [pc, #32]	@ (800429c <HAL_TSC_ConvCpltCallback+0x58>)
 800427c:	601a      	str	r2, [r3, #0]
    TSL_acq_BankStartAcq_IT();
  }
/* USER CODE BEGIN HAL_TSC_ConvCpltCallback*/

/* USER CODE END HAL_TSC_ConvCpltCallback*/
}
 800427e:	e007      	b.n	8004290 <HAL_TSC_ConvCpltCallback+0x4c>
    TSL_acq_BankConfig(idx_bank_it);
 8004280:	4b05      	ldr	r3, [pc, #20]	@ (8004298 <HAL_TSC_ConvCpltCallback+0x54>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	b2db      	uxtb	r3, r3
 8004286:	0018      	movs	r0, r3
 8004288:	f7fe fe98 	bl	8002fbc <TSL_acq_BankConfig>
    TSL_acq_BankStartAcq_IT();
 800428c:	f7fe ff22 	bl	80030d4 <TSL_acq_BankStartAcq_IT>
}
 8004290:	46c0      	nop			@ (mov r8, r8)
 8004292:	46bd      	mov	sp, r7
 8004294:	b002      	add	sp, #8
 8004296:	bd80      	pop	{r7, pc}
 8004298:	2000057c 	.word	0x2000057c
 800429c:	20000580 	.word	0x20000580

080042a0 <tsl_user_SetThresholds>:
  * @brief  Set thresholds for each object (optional).
  * @param  None
  * @retval None
  */
void tsl_user_SetThresholds(void)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	af00      	add	r7, sp, #0
  /* Example: Decrease the Detect thresholds for the TKEY 0
  MyTKeys_Param[0].DetectInTh -= 10;
  MyTKeys_Param[0].DetectOutTh -= 10;
  */
/* USER CODE END Tsl_user_SetThresholds */
  }
 80042a4:	46c0      	nop			@ (mov r8, r8)
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <MyTKeys_ErrorStateProcess>:
  * @brief  Executed when a sensor is in Error state
  * @param  None
  * @retval None
  */
  void MyTKeys_ErrorStateProcess(void)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MyTKeys_ErrorStateProcess */
  /* Add here your own processing when a sensor is in Error state */
/* USER CODE END MyTKeys_ErrorStateProcess */
}
 80042ae:	46c0      	nop			@ (mov r8, r8)
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <MyTKeys_OffStateProcess>:
  * @brief  Executed when a sensor is in Off state
  * @param  None
  * @retval None
  */
void MyTKeys_OffStateProcess(void)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MyTKeys_OffStateProcess */
  /* Add here your own processing when a sensor is in Off state */
/* USER CODE END MyTKeys_OffStateProcess */
}
 80042b8:	46c0      	nop			@ (mov r8, r8)
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
	...

080042c0 <std>:
 80042c0:	2300      	movs	r3, #0
 80042c2:	b510      	push	{r4, lr}
 80042c4:	0004      	movs	r4, r0
 80042c6:	6003      	str	r3, [r0, #0]
 80042c8:	6043      	str	r3, [r0, #4]
 80042ca:	6083      	str	r3, [r0, #8]
 80042cc:	8181      	strh	r1, [r0, #12]
 80042ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80042d0:	81c2      	strh	r2, [r0, #14]
 80042d2:	6103      	str	r3, [r0, #16]
 80042d4:	6143      	str	r3, [r0, #20]
 80042d6:	6183      	str	r3, [r0, #24]
 80042d8:	0019      	movs	r1, r3
 80042da:	2208      	movs	r2, #8
 80042dc:	305c      	adds	r0, #92	@ 0x5c
 80042de:	f000 f919 	bl	8004514 <memset>
 80042e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004310 <std+0x50>)
 80042e4:	6224      	str	r4, [r4, #32]
 80042e6:	6263      	str	r3, [r4, #36]	@ 0x24
 80042e8:	4b0a      	ldr	r3, [pc, #40]	@ (8004314 <std+0x54>)
 80042ea:	62a3      	str	r3, [r4, #40]	@ 0x28
 80042ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004318 <std+0x58>)
 80042ee:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80042f0:	4b0a      	ldr	r3, [pc, #40]	@ (800431c <std+0x5c>)
 80042f2:	6323      	str	r3, [r4, #48]	@ 0x30
 80042f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004320 <std+0x60>)
 80042f6:	429c      	cmp	r4, r3
 80042f8:	d005      	beq.n	8004306 <std+0x46>
 80042fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004324 <std+0x64>)
 80042fc:	429c      	cmp	r4, r3
 80042fe:	d002      	beq.n	8004306 <std+0x46>
 8004300:	4b09      	ldr	r3, [pc, #36]	@ (8004328 <std+0x68>)
 8004302:	429c      	cmp	r4, r3
 8004304:	d103      	bne.n	800430e <std+0x4e>
 8004306:	0020      	movs	r0, r4
 8004308:	3058      	adds	r0, #88	@ 0x58
 800430a:	f000 f983 	bl	8004614 <__retarget_lock_init_recursive>
 800430e:	bd10      	pop	{r4, pc}
 8004310:	0800447d 	.word	0x0800447d
 8004314:	080044a5 	.word	0x080044a5
 8004318:	080044dd 	.word	0x080044dd
 800431c:	08004509 	.word	0x08004509
 8004320:	2000058c 	.word	0x2000058c
 8004324:	200005f4 	.word	0x200005f4
 8004328:	2000065c 	.word	0x2000065c

0800432c <stdio_exit_handler>:
 800432c:	b510      	push	{r4, lr}
 800432e:	4a03      	ldr	r2, [pc, #12]	@ (800433c <stdio_exit_handler+0x10>)
 8004330:	4903      	ldr	r1, [pc, #12]	@ (8004340 <stdio_exit_handler+0x14>)
 8004332:	4804      	ldr	r0, [pc, #16]	@ (8004344 <stdio_exit_handler+0x18>)
 8004334:	f000 f86c 	bl	8004410 <_fwalk_sglue>
 8004338:	bd10      	pop	{r4, pc}
 800433a:	46c0      	nop			@ (mov r8, r8)
 800433c:	2000002c 	.word	0x2000002c
 8004340:	08004ea5 	.word	0x08004ea5
 8004344:	2000003c 	.word	0x2000003c

08004348 <cleanup_stdio>:
 8004348:	6841      	ldr	r1, [r0, #4]
 800434a:	4b0b      	ldr	r3, [pc, #44]	@ (8004378 <cleanup_stdio+0x30>)
 800434c:	b510      	push	{r4, lr}
 800434e:	0004      	movs	r4, r0
 8004350:	4299      	cmp	r1, r3
 8004352:	d001      	beq.n	8004358 <cleanup_stdio+0x10>
 8004354:	f000 fda6 	bl	8004ea4 <_fflush_r>
 8004358:	68a1      	ldr	r1, [r4, #8]
 800435a:	4b08      	ldr	r3, [pc, #32]	@ (800437c <cleanup_stdio+0x34>)
 800435c:	4299      	cmp	r1, r3
 800435e:	d002      	beq.n	8004366 <cleanup_stdio+0x1e>
 8004360:	0020      	movs	r0, r4
 8004362:	f000 fd9f 	bl	8004ea4 <_fflush_r>
 8004366:	68e1      	ldr	r1, [r4, #12]
 8004368:	4b05      	ldr	r3, [pc, #20]	@ (8004380 <cleanup_stdio+0x38>)
 800436a:	4299      	cmp	r1, r3
 800436c:	d002      	beq.n	8004374 <cleanup_stdio+0x2c>
 800436e:	0020      	movs	r0, r4
 8004370:	f000 fd98 	bl	8004ea4 <_fflush_r>
 8004374:	bd10      	pop	{r4, pc}
 8004376:	46c0      	nop			@ (mov r8, r8)
 8004378:	2000058c 	.word	0x2000058c
 800437c:	200005f4 	.word	0x200005f4
 8004380:	2000065c 	.word	0x2000065c

08004384 <global_stdio_init.part.0>:
 8004384:	b510      	push	{r4, lr}
 8004386:	4b09      	ldr	r3, [pc, #36]	@ (80043ac <global_stdio_init.part.0+0x28>)
 8004388:	4a09      	ldr	r2, [pc, #36]	@ (80043b0 <global_stdio_init.part.0+0x2c>)
 800438a:	2104      	movs	r1, #4
 800438c:	601a      	str	r2, [r3, #0]
 800438e:	4809      	ldr	r0, [pc, #36]	@ (80043b4 <global_stdio_init.part.0+0x30>)
 8004390:	2200      	movs	r2, #0
 8004392:	f7ff ff95 	bl	80042c0 <std>
 8004396:	2201      	movs	r2, #1
 8004398:	2109      	movs	r1, #9
 800439a:	4807      	ldr	r0, [pc, #28]	@ (80043b8 <global_stdio_init.part.0+0x34>)
 800439c:	f7ff ff90 	bl	80042c0 <std>
 80043a0:	2202      	movs	r2, #2
 80043a2:	2112      	movs	r1, #18
 80043a4:	4805      	ldr	r0, [pc, #20]	@ (80043bc <global_stdio_init.part.0+0x38>)
 80043a6:	f7ff ff8b 	bl	80042c0 <std>
 80043aa:	bd10      	pop	{r4, pc}
 80043ac:	200006c4 	.word	0x200006c4
 80043b0:	0800432d 	.word	0x0800432d
 80043b4:	2000058c 	.word	0x2000058c
 80043b8:	200005f4 	.word	0x200005f4
 80043bc:	2000065c 	.word	0x2000065c

080043c0 <__sfp_lock_acquire>:
 80043c0:	b510      	push	{r4, lr}
 80043c2:	4802      	ldr	r0, [pc, #8]	@ (80043cc <__sfp_lock_acquire+0xc>)
 80043c4:	f000 f927 	bl	8004616 <__retarget_lock_acquire_recursive>
 80043c8:	bd10      	pop	{r4, pc}
 80043ca:	46c0      	nop			@ (mov r8, r8)
 80043cc:	200006cd 	.word	0x200006cd

080043d0 <__sfp_lock_release>:
 80043d0:	b510      	push	{r4, lr}
 80043d2:	4802      	ldr	r0, [pc, #8]	@ (80043dc <__sfp_lock_release+0xc>)
 80043d4:	f000 f920 	bl	8004618 <__retarget_lock_release_recursive>
 80043d8:	bd10      	pop	{r4, pc}
 80043da:	46c0      	nop			@ (mov r8, r8)
 80043dc:	200006cd 	.word	0x200006cd

080043e0 <__sinit>:
 80043e0:	b510      	push	{r4, lr}
 80043e2:	0004      	movs	r4, r0
 80043e4:	f7ff ffec 	bl	80043c0 <__sfp_lock_acquire>
 80043e8:	6a23      	ldr	r3, [r4, #32]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d002      	beq.n	80043f4 <__sinit+0x14>
 80043ee:	f7ff ffef 	bl	80043d0 <__sfp_lock_release>
 80043f2:	bd10      	pop	{r4, pc}
 80043f4:	4b04      	ldr	r3, [pc, #16]	@ (8004408 <__sinit+0x28>)
 80043f6:	6223      	str	r3, [r4, #32]
 80043f8:	4b04      	ldr	r3, [pc, #16]	@ (800440c <__sinit+0x2c>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d1f6      	bne.n	80043ee <__sinit+0xe>
 8004400:	f7ff ffc0 	bl	8004384 <global_stdio_init.part.0>
 8004404:	e7f3      	b.n	80043ee <__sinit+0xe>
 8004406:	46c0      	nop			@ (mov r8, r8)
 8004408:	08004349 	.word	0x08004349
 800440c:	200006c4 	.word	0x200006c4

08004410 <_fwalk_sglue>:
 8004410:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004412:	0014      	movs	r4, r2
 8004414:	2600      	movs	r6, #0
 8004416:	9000      	str	r0, [sp, #0]
 8004418:	9101      	str	r1, [sp, #4]
 800441a:	68a5      	ldr	r5, [r4, #8]
 800441c:	6867      	ldr	r7, [r4, #4]
 800441e:	3f01      	subs	r7, #1
 8004420:	d504      	bpl.n	800442c <_fwalk_sglue+0x1c>
 8004422:	6824      	ldr	r4, [r4, #0]
 8004424:	2c00      	cmp	r4, #0
 8004426:	d1f8      	bne.n	800441a <_fwalk_sglue+0xa>
 8004428:	0030      	movs	r0, r6
 800442a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800442c:	89ab      	ldrh	r3, [r5, #12]
 800442e:	2b01      	cmp	r3, #1
 8004430:	d908      	bls.n	8004444 <_fwalk_sglue+0x34>
 8004432:	220e      	movs	r2, #14
 8004434:	5eab      	ldrsh	r3, [r5, r2]
 8004436:	3301      	adds	r3, #1
 8004438:	d004      	beq.n	8004444 <_fwalk_sglue+0x34>
 800443a:	0029      	movs	r1, r5
 800443c:	9800      	ldr	r0, [sp, #0]
 800443e:	9b01      	ldr	r3, [sp, #4]
 8004440:	4798      	blx	r3
 8004442:	4306      	orrs	r6, r0
 8004444:	3568      	adds	r5, #104	@ 0x68
 8004446:	e7ea      	b.n	800441e <_fwalk_sglue+0xe>

08004448 <iprintf>:
 8004448:	b40f      	push	{r0, r1, r2, r3}
 800444a:	b507      	push	{r0, r1, r2, lr}
 800444c:	4905      	ldr	r1, [pc, #20]	@ (8004464 <iprintf+0x1c>)
 800444e:	ab04      	add	r3, sp, #16
 8004450:	6808      	ldr	r0, [r1, #0]
 8004452:	cb04      	ldmia	r3!, {r2}
 8004454:	6881      	ldr	r1, [r0, #8]
 8004456:	9301      	str	r3, [sp, #4]
 8004458:	f000 fa04 	bl	8004864 <_vfiprintf_r>
 800445c:	b003      	add	sp, #12
 800445e:	bc08      	pop	{r3}
 8004460:	b004      	add	sp, #16
 8004462:	4718      	bx	r3
 8004464:	20000038 	.word	0x20000038

08004468 <putchar>:
 8004468:	b510      	push	{r4, lr}
 800446a:	4b03      	ldr	r3, [pc, #12]	@ (8004478 <putchar+0x10>)
 800446c:	0001      	movs	r1, r0
 800446e:	6818      	ldr	r0, [r3, #0]
 8004470:	6882      	ldr	r2, [r0, #8]
 8004472:	f000 fd42 	bl	8004efa <_putc_r>
 8004476:	bd10      	pop	{r4, pc}
 8004478:	20000038 	.word	0x20000038

0800447c <__sread>:
 800447c:	b570      	push	{r4, r5, r6, lr}
 800447e:	000c      	movs	r4, r1
 8004480:	250e      	movs	r5, #14
 8004482:	5f49      	ldrsh	r1, [r1, r5]
 8004484:	f000 f874 	bl	8004570 <_read_r>
 8004488:	2800      	cmp	r0, #0
 800448a:	db03      	blt.n	8004494 <__sread+0x18>
 800448c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800448e:	181b      	adds	r3, r3, r0
 8004490:	6563      	str	r3, [r4, #84]	@ 0x54
 8004492:	bd70      	pop	{r4, r5, r6, pc}
 8004494:	89a3      	ldrh	r3, [r4, #12]
 8004496:	4a02      	ldr	r2, [pc, #8]	@ (80044a0 <__sread+0x24>)
 8004498:	4013      	ands	r3, r2
 800449a:	81a3      	strh	r3, [r4, #12]
 800449c:	e7f9      	b.n	8004492 <__sread+0x16>
 800449e:	46c0      	nop			@ (mov r8, r8)
 80044a0:	ffffefff 	.word	0xffffefff

080044a4 <__swrite>:
 80044a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044a6:	001f      	movs	r7, r3
 80044a8:	898b      	ldrh	r3, [r1, #12]
 80044aa:	0005      	movs	r5, r0
 80044ac:	000c      	movs	r4, r1
 80044ae:	0016      	movs	r6, r2
 80044b0:	05db      	lsls	r3, r3, #23
 80044b2:	d505      	bpl.n	80044c0 <__swrite+0x1c>
 80044b4:	230e      	movs	r3, #14
 80044b6:	5ec9      	ldrsh	r1, [r1, r3]
 80044b8:	2200      	movs	r2, #0
 80044ba:	2302      	movs	r3, #2
 80044bc:	f000 f844 	bl	8004548 <_lseek_r>
 80044c0:	89a3      	ldrh	r3, [r4, #12]
 80044c2:	4a05      	ldr	r2, [pc, #20]	@ (80044d8 <__swrite+0x34>)
 80044c4:	0028      	movs	r0, r5
 80044c6:	4013      	ands	r3, r2
 80044c8:	81a3      	strh	r3, [r4, #12]
 80044ca:	0032      	movs	r2, r6
 80044cc:	230e      	movs	r3, #14
 80044ce:	5ee1      	ldrsh	r1, [r4, r3]
 80044d0:	003b      	movs	r3, r7
 80044d2:	f000 f861 	bl	8004598 <_write_r>
 80044d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044d8:	ffffefff 	.word	0xffffefff

080044dc <__sseek>:
 80044dc:	b570      	push	{r4, r5, r6, lr}
 80044de:	000c      	movs	r4, r1
 80044e0:	250e      	movs	r5, #14
 80044e2:	5f49      	ldrsh	r1, [r1, r5]
 80044e4:	f000 f830 	bl	8004548 <_lseek_r>
 80044e8:	89a3      	ldrh	r3, [r4, #12]
 80044ea:	1c42      	adds	r2, r0, #1
 80044ec:	d103      	bne.n	80044f6 <__sseek+0x1a>
 80044ee:	4a05      	ldr	r2, [pc, #20]	@ (8004504 <__sseek+0x28>)
 80044f0:	4013      	ands	r3, r2
 80044f2:	81a3      	strh	r3, [r4, #12]
 80044f4:	bd70      	pop	{r4, r5, r6, pc}
 80044f6:	2280      	movs	r2, #128	@ 0x80
 80044f8:	0152      	lsls	r2, r2, #5
 80044fa:	4313      	orrs	r3, r2
 80044fc:	81a3      	strh	r3, [r4, #12]
 80044fe:	6560      	str	r0, [r4, #84]	@ 0x54
 8004500:	e7f8      	b.n	80044f4 <__sseek+0x18>
 8004502:	46c0      	nop			@ (mov r8, r8)
 8004504:	ffffefff 	.word	0xffffefff

08004508 <__sclose>:
 8004508:	b510      	push	{r4, lr}
 800450a:	230e      	movs	r3, #14
 800450c:	5ec9      	ldrsh	r1, [r1, r3]
 800450e:	f000 f809 	bl	8004524 <_close_r>
 8004512:	bd10      	pop	{r4, pc}

08004514 <memset>:
 8004514:	0003      	movs	r3, r0
 8004516:	1882      	adds	r2, r0, r2
 8004518:	4293      	cmp	r3, r2
 800451a:	d100      	bne.n	800451e <memset+0xa>
 800451c:	4770      	bx	lr
 800451e:	7019      	strb	r1, [r3, #0]
 8004520:	3301      	adds	r3, #1
 8004522:	e7f9      	b.n	8004518 <memset+0x4>

08004524 <_close_r>:
 8004524:	2300      	movs	r3, #0
 8004526:	b570      	push	{r4, r5, r6, lr}
 8004528:	4d06      	ldr	r5, [pc, #24]	@ (8004544 <_close_r+0x20>)
 800452a:	0004      	movs	r4, r0
 800452c:	0008      	movs	r0, r1
 800452e:	602b      	str	r3, [r5, #0]
 8004530:	f7fc fb29 	bl	8000b86 <_close>
 8004534:	1c43      	adds	r3, r0, #1
 8004536:	d103      	bne.n	8004540 <_close_r+0x1c>
 8004538:	682b      	ldr	r3, [r5, #0]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d000      	beq.n	8004540 <_close_r+0x1c>
 800453e:	6023      	str	r3, [r4, #0]
 8004540:	bd70      	pop	{r4, r5, r6, pc}
 8004542:	46c0      	nop			@ (mov r8, r8)
 8004544:	200006c8 	.word	0x200006c8

08004548 <_lseek_r>:
 8004548:	b570      	push	{r4, r5, r6, lr}
 800454a:	0004      	movs	r4, r0
 800454c:	0008      	movs	r0, r1
 800454e:	0011      	movs	r1, r2
 8004550:	001a      	movs	r2, r3
 8004552:	2300      	movs	r3, #0
 8004554:	4d05      	ldr	r5, [pc, #20]	@ (800456c <_lseek_r+0x24>)
 8004556:	602b      	str	r3, [r5, #0]
 8004558:	f7fc fb36 	bl	8000bc8 <_lseek>
 800455c:	1c43      	adds	r3, r0, #1
 800455e:	d103      	bne.n	8004568 <_lseek_r+0x20>
 8004560:	682b      	ldr	r3, [r5, #0]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d000      	beq.n	8004568 <_lseek_r+0x20>
 8004566:	6023      	str	r3, [r4, #0]
 8004568:	bd70      	pop	{r4, r5, r6, pc}
 800456a:	46c0      	nop			@ (mov r8, r8)
 800456c:	200006c8 	.word	0x200006c8

08004570 <_read_r>:
 8004570:	b570      	push	{r4, r5, r6, lr}
 8004572:	0004      	movs	r4, r0
 8004574:	0008      	movs	r0, r1
 8004576:	0011      	movs	r1, r2
 8004578:	001a      	movs	r2, r3
 800457a:	2300      	movs	r3, #0
 800457c:	4d05      	ldr	r5, [pc, #20]	@ (8004594 <_read_r+0x24>)
 800457e:	602b      	str	r3, [r5, #0]
 8004580:	f7fc fac8 	bl	8000b14 <_read>
 8004584:	1c43      	adds	r3, r0, #1
 8004586:	d103      	bne.n	8004590 <_read_r+0x20>
 8004588:	682b      	ldr	r3, [r5, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d000      	beq.n	8004590 <_read_r+0x20>
 800458e:	6023      	str	r3, [r4, #0]
 8004590:	bd70      	pop	{r4, r5, r6, pc}
 8004592:	46c0      	nop			@ (mov r8, r8)
 8004594:	200006c8 	.word	0x200006c8

08004598 <_write_r>:
 8004598:	b570      	push	{r4, r5, r6, lr}
 800459a:	0004      	movs	r4, r0
 800459c:	0008      	movs	r0, r1
 800459e:	0011      	movs	r1, r2
 80045a0:	001a      	movs	r2, r3
 80045a2:	2300      	movs	r3, #0
 80045a4:	4d05      	ldr	r5, [pc, #20]	@ (80045bc <_write_r+0x24>)
 80045a6:	602b      	str	r3, [r5, #0]
 80045a8:	f7fc fad1 	bl	8000b4e <_write>
 80045ac:	1c43      	adds	r3, r0, #1
 80045ae:	d103      	bne.n	80045b8 <_write_r+0x20>
 80045b0:	682b      	ldr	r3, [r5, #0]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d000      	beq.n	80045b8 <_write_r+0x20>
 80045b6:	6023      	str	r3, [r4, #0]
 80045b8:	bd70      	pop	{r4, r5, r6, pc}
 80045ba:	46c0      	nop			@ (mov r8, r8)
 80045bc:	200006c8 	.word	0x200006c8

080045c0 <__errno>:
 80045c0:	4b01      	ldr	r3, [pc, #4]	@ (80045c8 <__errno+0x8>)
 80045c2:	6818      	ldr	r0, [r3, #0]
 80045c4:	4770      	bx	lr
 80045c6:	46c0      	nop			@ (mov r8, r8)
 80045c8:	20000038 	.word	0x20000038

080045cc <__libc_init_array>:
 80045cc:	b570      	push	{r4, r5, r6, lr}
 80045ce:	2600      	movs	r6, #0
 80045d0:	4c0c      	ldr	r4, [pc, #48]	@ (8004604 <__libc_init_array+0x38>)
 80045d2:	4d0d      	ldr	r5, [pc, #52]	@ (8004608 <__libc_init_array+0x3c>)
 80045d4:	1b64      	subs	r4, r4, r5
 80045d6:	10a4      	asrs	r4, r4, #2
 80045d8:	42a6      	cmp	r6, r4
 80045da:	d109      	bne.n	80045f0 <__libc_init_array+0x24>
 80045dc:	2600      	movs	r6, #0
 80045de:	f000 fe11 	bl	8005204 <_init>
 80045e2:	4c0a      	ldr	r4, [pc, #40]	@ (800460c <__libc_init_array+0x40>)
 80045e4:	4d0a      	ldr	r5, [pc, #40]	@ (8004610 <__libc_init_array+0x44>)
 80045e6:	1b64      	subs	r4, r4, r5
 80045e8:	10a4      	asrs	r4, r4, #2
 80045ea:	42a6      	cmp	r6, r4
 80045ec:	d105      	bne.n	80045fa <__libc_init_array+0x2e>
 80045ee:	bd70      	pop	{r4, r5, r6, pc}
 80045f0:	00b3      	lsls	r3, r6, #2
 80045f2:	58eb      	ldr	r3, [r5, r3]
 80045f4:	4798      	blx	r3
 80045f6:	3601      	adds	r6, #1
 80045f8:	e7ee      	b.n	80045d8 <__libc_init_array+0xc>
 80045fa:	00b3      	lsls	r3, r6, #2
 80045fc:	58eb      	ldr	r3, [r5, r3]
 80045fe:	4798      	blx	r3
 8004600:	3601      	adds	r6, #1
 8004602:	e7f2      	b.n	80045ea <__libc_init_array+0x1e>
 8004604:	080053cc 	.word	0x080053cc
 8004608:	080053cc 	.word	0x080053cc
 800460c:	080053d0 	.word	0x080053d0
 8004610:	080053cc 	.word	0x080053cc

08004614 <__retarget_lock_init_recursive>:
 8004614:	4770      	bx	lr

08004616 <__retarget_lock_acquire_recursive>:
 8004616:	4770      	bx	lr

08004618 <__retarget_lock_release_recursive>:
 8004618:	4770      	bx	lr
	...

0800461c <_free_r>:
 800461c:	b570      	push	{r4, r5, r6, lr}
 800461e:	0005      	movs	r5, r0
 8004620:	1e0c      	subs	r4, r1, #0
 8004622:	d010      	beq.n	8004646 <_free_r+0x2a>
 8004624:	3c04      	subs	r4, #4
 8004626:	6823      	ldr	r3, [r4, #0]
 8004628:	2b00      	cmp	r3, #0
 800462a:	da00      	bge.n	800462e <_free_r+0x12>
 800462c:	18e4      	adds	r4, r4, r3
 800462e:	0028      	movs	r0, r5
 8004630:	f000 f8e0 	bl	80047f4 <__malloc_lock>
 8004634:	4a1d      	ldr	r2, [pc, #116]	@ (80046ac <_free_r+0x90>)
 8004636:	6813      	ldr	r3, [r2, #0]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d105      	bne.n	8004648 <_free_r+0x2c>
 800463c:	6063      	str	r3, [r4, #4]
 800463e:	6014      	str	r4, [r2, #0]
 8004640:	0028      	movs	r0, r5
 8004642:	f000 f8df 	bl	8004804 <__malloc_unlock>
 8004646:	bd70      	pop	{r4, r5, r6, pc}
 8004648:	42a3      	cmp	r3, r4
 800464a:	d908      	bls.n	800465e <_free_r+0x42>
 800464c:	6820      	ldr	r0, [r4, #0]
 800464e:	1821      	adds	r1, r4, r0
 8004650:	428b      	cmp	r3, r1
 8004652:	d1f3      	bne.n	800463c <_free_r+0x20>
 8004654:	6819      	ldr	r1, [r3, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	1809      	adds	r1, r1, r0
 800465a:	6021      	str	r1, [r4, #0]
 800465c:	e7ee      	b.n	800463c <_free_r+0x20>
 800465e:	001a      	movs	r2, r3
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d001      	beq.n	800466a <_free_r+0x4e>
 8004666:	42a3      	cmp	r3, r4
 8004668:	d9f9      	bls.n	800465e <_free_r+0x42>
 800466a:	6811      	ldr	r1, [r2, #0]
 800466c:	1850      	adds	r0, r2, r1
 800466e:	42a0      	cmp	r0, r4
 8004670:	d10b      	bne.n	800468a <_free_r+0x6e>
 8004672:	6820      	ldr	r0, [r4, #0]
 8004674:	1809      	adds	r1, r1, r0
 8004676:	1850      	adds	r0, r2, r1
 8004678:	6011      	str	r1, [r2, #0]
 800467a:	4283      	cmp	r3, r0
 800467c:	d1e0      	bne.n	8004640 <_free_r+0x24>
 800467e:	6818      	ldr	r0, [r3, #0]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	1841      	adds	r1, r0, r1
 8004684:	6011      	str	r1, [r2, #0]
 8004686:	6053      	str	r3, [r2, #4]
 8004688:	e7da      	b.n	8004640 <_free_r+0x24>
 800468a:	42a0      	cmp	r0, r4
 800468c:	d902      	bls.n	8004694 <_free_r+0x78>
 800468e:	230c      	movs	r3, #12
 8004690:	602b      	str	r3, [r5, #0]
 8004692:	e7d5      	b.n	8004640 <_free_r+0x24>
 8004694:	6820      	ldr	r0, [r4, #0]
 8004696:	1821      	adds	r1, r4, r0
 8004698:	428b      	cmp	r3, r1
 800469a:	d103      	bne.n	80046a4 <_free_r+0x88>
 800469c:	6819      	ldr	r1, [r3, #0]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	1809      	adds	r1, r1, r0
 80046a2:	6021      	str	r1, [r4, #0]
 80046a4:	6063      	str	r3, [r4, #4]
 80046a6:	6054      	str	r4, [r2, #4]
 80046a8:	e7ca      	b.n	8004640 <_free_r+0x24>
 80046aa:	46c0      	nop			@ (mov r8, r8)
 80046ac:	200006d4 	.word	0x200006d4

080046b0 <sbrk_aligned>:
 80046b0:	b570      	push	{r4, r5, r6, lr}
 80046b2:	4e0f      	ldr	r6, [pc, #60]	@ (80046f0 <sbrk_aligned+0x40>)
 80046b4:	000d      	movs	r5, r1
 80046b6:	6831      	ldr	r1, [r6, #0]
 80046b8:	0004      	movs	r4, r0
 80046ba:	2900      	cmp	r1, #0
 80046bc:	d102      	bne.n	80046c4 <sbrk_aligned+0x14>
 80046be:	f000 fcf3 	bl	80050a8 <_sbrk_r>
 80046c2:	6030      	str	r0, [r6, #0]
 80046c4:	0029      	movs	r1, r5
 80046c6:	0020      	movs	r0, r4
 80046c8:	f000 fcee 	bl	80050a8 <_sbrk_r>
 80046cc:	1c43      	adds	r3, r0, #1
 80046ce:	d103      	bne.n	80046d8 <sbrk_aligned+0x28>
 80046d0:	2501      	movs	r5, #1
 80046d2:	426d      	negs	r5, r5
 80046d4:	0028      	movs	r0, r5
 80046d6:	bd70      	pop	{r4, r5, r6, pc}
 80046d8:	2303      	movs	r3, #3
 80046da:	1cc5      	adds	r5, r0, #3
 80046dc:	439d      	bics	r5, r3
 80046de:	42a8      	cmp	r0, r5
 80046e0:	d0f8      	beq.n	80046d4 <sbrk_aligned+0x24>
 80046e2:	1a29      	subs	r1, r5, r0
 80046e4:	0020      	movs	r0, r4
 80046e6:	f000 fcdf 	bl	80050a8 <_sbrk_r>
 80046ea:	3001      	adds	r0, #1
 80046ec:	d1f2      	bne.n	80046d4 <sbrk_aligned+0x24>
 80046ee:	e7ef      	b.n	80046d0 <sbrk_aligned+0x20>
 80046f0:	200006d0 	.word	0x200006d0

080046f4 <_malloc_r>:
 80046f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046f6:	2203      	movs	r2, #3
 80046f8:	1ccb      	adds	r3, r1, #3
 80046fa:	4393      	bics	r3, r2
 80046fc:	3308      	adds	r3, #8
 80046fe:	0005      	movs	r5, r0
 8004700:	001f      	movs	r7, r3
 8004702:	2b0c      	cmp	r3, #12
 8004704:	d234      	bcs.n	8004770 <_malloc_r+0x7c>
 8004706:	270c      	movs	r7, #12
 8004708:	42b9      	cmp	r1, r7
 800470a:	d833      	bhi.n	8004774 <_malloc_r+0x80>
 800470c:	0028      	movs	r0, r5
 800470e:	f000 f871 	bl	80047f4 <__malloc_lock>
 8004712:	4e37      	ldr	r6, [pc, #220]	@ (80047f0 <_malloc_r+0xfc>)
 8004714:	6833      	ldr	r3, [r6, #0]
 8004716:	001c      	movs	r4, r3
 8004718:	2c00      	cmp	r4, #0
 800471a:	d12f      	bne.n	800477c <_malloc_r+0x88>
 800471c:	0039      	movs	r1, r7
 800471e:	0028      	movs	r0, r5
 8004720:	f7ff ffc6 	bl	80046b0 <sbrk_aligned>
 8004724:	0004      	movs	r4, r0
 8004726:	1c43      	adds	r3, r0, #1
 8004728:	d15f      	bne.n	80047ea <_malloc_r+0xf6>
 800472a:	6834      	ldr	r4, [r6, #0]
 800472c:	9400      	str	r4, [sp, #0]
 800472e:	9b00      	ldr	r3, [sp, #0]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d14a      	bne.n	80047ca <_malloc_r+0xd6>
 8004734:	2c00      	cmp	r4, #0
 8004736:	d052      	beq.n	80047de <_malloc_r+0xea>
 8004738:	6823      	ldr	r3, [r4, #0]
 800473a:	0028      	movs	r0, r5
 800473c:	18e3      	adds	r3, r4, r3
 800473e:	9900      	ldr	r1, [sp, #0]
 8004740:	9301      	str	r3, [sp, #4]
 8004742:	f000 fcb1 	bl	80050a8 <_sbrk_r>
 8004746:	9b01      	ldr	r3, [sp, #4]
 8004748:	4283      	cmp	r3, r0
 800474a:	d148      	bne.n	80047de <_malloc_r+0xea>
 800474c:	6823      	ldr	r3, [r4, #0]
 800474e:	0028      	movs	r0, r5
 8004750:	1aff      	subs	r7, r7, r3
 8004752:	0039      	movs	r1, r7
 8004754:	f7ff ffac 	bl	80046b0 <sbrk_aligned>
 8004758:	3001      	adds	r0, #1
 800475a:	d040      	beq.n	80047de <_malloc_r+0xea>
 800475c:	6823      	ldr	r3, [r4, #0]
 800475e:	19db      	adds	r3, r3, r7
 8004760:	6023      	str	r3, [r4, #0]
 8004762:	6833      	ldr	r3, [r6, #0]
 8004764:	685a      	ldr	r2, [r3, #4]
 8004766:	2a00      	cmp	r2, #0
 8004768:	d133      	bne.n	80047d2 <_malloc_r+0xde>
 800476a:	9b00      	ldr	r3, [sp, #0]
 800476c:	6033      	str	r3, [r6, #0]
 800476e:	e019      	b.n	80047a4 <_malloc_r+0xb0>
 8004770:	2b00      	cmp	r3, #0
 8004772:	dac9      	bge.n	8004708 <_malloc_r+0x14>
 8004774:	230c      	movs	r3, #12
 8004776:	602b      	str	r3, [r5, #0]
 8004778:	2000      	movs	r0, #0
 800477a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800477c:	6821      	ldr	r1, [r4, #0]
 800477e:	1bc9      	subs	r1, r1, r7
 8004780:	d420      	bmi.n	80047c4 <_malloc_r+0xd0>
 8004782:	290b      	cmp	r1, #11
 8004784:	d90a      	bls.n	800479c <_malloc_r+0xa8>
 8004786:	19e2      	adds	r2, r4, r7
 8004788:	6027      	str	r7, [r4, #0]
 800478a:	42a3      	cmp	r3, r4
 800478c:	d104      	bne.n	8004798 <_malloc_r+0xa4>
 800478e:	6032      	str	r2, [r6, #0]
 8004790:	6863      	ldr	r3, [r4, #4]
 8004792:	6011      	str	r1, [r2, #0]
 8004794:	6053      	str	r3, [r2, #4]
 8004796:	e005      	b.n	80047a4 <_malloc_r+0xb0>
 8004798:	605a      	str	r2, [r3, #4]
 800479a:	e7f9      	b.n	8004790 <_malloc_r+0x9c>
 800479c:	6862      	ldr	r2, [r4, #4]
 800479e:	42a3      	cmp	r3, r4
 80047a0:	d10e      	bne.n	80047c0 <_malloc_r+0xcc>
 80047a2:	6032      	str	r2, [r6, #0]
 80047a4:	0028      	movs	r0, r5
 80047a6:	f000 f82d 	bl	8004804 <__malloc_unlock>
 80047aa:	0020      	movs	r0, r4
 80047ac:	2207      	movs	r2, #7
 80047ae:	300b      	adds	r0, #11
 80047b0:	1d23      	adds	r3, r4, #4
 80047b2:	4390      	bics	r0, r2
 80047b4:	1ac2      	subs	r2, r0, r3
 80047b6:	4298      	cmp	r0, r3
 80047b8:	d0df      	beq.n	800477a <_malloc_r+0x86>
 80047ba:	1a1b      	subs	r3, r3, r0
 80047bc:	50a3      	str	r3, [r4, r2]
 80047be:	e7dc      	b.n	800477a <_malloc_r+0x86>
 80047c0:	605a      	str	r2, [r3, #4]
 80047c2:	e7ef      	b.n	80047a4 <_malloc_r+0xb0>
 80047c4:	0023      	movs	r3, r4
 80047c6:	6864      	ldr	r4, [r4, #4]
 80047c8:	e7a6      	b.n	8004718 <_malloc_r+0x24>
 80047ca:	9c00      	ldr	r4, [sp, #0]
 80047cc:	6863      	ldr	r3, [r4, #4]
 80047ce:	9300      	str	r3, [sp, #0]
 80047d0:	e7ad      	b.n	800472e <_malloc_r+0x3a>
 80047d2:	001a      	movs	r2, r3
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	42a3      	cmp	r3, r4
 80047d8:	d1fb      	bne.n	80047d2 <_malloc_r+0xde>
 80047da:	2300      	movs	r3, #0
 80047dc:	e7da      	b.n	8004794 <_malloc_r+0xa0>
 80047de:	230c      	movs	r3, #12
 80047e0:	0028      	movs	r0, r5
 80047e2:	602b      	str	r3, [r5, #0]
 80047e4:	f000 f80e 	bl	8004804 <__malloc_unlock>
 80047e8:	e7c6      	b.n	8004778 <_malloc_r+0x84>
 80047ea:	6007      	str	r7, [r0, #0]
 80047ec:	e7da      	b.n	80047a4 <_malloc_r+0xb0>
 80047ee:	46c0      	nop			@ (mov r8, r8)
 80047f0:	200006d4 	.word	0x200006d4

080047f4 <__malloc_lock>:
 80047f4:	b510      	push	{r4, lr}
 80047f6:	4802      	ldr	r0, [pc, #8]	@ (8004800 <__malloc_lock+0xc>)
 80047f8:	f7ff ff0d 	bl	8004616 <__retarget_lock_acquire_recursive>
 80047fc:	bd10      	pop	{r4, pc}
 80047fe:	46c0      	nop			@ (mov r8, r8)
 8004800:	200006cc 	.word	0x200006cc

08004804 <__malloc_unlock>:
 8004804:	b510      	push	{r4, lr}
 8004806:	4802      	ldr	r0, [pc, #8]	@ (8004810 <__malloc_unlock+0xc>)
 8004808:	f7ff ff06 	bl	8004618 <__retarget_lock_release_recursive>
 800480c:	bd10      	pop	{r4, pc}
 800480e:	46c0      	nop			@ (mov r8, r8)
 8004810:	200006cc 	.word	0x200006cc

08004814 <__sfputc_r>:
 8004814:	6893      	ldr	r3, [r2, #8]
 8004816:	b510      	push	{r4, lr}
 8004818:	3b01      	subs	r3, #1
 800481a:	6093      	str	r3, [r2, #8]
 800481c:	2b00      	cmp	r3, #0
 800481e:	da04      	bge.n	800482a <__sfputc_r+0x16>
 8004820:	6994      	ldr	r4, [r2, #24]
 8004822:	42a3      	cmp	r3, r4
 8004824:	db07      	blt.n	8004836 <__sfputc_r+0x22>
 8004826:	290a      	cmp	r1, #10
 8004828:	d005      	beq.n	8004836 <__sfputc_r+0x22>
 800482a:	6813      	ldr	r3, [r2, #0]
 800482c:	1c58      	adds	r0, r3, #1
 800482e:	6010      	str	r0, [r2, #0]
 8004830:	7019      	strb	r1, [r3, #0]
 8004832:	0008      	movs	r0, r1
 8004834:	bd10      	pop	{r4, pc}
 8004836:	f000 fb96 	bl	8004f66 <__swbuf_r>
 800483a:	0001      	movs	r1, r0
 800483c:	e7f9      	b.n	8004832 <__sfputc_r+0x1e>

0800483e <__sfputs_r>:
 800483e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004840:	0006      	movs	r6, r0
 8004842:	000f      	movs	r7, r1
 8004844:	0014      	movs	r4, r2
 8004846:	18d5      	adds	r5, r2, r3
 8004848:	42ac      	cmp	r4, r5
 800484a:	d101      	bne.n	8004850 <__sfputs_r+0x12>
 800484c:	2000      	movs	r0, #0
 800484e:	e007      	b.n	8004860 <__sfputs_r+0x22>
 8004850:	7821      	ldrb	r1, [r4, #0]
 8004852:	003a      	movs	r2, r7
 8004854:	0030      	movs	r0, r6
 8004856:	f7ff ffdd 	bl	8004814 <__sfputc_r>
 800485a:	3401      	adds	r4, #1
 800485c:	1c43      	adds	r3, r0, #1
 800485e:	d1f3      	bne.n	8004848 <__sfputs_r+0xa>
 8004860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004864 <_vfiprintf_r>:
 8004864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004866:	b0a1      	sub	sp, #132	@ 0x84
 8004868:	000f      	movs	r7, r1
 800486a:	0015      	movs	r5, r2
 800486c:	001e      	movs	r6, r3
 800486e:	9003      	str	r0, [sp, #12]
 8004870:	2800      	cmp	r0, #0
 8004872:	d004      	beq.n	800487e <_vfiprintf_r+0x1a>
 8004874:	6a03      	ldr	r3, [r0, #32]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d101      	bne.n	800487e <_vfiprintf_r+0x1a>
 800487a:	f7ff fdb1 	bl	80043e0 <__sinit>
 800487e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004880:	07db      	lsls	r3, r3, #31
 8004882:	d405      	bmi.n	8004890 <_vfiprintf_r+0x2c>
 8004884:	89bb      	ldrh	r3, [r7, #12]
 8004886:	059b      	lsls	r3, r3, #22
 8004888:	d402      	bmi.n	8004890 <_vfiprintf_r+0x2c>
 800488a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800488c:	f7ff fec3 	bl	8004616 <__retarget_lock_acquire_recursive>
 8004890:	89bb      	ldrh	r3, [r7, #12]
 8004892:	071b      	lsls	r3, r3, #28
 8004894:	d502      	bpl.n	800489c <_vfiprintf_r+0x38>
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d113      	bne.n	80048c4 <_vfiprintf_r+0x60>
 800489c:	0039      	movs	r1, r7
 800489e:	9803      	ldr	r0, [sp, #12]
 80048a0:	f000 fba4 	bl	8004fec <__swsetup_r>
 80048a4:	2800      	cmp	r0, #0
 80048a6:	d00d      	beq.n	80048c4 <_vfiprintf_r+0x60>
 80048a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80048aa:	07db      	lsls	r3, r3, #31
 80048ac:	d503      	bpl.n	80048b6 <_vfiprintf_r+0x52>
 80048ae:	2001      	movs	r0, #1
 80048b0:	4240      	negs	r0, r0
 80048b2:	b021      	add	sp, #132	@ 0x84
 80048b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048b6:	89bb      	ldrh	r3, [r7, #12]
 80048b8:	059b      	lsls	r3, r3, #22
 80048ba:	d4f8      	bmi.n	80048ae <_vfiprintf_r+0x4a>
 80048bc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80048be:	f7ff feab 	bl	8004618 <__retarget_lock_release_recursive>
 80048c2:	e7f4      	b.n	80048ae <_vfiprintf_r+0x4a>
 80048c4:	2300      	movs	r3, #0
 80048c6:	ac08      	add	r4, sp, #32
 80048c8:	6163      	str	r3, [r4, #20]
 80048ca:	3320      	adds	r3, #32
 80048cc:	7663      	strb	r3, [r4, #25]
 80048ce:	3310      	adds	r3, #16
 80048d0:	76a3      	strb	r3, [r4, #26]
 80048d2:	9607      	str	r6, [sp, #28]
 80048d4:	002e      	movs	r6, r5
 80048d6:	7833      	ldrb	r3, [r6, #0]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d001      	beq.n	80048e0 <_vfiprintf_r+0x7c>
 80048dc:	2b25      	cmp	r3, #37	@ 0x25
 80048de:	d148      	bne.n	8004972 <_vfiprintf_r+0x10e>
 80048e0:	1b73      	subs	r3, r6, r5
 80048e2:	9305      	str	r3, [sp, #20]
 80048e4:	42ae      	cmp	r6, r5
 80048e6:	d00b      	beq.n	8004900 <_vfiprintf_r+0x9c>
 80048e8:	002a      	movs	r2, r5
 80048ea:	0039      	movs	r1, r7
 80048ec:	9803      	ldr	r0, [sp, #12]
 80048ee:	f7ff ffa6 	bl	800483e <__sfputs_r>
 80048f2:	3001      	adds	r0, #1
 80048f4:	d100      	bne.n	80048f8 <_vfiprintf_r+0x94>
 80048f6:	e0ae      	b.n	8004a56 <_vfiprintf_r+0x1f2>
 80048f8:	6963      	ldr	r3, [r4, #20]
 80048fa:	9a05      	ldr	r2, [sp, #20]
 80048fc:	189b      	adds	r3, r3, r2
 80048fe:	6163      	str	r3, [r4, #20]
 8004900:	7833      	ldrb	r3, [r6, #0]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d100      	bne.n	8004908 <_vfiprintf_r+0xa4>
 8004906:	e0a6      	b.n	8004a56 <_vfiprintf_r+0x1f2>
 8004908:	2201      	movs	r2, #1
 800490a:	2300      	movs	r3, #0
 800490c:	4252      	negs	r2, r2
 800490e:	6062      	str	r2, [r4, #4]
 8004910:	a904      	add	r1, sp, #16
 8004912:	3254      	adds	r2, #84	@ 0x54
 8004914:	1852      	adds	r2, r2, r1
 8004916:	1c75      	adds	r5, r6, #1
 8004918:	6023      	str	r3, [r4, #0]
 800491a:	60e3      	str	r3, [r4, #12]
 800491c:	60a3      	str	r3, [r4, #8]
 800491e:	7013      	strb	r3, [r2, #0]
 8004920:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004922:	4b59      	ldr	r3, [pc, #356]	@ (8004a88 <_vfiprintf_r+0x224>)
 8004924:	2205      	movs	r2, #5
 8004926:	0018      	movs	r0, r3
 8004928:	7829      	ldrb	r1, [r5, #0]
 800492a:	9305      	str	r3, [sp, #20]
 800492c:	f000 fbce 	bl	80050cc <memchr>
 8004930:	1c6e      	adds	r6, r5, #1
 8004932:	2800      	cmp	r0, #0
 8004934:	d11f      	bne.n	8004976 <_vfiprintf_r+0x112>
 8004936:	6822      	ldr	r2, [r4, #0]
 8004938:	06d3      	lsls	r3, r2, #27
 800493a:	d504      	bpl.n	8004946 <_vfiprintf_r+0xe2>
 800493c:	2353      	movs	r3, #83	@ 0x53
 800493e:	a904      	add	r1, sp, #16
 8004940:	185b      	adds	r3, r3, r1
 8004942:	2120      	movs	r1, #32
 8004944:	7019      	strb	r1, [r3, #0]
 8004946:	0713      	lsls	r3, r2, #28
 8004948:	d504      	bpl.n	8004954 <_vfiprintf_r+0xf0>
 800494a:	2353      	movs	r3, #83	@ 0x53
 800494c:	a904      	add	r1, sp, #16
 800494e:	185b      	adds	r3, r3, r1
 8004950:	212b      	movs	r1, #43	@ 0x2b
 8004952:	7019      	strb	r1, [r3, #0]
 8004954:	782b      	ldrb	r3, [r5, #0]
 8004956:	2b2a      	cmp	r3, #42	@ 0x2a
 8004958:	d016      	beq.n	8004988 <_vfiprintf_r+0x124>
 800495a:	002e      	movs	r6, r5
 800495c:	2100      	movs	r1, #0
 800495e:	200a      	movs	r0, #10
 8004960:	68e3      	ldr	r3, [r4, #12]
 8004962:	7832      	ldrb	r2, [r6, #0]
 8004964:	1c75      	adds	r5, r6, #1
 8004966:	3a30      	subs	r2, #48	@ 0x30
 8004968:	2a09      	cmp	r2, #9
 800496a:	d950      	bls.n	8004a0e <_vfiprintf_r+0x1aa>
 800496c:	2900      	cmp	r1, #0
 800496e:	d111      	bne.n	8004994 <_vfiprintf_r+0x130>
 8004970:	e017      	b.n	80049a2 <_vfiprintf_r+0x13e>
 8004972:	3601      	adds	r6, #1
 8004974:	e7af      	b.n	80048d6 <_vfiprintf_r+0x72>
 8004976:	9b05      	ldr	r3, [sp, #20]
 8004978:	6822      	ldr	r2, [r4, #0]
 800497a:	1ac0      	subs	r0, r0, r3
 800497c:	2301      	movs	r3, #1
 800497e:	4083      	lsls	r3, r0
 8004980:	4313      	orrs	r3, r2
 8004982:	0035      	movs	r5, r6
 8004984:	6023      	str	r3, [r4, #0]
 8004986:	e7cc      	b.n	8004922 <_vfiprintf_r+0xbe>
 8004988:	9b07      	ldr	r3, [sp, #28]
 800498a:	1d19      	adds	r1, r3, #4
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	9107      	str	r1, [sp, #28]
 8004990:	2b00      	cmp	r3, #0
 8004992:	db01      	blt.n	8004998 <_vfiprintf_r+0x134>
 8004994:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004996:	e004      	b.n	80049a2 <_vfiprintf_r+0x13e>
 8004998:	425b      	negs	r3, r3
 800499a:	60e3      	str	r3, [r4, #12]
 800499c:	2302      	movs	r3, #2
 800499e:	4313      	orrs	r3, r2
 80049a0:	6023      	str	r3, [r4, #0]
 80049a2:	7833      	ldrb	r3, [r6, #0]
 80049a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80049a6:	d10c      	bne.n	80049c2 <_vfiprintf_r+0x15e>
 80049a8:	7873      	ldrb	r3, [r6, #1]
 80049aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80049ac:	d134      	bne.n	8004a18 <_vfiprintf_r+0x1b4>
 80049ae:	9b07      	ldr	r3, [sp, #28]
 80049b0:	3602      	adds	r6, #2
 80049b2:	1d1a      	adds	r2, r3, #4
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	9207      	str	r2, [sp, #28]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	da01      	bge.n	80049c0 <_vfiprintf_r+0x15c>
 80049bc:	2301      	movs	r3, #1
 80049be:	425b      	negs	r3, r3
 80049c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80049c2:	4d32      	ldr	r5, [pc, #200]	@ (8004a8c <_vfiprintf_r+0x228>)
 80049c4:	2203      	movs	r2, #3
 80049c6:	0028      	movs	r0, r5
 80049c8:	7831      	ldrb	r1, [r6, #0]
 80049ca:	f000 fb7f 	bl	80050cc <memchr>
 80049ce:	2800      	cmp	r0, #0
 80049d0:	d006      	beq.n	80049e0 <_vfiprintf_r+0x17c>
 80049d2:	2340      	movs	r3, #64	@ 0x40
 80049d4:	1b40      	subs	r0, r0, r5
 80049d6:	4083      	lsls	r3, r0
 80049d8:	6822      	ldr	r2, [r4, #0]
 80049da:	3601      	adds	r6, #1
 80049dc:	4313      	orrs	r3, r2
 80049de:	6023      	str	r3, [r4, #0]
 80049e0:	7831      	ldrb	r1, [r6, #0]
 80049e2:	2206      	movs	r2, #6
 80049e4:	482a      	ldr	r0, [pc, #168]	@ (8004a90 <_vfiprintf_r+0x22c>)
 80049e6:	1c75      	adds	r5, r6, #1
 80049e8:	7621      	strb	r1, [r4, #24]
 80049ea:	f000 fb6f 	bl	80050cc <memchr>
 80049ee:	2800      	cmp	r0, #0
 80049f0:	d040      	beq.n	8004a74 <_vfiprintf_r+0x210>
 80049f2:	4b28      	ldr	r3, [pc, #160]	@ (8004a94 <_vfiprintf_r+0x230>)
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d122      	bne.n	8004a3e <_vfiprintf_r+0x1da>
 80049f8:	2207      	movs	r2, #7
 80049fa:	9b07      	ldr	r3, [sp, #28]
 80049fc:	3307      	adds	r3, #7
 80049fe:	4393      	bics	r3, r2
 8004a00:	3308      	adds	r3, #8
 8004a02:	9307      	str	r3, [sp, #28]
 8004a04:	6963      	ldr	r3, [r4, #20]
 8004a06:	9a04      	ldr	r2, [sp, #16]
 8004a08:	189b      	adds	r3, r3, r2
 8004a0a:	6163      	str	r3, [r4, #20]
 8004a0c:	e762      	b.n	80048d4 <_vfiprintf_r+0x70>
 8004a0e:	4343      	muls	r3, r0
 8004a10:	002e      	movs	r6, r5
 8004a12:	2101      	movs	r1, #1
 8004a14:	189b      	adds	r3, r3, r2
 8004a16:	e7a4      	b.n	8004962 <_vfiprintf_r+0xfe>
 8004a18:	2300      	movs	r3, #0
 8004a1a:	200a      	movs	r0, #10
 8004a1c:	0019      	movs	r1, r3
 8004a1e:	3601      	adds	r6, #1
 8004a20:	6063      	str	r3, [r4, #4]
 8004a22:	7832      	ldrb	r2, [r6, #0]
 8004a24:	1c75      	adds	r5, r6, #1
 8004a26:	3a30      	subs	r2, #48	@ 0x30
 8004a28:	2a09      	cmp	r2, #9
 8004a2a:	d903      	bls.n	8004a34 <_vfiprintf_r+0x1d0>
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d0c8      	beq.n	80049c2 <_vfiprintf_r+0x15e>
 8004a30:	9109      	str	r1, [sp, #36]	@ 0x24
 8004a32:	e7c6      	b.n	80049c2 <_vfiprintf_r+0x15e>
 8004a34:	4341      	muls	r1, r0
 8004a36:	002e      	movs	r6, r5
 8004a38:	2301      	movs	r3, #1
 8004a3a:	1889      	adds	r1, r1, r2
 8004a3c:	e7f1      	b.n	8004a22 <_vfiprintf_r+0x1be>
 8004a3e:	aa07      	add	r2, sp, #28
 8004a40:	9200      	str	r2, [sp, #0]
 8004a42:	0021      	movs	r1, r4
 8004a44:	003a      	movs	r2, r7
 8004a46:	4b14      	ldr	r3, [pc, #80]	@ (8004a98 <_vfiprintf_r+0x234>)
 8004a48:	9803      	ldr	r0, [sp, #12]
 8004a4a:	e000      	b.n	8004a4e <_vfiprintf_r+0x1ea>
 8004a4c:	bf00      	nop
 8004a4e:	9004      	str	r0, [sp, #16]
 8004a50:	9b04      	ldr	r3, [sp, #16]
 8004a52:	3301      	adds	r3, #1
 8004a54:	d1d6      	bne.n	8004a04 <_vfiprintf_r+0x1a0>
 8004a56:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a58:	07db      	lsls	r3, r3, #31
 8004a5a:	d405      	bmi.n	8004a68 <_vfiprintf_r+0x204>
 8004a5c:	89bb      	ldrh	r3, [r7, #12]
 8004a5e:	059b      	lsls	r3, r3, #22
 8004a60:	d402      	bmi.n	8004a68 <_vfiprintf_r+0x204>
 8004a62:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004a64:	f7ff fdd8 	bl	8004618 <__retarget_lock_release_recursive>
 8004a68:	89bb      	ldrh	r3, [r7, #12]
 8004a6a:	065b      	lsls	r3, r3, #25
 8004a6c:	d500      	bpl.n	8004a70 <_vfiprintf_r+0x20c>
 8004a6e:	e71e      	b.n	80048ae <_vfiprintf_r+0x4a>
 8004a70:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004a72:	e71e      	b.n	80048b2 <_vfiprintf_r+0x4e>
 8004a74:	aa07      	add	r2, sp, #28
 8004a76:	9200      	str	r2, [sp, #0]
 8004a78:	0021      	movs	r1, r4
 8004a7a:	003a      	movs	r2, r7
 8004a7c:	4b06      	ldr	r3, [pc, #24]	@ (8004a98 <_vfiprintf_r+0x234>)
 8004a7e:	9803      	ldr	r0, [sp, #12]
 8004a80:	f000 f87c 	bl	8004b7c <_printf_i>
 8004a84:	e7e3      	b.n	8004a4e <_vfiprintf_r+0x1ea>
 8004a86:	46c0      	nop			@ (mov r8, r8)
 8004a88:	08005398 	.word	0x08005398
 8004a8c:	0800539e 	.word	0x0800539e
 8004a90:	080053a2 	.word	0x080053a2
 8004a94:	00000000 	.word	0x00000000
 8004a98:	0800483f 	.word	0x0800483f

08004a9c <_printf_common>:
 8004a9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a9e:	0016      	movs	r6, r2
 8004aa0:	9301      	str	r3, [sp, #4]
 8004aa2:	688a      	ldr	r2, [r1, #8]
 8004aa4:	690b      	ldr	r3, [r1, #16]
 8004aa6:	000c      	movs	r4, r1
 8004aa8:	9000      	str	r0, [sp, #0]
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	da00      	bge.n	8004ab0 <_printf_common+0x14>
 8004aae:	0013      	movs	r3, r2
 8004ab0:	0022      	movs	r2, r4
 8004ab2:	6033      	str	r3, [r6, #0]
 8004ab4:	3243      	adds	r2, #67	@ 0x43
 8004ab6:	7812      	ldrb	r2, [r2, #0]
 8004ab8:	2a00      	cmp	r2, #0
 8004aba:	d001      	beq.n	8004ac0 <_printf_common+0x24>
 8004abc:	3301      	adds	r3, #1
 8004abe:	6033      	str	r3, [r6, #0]
 8004ac0:	6823      	ldr	r3, [r4, #0]
 8004ac2:	069b      	lsls	r3, r3, #26
 8004ac4:	d502      	bpl.n	8004acc <_printf_common+0x30>
 8004ac6:	6833      	ldr	r3, [r6, #0]
 8004ac8:	3302      	adds	r3, #2
 8004aca:	6033      	str	r3, [r6, #0]
 8004acc:	6822      	ldr	r2, [r4, #0]
 8004ace:	2306      	movs	r3, #6
 8004ad0:	0015      	movs	r5, r2
 8004ad2:	401d      	ands	r5, r3
 8004ad4:	421a      	tst	r2, r3
 8004ad6:	d027      	beq.n	8004b28 <_printf_common+0x8c>
 8004ad8:	0023      	movs	r3, r4
 8004ada:	3343      	adds	r3, #67	@ 0x43
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	1e5a      	subs	r2, r3, #1
 8004ae0:	4193      	sbcs	r3, r2
 8004ae2:	6822      	ldr	r2, [r4, #0]
 8004ae4:	0692      	lsls	r2, r2, #26
 8004ae6:	d430      	bmi.n	8004b4a <_printf_common+0xae>
 8004ae8:	0022      	movs	r2, r4
 8004aea:	9901      	ldr	r1, [sp, #4]
 8004aec:	9800      	ldr	r0, [sp, #0]
 8004aee:	9d08      	ldr	r5, [sp, #32]
 8004af0:	3243      	adds	r2, #67	@ 0x43
 8004af2:	47a8      	blx	r5
 8004af4:	3001      	adds	r0, #1
 8004af6:	d025      	beq.n	8004b44 <_printf_common+0xa8>
 8004af8:	2206      	movs	r2, #6
 8004afa:	6823      	ldr	r3, [r4, #0]
 8004afc:	2500      	movs	r5, #0
 8004afe:	4013      	ands	r3, r2
 8004b00:	2b04      	cmp	r3, #4
 8004b02:	d105      	bne.n	8004b10 <_printf_common+0x74>
 8004b04:	6833      	ldr	r3, [r6, #0]
 8004b06:	68e5      	ldr	r5, [r4, #12]
 8004b08:	1aed      	subs	r5, r5, r3
 8004b0a:	43eb      	mvns	r3, r5
 8004b0c:	17db      	asrs	r3, r3, #31
 8004b0e:	401d      	ands	r5, r3
 8004b10:	68a3      	ldr	r3, [r4, #8]
 8004b12:	6922      	ldr	r2, [r4, #16]
 8004b14:	4293      	cmp	r3, r2
 8004b16:	dd01      	ble.n	8004b1c <_printf_common+0x80>
 8004b18:	1a9b      	subs	r3, r3, r2
 8004b1a:	18ed      	adds	r5, r5, r3
 8004b1c:	2600      	movs	r6, #0
 8004b1e:	42b5      	cmp	r5, r6
 8004b20:	d120      	bne.n	8004b64 <_printf_common+0xc8>
 8004b22:	2000      	movs	r0, #0
 8004b24:	e010      	b.n	8004b48 <_printf_common+0xac>
 8004b26:	3501      	adds	r5, #1
 8004b28:	68e3      	ldr	r3, [r4, #12]
 8004b2a:	6832      	ldr	r2, [r6, #0]
 8004b2c:	1a9b      	subs	r3, r3, r2
 8004b2e:	42ab      	cmp	r3, r5
 8004b30:	ddd2      	ble.n	8004ad8 <_printf_common+0x3c>
 8004b32:	0022      	movs	r2, r4
 8004b34:	2301      	movs	r3, #1
 8004b36:	9901      	ldr	r1, [sp, #4]
 8004b38:	9800      	ldr	r0, [sp, #0]
 8004b3a:	9f08      	ldr	r7, [sp, #32]
 8004b3c:	3219      	adds	r2, #25
 8004b3e:	47b8      	blx	r7
 8004b40:	3001      	adds	r0, #1
 8004b42:	d1f0      	bne.n	8004b26 <_printf_common+0x8a>
 8004b44:	2001      	movs	r0, #1
 8004b46:	4240      	negs	r0, r0
 8004b48:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004b4a:	2030      	movs	r0, #48	@ 0x30
 8004b4c:	18e1      	adds	r1, r4, r3
 8004b4e:	3143      	adds	r1, #67	@ 0x43
 8004b50:	7008      	strb	r0, [r1, #0]
 8004b52:	0021      	movs	r1, r4
 8004b54:	1c5a      	adds	r2, r3, #1
 8004b56:	3145      	adds	r1, #69	@ 0x45
 8004b58:	7809      	ldrb	r1, [r1, #0]
 8004b5a:	18a2      	adds	r2, r4, r2
 8004b5c:	3243      	adds	r2, #67	@ 0x43
 8004b5e:	3302      	adds	r3, #2
 8004b60:	7011      	strb	r1, [r2, #0]
 8004b62:	e7c1      	b.n	8004ae8 <_printf_common+0x4c>
 8004b64:	0022      	movs	r2, r4
 8004b66:	2301      	movs	r3, #1
 8004b68:	9901      	ldr	r1, [sp, #4]
 8004b6a:	9800      	ldr	r0, [sp, #0]
 8004b6c:	9f08      	ldr	r7, [sp, #32]
 8004b6e:	321a      	adds	r2, #26
 8004b70:	47b8      	blx	r7
 8004b72:	3001      	adds	r0, #1
 8004b74:	d0e6      	beq.n	8004b44 <_printf_common+0xa8>
 8004b76:	3601      	adds	r6, #1
 8004b78:	e7d1      	b.n	8004b1e <_printf_common+0x82>
	...

08004b7c <_printf_i>:
 8004b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b7e:	b08b      	sub	sp, #44	@ 0x2c
 8004b80:	9206      	str	r2, [sp, #24]
 8004b82:	000a      	movs	r2, r1
 8004b84:	3243      	adds	r2, #67	@ 0x43
 8004b86:	9307      	str	r3, [sp, #28]
 8004b88:	9005      	str	r0, [sp, #20]
 8004b8a:	9203      	str	r2, [sp, #12]
 8004b8c:	7e0a      	ldrb	r2, [r1, #24]
 8004b8e:	000c      	movs	r4, r1
 8004b90:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004b92:	2a78      	cmp	r2, #120	@ 0x78
 8004b94:	d809      	bhi.n	8004baa <_printf_i+0x2e>
 8004b96:	2a62      	cmp	r2, #98	@ 0x62
 8004b98:	d80b      	bhi.n	8004bb2 <_printf_i+0x36>
 8004b9a:	2a00      	cmp	r2, #0
 8004b9c:	d100      	bne.n	8004ba0 <_printf_i+0x24>
 8004b9e:	e0bc      	b.n	8004d1a <_printf_i+0x19e>
 8004ba0:	497b      	ldr	r1, [pc, #492]	@ (8004d90 <_printf_i+0x214>)
 8004ba2:	9104      	str	r1, [sp, #16]
 8004ba4:	2a58      	cmp	r2, #88	@ 0x58
 8004ba6:	d100      	bne.n	8004baa <_printf_i+0x2e>
 8004ba8:	e090      	b.n	8004ccc <_printf_i+0x150>
 8004baa:	0025      	movs	r5, r4
 8004bac:	3542      	adds	r5, #66	@ 0x42
 8004bae:	702a      	strb	r2, [r5, #0]
 8004bb0:	e022      	b.n	8004bf8 <_printf_i+0x7c>
 8004bb2:	0010      	movs	r0, r2
 8004bb4:	3863      	subs	r0, #99	@ 0x63
 8004bb6:	2815      	cmp	r0, #21
 8004bb8:	d8f7      	bhi.n	8004baa <_printf_i+0x2e>
 8004bba:	f7fb faa5 	bl	8000108 <__gnu_thumb1_case_shi>
 8004bbe:	0016      	.short	0x0016
 8004bc0:	fff6001f 	.word	0xfff6001f
 8004bc4:	fff6fff6 	.word	0xfff6fff6
 8004bc8:	001ffff6 	.word	0x001ffff6
 8004bcc:	fff6fff6 	.word	0xfff6fff6
 8004bd0:	fff6fff6 	.word	0xfff6fff6
 8004bd4:	003600a1 	.word	0x003600a1
 8004bd8:	fff60080 	.word	0xfff60080
 8004bdc:	00b2fff6 	.word	0x00b2fff6
 8004be0:	0036fff6 	.word	0x0036fff6
 8004be4:	fff6fff6 	.word	0xfff6fff6
 8004be8:	0084      	.short	0x0084
 8004bea:	0025      	movs	r5, r4
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	3542      	adds	r5, #66	@ 0x42
 8004bf0:	1d11      	adds	r1, r2, #4
 8004bf2:	6019      	str	r1, [r3, #0]
 8004bf4:	6813      	ldr	r3, [r2, #0]
 8004bf6:	702b      	strb	r3, [r5, #0]
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e0a0      	b.n	8004d3e <_printf_i+0x1c2>
 8004bfc:	6818      	ldr	r0, [r3, #0]
 8004bfe:	6809      	ldr	r1, [r1, #0]
 8004c00:	1d02      	adds	r2, r0, #4
 8004c02:	060d      	lsls	r5, r1, #24
 8004c04:	d50b      	bpl.n	8004c1e <_printf_i+0xa2>
 8004c06:	6806      	ldr	r6, [r0, #0]
 8004c08:	601a      	str	r2, [r3, #0]
 8004c0a:	2e00      	cmp	r6, #0
 8004c0c:	da03      	bge.n	8004c16 <_printf_i+0x9a>
 8004c0e:	232d      	movs	r3, #45	@ 0x2d
 8004c10:	9a03      	ldr	r2, [sp, #12]
 8004c12:	4276      	negs	r6, r6
 8004c14:	7013      	strb	r3, [r2, #0]
 8004c16:	4b5e      	ldr	r3, [pc, #376]	@ (8004d90 <_printf_i+0x214>)
 8004c18:	270a      	movs	r7, #10
 8004c1a:	9304      	str	r3, [sp, #16]
 8004c1c:	e018      	b.n	8004c50 <_printf_i+0xd4>
 8004c1e:	6806      	ldr	r6, [r0, #0]
 8004c20:	601a      	str	r2, [r3, #0]
 8004c22:	0649      	lsls	r1, r1, #25
 8004c24:	d5f1      	bpl.n	8004c0a <_printf_i+0x8e>
 8004c26:	b236      	sxth	r6, r6
 8004c28:	e7ef      	b.n	8004c0a <_printf_i+0x8e>
 8004c2a:	6808      	ldr	r0, [r1, #0]
 8004c2c:	6819      	ldr	r1, [r3, #0]
 8004c2e:	c940      	ldmia	r1!, {r6}
 8004c30:	0605      	lsls	r5, r0, #24
 8004c32:	d402      	bmi.n	8004c3a <_printf_i+0xbe>
 8004c34:	0640      	lsls	r0, r0, #25
 8004c36:	d500      	bpl.n	8004c3a <_printf_i+0xbe>
 8004c38:	b2b6      	uxth	r6, r6
 8004c3a:	6019      	str	r1, [r3, #0]
 8004c3c:	4b54      	ldr	r3, [pc, #336]	@ (8004d90 <_printf_i+0x214>)
 8004c3e:	270a      	movs	r7, #10
 8004c40:	9304      	str	r3, [sp, #16]
 8004c42:	2a6f      	cmp	r2, #111	@ 0x6f
 8004c44:	d100      	bne.n	8004c48 <_printf_i+0xcc>
 8004c46:	3f02      	subs	r7, #2
 8004c48:	0023      	movs	r3, r4
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	3343      	adds	r3, #67	@ 0x43
 8004c4e:	701a      	strb	r2, [r3, #0]
 8004c50:	6863      	ldr	r3, [r4, #4]
 8004c52:	60a3      	str	r3, [r4, #8]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	db03      	blt.n	8004c60 <_printf_i+0xe4>
 8004c58:	2104      	movs	r1, #4
 8004c5a:	6822      	ldr	r2, [r4, #0]
 8004c5c:	438a      	bics	r2, r1
 8004c5e:	6022      	str	r2, [r4, #0]
 8004c60:	2e00      	cmp	r6, #0
 8004c62:	d102      	bne.n	8004c6a <_printf_i+0xee>
 8004c64:	9d03      	ldr	r5, [sp, #12]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d00c      	beq.n	8004c84 <_printf_i+0x108>
 8004c6a:	9d03      	ldr	r5, [sp, #12]
 8004c6c:	0030      	movs	r0, r6
 8004c6e:	0039      	movs	r1, r7
 8004c70:	f7fb fada 	bl	8000228 <__aeabi_uidivmod>
 8004c74:	9b04      	ldr	r3, [sp, #16]
 8004c76:	3d01      	subs	r5, #1
 8004c78:	5c5b      	ldrb	r3, [r3, r1]
 8004c7a:	702b      	strb	r3, [r5, #0]
 8004c7c:	0033      	movs	r3, r6
 8004c7e:	0006      	movs	r6, r0
 8004c80:	429f      	cmp	r7, r3
 8004c82:	d9f3      	bls.n	8004c6c <_printf_i+0xf0>
 8004c84:	2f08      	cmp	r7, #8
 8004c86:	d109      	bne.n	8004c9c <_printf_i+0x120>
 8004c88:	6823      	ldr	r3, [r4, #0]
 8004c8a:	07db      	lsls	r3, r3, #31
 8004c8c:	d506      	bpl.n	8004c9c <_printf_i+0x120>
 8004c8e:	6862      	ldr	r2, [r4, #4]
 8004c90:	6923      	ldr	r3, [r4, #16]
 8004c92:	429a      	cmp	r2, r3
 8004c94:	dc02      	bgt.n	8004c9c <_printf_i+0x120>
 8004c96:	2330      	movs	r3, #48	@ 0x30
 8004c98:	3d01      	subs	r5, #1
 8004c9a:	702b      	strb	r3, [r5, #0]
 8004c9c:	9b03      	ldr	r3, [sp, #12]
 8004c9e:	1b5b      	subs	r3, r3, r5
 8004ca0:	6123      	str	r3, [r4, #16]
 8004ca2:	9b07      	ldr	r3, [sp, #28]
 8004ca4:	0021      	movs	r1, r4
 8004ca6:	9300      	str	r3, [sp, #0]
 8004ca8:	9805      	ldr	r0, [sp, #20]
 8004caa:	9b06      	ldr	r3, [sp, #24]
 8004cac:	aa09      	add	r2, sp, #36	@ 0x24
 8004cae:	f7ff fef5 	bl	8004a9c <_printf_common>
 8004cb2:	3001      	adds	r0, #1
 8004cb4:	d148      	bne.n	8004d48 <_printf_i+0x1cc>
 8004cb6:	2001      	movs	r0, #1
 8004cb8:	4240      	negs	r0, r0
 8004cba:	b00b      	add	sp, #44	@ 0x2c
 8004cbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cbe:	2220      	movs	r2, #32
 8004cc0:	6809      	ldr	r1, [r1, #0]
 8004cc2:	430a      	orrs	r2, r1
 8004cc4:	6022      	str	r2, [r4, #0]
 8004cc6:	2278      	movs	r2, #120	@ 0x78
 8004cc8:	4932      	ldr	r1, [pc, #200]	@ (8004d94 <_printf_i+0x218>)
 8004cca:	9104      	str	r1, [sp, #16]
 8004ccc:	0021      	movs	r1, r4
 8004cce:	3145      	adds	r1, #69	@ 0x45
 8004cd0:	700a      	strb	r2, [r1, #0]
 8004cd2:	6819      	ldr	r1, [r3, #0]
 8004cd4:	6822      	ldr	r2, [r4, #0]
 8004cd6:	c940      	ldmia	r1!, {r6}
 8004cd8:	0610      	lsls	r0, r2, #24
 8004cda:	d402      	bmi.n	8004ce2 <_printf_i+0x166>
 8004cdc:	0650      	lsls	r0, r2, #25
 8004cde:	d500      	bpl.n	8004ce2 <_printf_i+0x166>
 8004ce0:	b2b6      	uxth	r6, r6
 8004ce2:	6019      	str	r1, [r3, #0]
 8004ce4:	07d3      	lsls	r3, r2, #31
 8004ce6:	d502      	bpl.n	8004cee <_printf_i+0x172>
 8004ce8:	2320      	movs	r3, #32
 8004cea:	4313      	orrs	r3, r2
 8004cec:	6023      	str	r3, [r4, #0]
 8004cee:	2e00      	cmp	r6, #0
 8004cf0:	d001      	beq.n	8004cf6 <_printf_i+0x17a>
 8004cf2:	2710      	movs	r7, #16
 8004cf4:	e7a8      	b.n	8004c48 <_printf_i+0xcc>
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	6823      	ldr	r3, [r4, #0]
 8004cfa:	4393      	bics	r3, r2
 8004cfc:	6023      	str	r3, [r4, #0]
 8004cfe:	e7f8      	b.n	8004cf2 <_printf_i+0x176>
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	680d      	ldr	r5, [r1, #0]
 8004d04:	1d10      	adds	r0, r2, #4
 8004d06:	6949      	ldr	r1, [r1, #20]
 8004d08:	6018      	str	r0, [r3, #0]
 8004d0a:	6813      	ldr	r3, [r2, #0]
 8004d0c:	062e      	lsls	r6, r5, #24
 8004d0e:	d501      	bpl.n	8004d14 <_printf_i+0x198>
 8004d10:	6019      	str	r1, [r3, #0]
 8004d12:	e002      	b.n	8004d1a <_printf_i+0x19e>
 8004d14:	066d      	lsls	r5, r5, #25
 8004d16:	d5fb      	bpl.n	8004d10 <_printf_i+0x194>
 8004d18:	8019      	strh	r1, [r3, #0]
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	9d03      	ldr	r5, [sp, #12]
 8004d1e:	6123      	str	r3, [r4, #16]
 8004d20:	e7bf      	b.n	8004ca2 <_printf_i+0x126>
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	1d11      	adds	r1, r2, #4
 8004d26:	6019      	str	r1, [r3, #0]
 8004d28:	6815      	ldr	r5, [r2, #0]
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	0028      	movs	r0, r5
 8004d2e:	6862      	ldr	r2, [r4, #4]
 8004d30:	f000 f9cc 	bl	80050cc <memchr>
 8004d34:	2800      	cmp	r0, #0
 8004d36:	d001      	beq.n	8004d3c <_printf_i+0x1c0>
 8004d38:	1b40      	subs	r0, r0, r5
 8004d3a:	6060      	str	r0, [r4, #4]
 8004d3c:	6863      	ldr	r3, [r4, #4]
 8004d3e:	6123      	str	r3, [r4, #16]
 8004d40:	2300      	movs	r3, #0
 8004d42:	9a03      	ldr	r2, [sp, #12]
 8004d44:	7013      	strb	r3, [r2, #0]
 8004d46:	e7ac      	b.n	8004ca2 <_printf_i+0x126>
 8004d48:	002a      	movs	r2, r5
 8004d4a:	6923      	ldr	r3, [r4, #16]
 8004d4c:	9906      	ldr	r1, [sp, #24]
 8004d4e:	9805      	ldr	r0, [sp, #20]
 8004d50:	9d07      	ldr	r5, [sp, #28]
 8004d52:	47a8      	blx	r5
 8004d54:	3001      	adds	r0, #1
 8004d56:	d0ae      	beq.n	8004cb6 <_printf_i+0x13a>
 8004d58:	6823      	ldr	r3, [r4, #0]
 8004d5a:	079b      	lsls	r3, r3, #30
 8004d5c:	d415      	bmi.n	8004d8a <_printf_i+0x20e>
 8004d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d60:	68e0      	ldr	r0, [r4, #12]
 8004d62:	4298      	cmp	r0, r3
 8004d64:	daa9      	bge.n	8004cba <_printf_i+0x13e>
 8004d66:	0018      	movs	r0, r3
 8004d68:	e7a7      	b.n	8004cba <_printf_i+0x13e>
 8004d6a:	0022      	movs	r2, r4
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	9906      	ldr	r1, [sp, #24]
 8004d70:	9805      	ldr	r0, [sp, #20]
 8004d72:	9e07      	ldr	r6, [sp, #28]
 8004d74:	3219      	adds	r2, #25
 8004d76:	47b0      	blx	r6
 8004d78:	3001      	adds	r0, #1
 8004d7a:	d09c      	beq.n	8004cb6 <_printf_i+0x13a>
 8004d7c:	3501      	adds	r5, #1
 8004d7e:	68e3      	ldr	r3, [r4, #12]
 8004d80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d82:	1a9b      	subs	r3, r3, r2
 8004d84:	42ab      	cmp	r3, r5
 8004d86:	dcf0      	bgt.n	8004d6a <_printf_i+0x1ee>
 8004d88:	e7e9      	b.n	8004d5e <_printf_i+0x1e2>
 8004d8a:	2500      	movs	r5, #0
 8004d8c:	e7f7      	b.n	8004d7e <_printf_i+0x202>
 8004d8e:	46c0      	nop			@ (mov r8, r8)
 8004d90:	080053a9 	.word	0x080053a9
 8004d94:	080053ba 	.word	0x080053ba

08004d98 <__sflush_r>:
 8004d98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d9a:	220c      	movs	r2, #12
 8004d9c:	5e8b      	ldrsh	r3, [r1, r2]
 8004d9e:	0005      	movs	r5, r0
 8004da0:	000c      	movs	r4, r1
 8004da2:	071a      	lsls	r2, r3, #28
 8004da4:	d456      	bmi.n	8004e54 <__sflush_r+0xbc>
 8004da6:	684a      	ldr	r2, [r1, #4]
 8004da8:	2a00      	cmp	r2, #0
 8004daa:	dc02      	bgt.n	8004db2 <__sflush_r+0x1a>
 8004dac:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8004dae:	2a00      	cmp	r2, #0
 8004db0:	dd4e      	ble.n	8004e50 <__sflush_r+0xb8>
 8004db2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004db4:	2f00      	cmp	r7, #0
 8004db6:	d04b      	beq.n	8004e50 <__sflush_r+0xb8>
 8004db8:	2200      	movs	r2, #0
 8004dba:	2080      	movs	r0, #128	@ 0x80
 8004dbc:	682e      	ldr	r6, [r5, #0]
 8004dbe:	602a      	str	r2, [r5, #0]
 8004dc0:	001a      	movs	r2, r3
 8004dc2:	0140      	lsls	r0, r0, #5
 8004dc4:	6a21      	ldr	r1, [r4, #32]
 8004dc6:	4002      	ands	r2, r0
 8004dc8:	4203      	tst	r3, r0
 8004dca:	d033      	beq.n	8004e34 <__sflush_r+0x9c>
 8004dcc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004dce:	89a3      	ldrh	r3, [r4, #12]
 8004dd0:	075b      	lsls	r3, r3, #29
 8004dd2:	d506      	bpl.n	8004de2 <__sflush_r+0x4a>
 8004dd4:	6863      	ldr	r3, [r4, #4]
 8004dd6:	1ad2      	subs	r2, r2, r3
 8004dd8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d001      	beq.n	8004de2 <__sflush_r+0x4a>
 8004dde:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004de0:	1ad2      	subs	r2, r2, r3
 8004de2:	2300      	movs	r3, #0
 8004de4:	0028      	movs	r0, r5
 8004de6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004de8:	6a21      	ldr	r1, [r4, #32]
 8004dea:	47b8      	blx	r7
 8004dec:	89a2      	ldrh	r2, [r4, #12]
 8004dee:	1c43      	adds	r3, r0, #1
 8004df0:	d106      	bne.n	8004e00 <__sflush_r+0x68>
 8004df2:	6829      	ldr	r1, [r5, #0]
 8004df4:	291d      	cmp	r1, #29
 8004df6:	d846      	bhi.n	8004e86 <__sflush_r+0xee>
 8004df8:	4b29      	ldr	r3, [pc, #164]	@ (8004ea0 <__sflush_r+0x108>)
 8004dfa:	410b      	asrs	r3, r1
 8004dfc:	07db      	lsls	r3, r3, #31
 8004dfe:	d442      	bmi.n	8004e86 <__sflush_r+0xee>
 8004e00:	2300      	movs	r3, #0
 8004e02:	6063      	str	r3, [r4, #4]
 8004e04:	6923      	ldr	r3, [r4, #16]
 8004e06:	6023      	str	r3, [r4, #0]
 8004e08:	04d2      	lsls	r2, r2, #19
 8004e0a:	d505      	bpl.n	8004e18 <__sflush_r+0x80>
 8004e0c:	1c43      	adds	r3, r0, #1
 8004e0e:	d102      	bne.n	8004e16 <__sflush_r+0x7e>
 8004e10:	682b      	ldr	r3, [r5, #0]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d100      	bne.n	8004e18 <__sflush_r+0x80>
 8004e16:	6560      	str	r0, [r4, #84]	@ 0x54
 8004e18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004e1a:	602e      	str	r6, [r5, #0]
 8004e1c:	2900      	cmp	r1, #0
 8004e1e:	d017      	beq.n	8004e50 <__sflush_r+0xb8>
 8004e20:	0023      	movs	r3, r4
 8004e22:	3344      	adds	r3, #68	@ 0x44
 8004e24:	4299      	cmp	r1, r3
 8004e26:	d002      	beq.n	8004e2e <__sflush_r+0x96>
 8004e28:	0028      	movs	r0, r5
 8004e2a:	f7ff fbf7 	bl	800461c <_free_r>
 8004e2e:	2300      	movs	r3, #0
 8004e30:	6363      	str	r3, [r4, #52]	@ 0x34
 8004e32:	e00d      	b.n	8004e50 <__sflush_r+0xb8>
 8004e34:	2301      	movs	r3, #1
 8004e36:	0028      	movs	r0, r5
 8004e38:	47b8      	blx	r7
 8004e3a:	0002      	movs	r2, r0
 8004e3c:	1c43      	adds	r3, r0, #1
 8004e3e:	d1c6      	bne.n	8004dce <__sflush_r+0x36>
 8004e40:	682b      	ldr	r3, [r5, #0]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d0c3      	beq.n	8004dce <__sflush_r+0x36>
 8004e46:	2b1d      	cmp	r3, #29
 8004e48:	d001      	beq.n	8004e4e <__sflush_r+0xb6>
 8004e4a:	2b16      	cmp	r3, #22
 8004e4c:	d11a      	bne.n	8004e84 <__sflush_r+0xec>
 8004e4e:	602e      	str	r6, [r5, #0]
 8004e50:	2000      	movs	r0, #0
 8004e52:	e01e      	b.n	8004e92 <__sflush_r+0xfa>
 8004e54:	690e      	ldr	r6, [r1, #16]
 8004e56:	2e00      	cmp	r6, #0
 8004e58:	d0fa      	beq.n	8004e50 <__sflush_r+0xb8>
 8004e5a:	680f      	ldr	r7, [r1, #0]
 8004e5c:	600e      	str	r6, [r1, #0]
 8004e5e:	1bba      	subs	r2, r7, r6
 8004e60:	9201      	str	r2, [sp, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	079b      	lsls	r3, r3, #30
 8004e66:	d100      	bne.n	8004e6a <__sflush_r+0xd2>
 8004e68:	694a      	ldr	r2, [r1, #20]
 8004e6a:	60a2      	str	r2, [r4, #8]
 8004e6c:	9b01      	ldr	r3, [sp, #4]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	ddee      	ble.n	8004e50 <__sflush_r+0xb8>
 8004e72:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004e74:	0032      	movs	r2, r6
 8004e76:	001f      	movs	r7, r3
 8004e78:	0028      	movs	r0, r5
 8004e7a:	9b01      	ldr	r3, [sp, #4]
 8004e7c:	6a21      	ldr	r1, [r4, #32]
 8004e7e:	47b8      	blx	r7
 8004e80:	2800      	cmp	r0, #0
 8004e82:	dc07      	bgt.n	8004e94 <__sflush_r+0xfc>
 8004e84:	89a2      	ldrh	r2, [r4, #12]
 8004e86:	2340      	movs	r3, #64	@ 0x40
 8004e88:	2001      	movs	r0, #1
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	b21b      	sxth	r3, r3
 8004e8e:	81a3      	strh	r3, [r4, #12]
 8004e90:	4240      	negs	r0, r0
 8004e92:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004e94:	9b01      	ldr	r3, [sp, #4]
 8004e96:	1836      	adds	r6, r6, r0
 8004e98:	1a1b      	subs	r3, r3, r0
 8004e9a:	9301      	str	r3, [sp, #4]
 8004e9c:	e7e6      	b.n	8004e6c <__sflush_r+0xd4>
 8004e9e:	46c0      	nop			@ (mov r8, r8)
 8004ea0:	dfbffffe 	.word	0xdfbffffe

08004ea4 <_fflush_r>:
 8004ea4:	690b      	ldr	r3, [r1, #16]
 8004ea6:	b570      	push	{r4, r5, r6, lr}
 8004ea8:	0005      	movs	r5, r0
 8004eaa:	000c      	movs	r4, r1
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d102      	bne.n	8004eb6 <_fflush_r+0x12>
 8004eb0:	2500      	movs	r5, #0
 8004eb2:	0028      	movs	r0, r5
 8004eb4:	bd70      	pop	{r4, r5, r6, pc}
 8004eb6:	2800      	cmp	r0, #0
 8004eb8:	d004      	beq.n	8004ec4 <_fflush_r+0x20>
 8004eba:	6a03      	ldr	r3, [r0, #32]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d101      	bne.n	8004ec4 <_fflush_r+0x20>
 8004ec0:	f7ff fa8e 	bl	80043e0 <__sinit>
 8004ec4:	220c      	movs	r2, #12
 8004ec6:	5ea3      	ldrsh	r3, [r4, r2]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d0f1      	beq.n	8004eb0 <_fflush_r+0xc>
 8004ecc:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004ece:	07d2      	lsls	r2, r2, #31
 8004ed0:	d404      	bmi.n	8004edc <_fflush_r+0x38>
 8004ed2:	059b      	lsls	r3, r3, #22
 8004ed4:	d402      	bmi.n	8004edc <_fflush_r+0x38>
 8004ed6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ed8:	f7ff fb9d 	bl	8004616 <__retarget_lock_acquire_recursive>
 8004edc:	0028      	movs	r0, r5
 8004ede:	0021      	movs	r1, r4
 8004ee0:	f7ff ff5a 	bl	8004d98 <__sflush_r>
 8004ee4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ee6:	0005      	movs	r5, r0
 8004ee8:	07db      	lsls	r3, r3, #31
 8004eea:	d4e2      	bmi.n	8004eb2 <_fflush_r+0xe>
 8004eec:	89a3      	ldrh	r3, [r4, #12]
 8004eee:	059b      	lsls	r3, r3, #22
 8004ef0:	d4df      	bmi.n	8004eb2 <_fflush_r+0xe>
 8004ef2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ef4:	f7ff fb90 	bl	8004618 <__retarget_lock_release_recursive>
 8004ef8:	e7db      	b.n	8004eb2 <_fflush_r+0xe>

08004efa <_putc_r>:
 8004efa:	b570      	push	{r4, r5, r6, lr}
 8004efc:	0006      	movs	r6, r0
 8004efe:	000d      	movs	r5, r1
 8004f00:	0014      	movs	r4, r2
 8004f02:	2800      	cmp	r0, #0
 8004f04:	d004      	beq.n	8004f10 <_putc_r+0x16>
 8004f06:	6a03      	ldr	r3, [r0, #32]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d101      	bne.n	8004f10 <_putc_r+0x16>
 8004f0c:	f7ff fa68 	bl	80043e0 <__sinit>
 8004f10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f12:	07db      	lsls	r3, r3, #31
 8004f14:	d405      	bmi.n	8004f22 <_putc_r+0x28>
 8004f16:	89a3      	ldrh	r3, [r4, #12]
 8004f18:	059b      	lsls	r3, r3, #22
 8004f1a:	d402      	bmi.n	8004f22 <_putc_r+0x28>
 8004f1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f1e:	f7ff fb7a 	bl	8004616 <__retarget_lock_acquire_recursive>
 8004f22:	68a3      	ldr	r3, [r4, #8]
 8004f24:	3b01      	subs	r3, #1
 8004f26:	60a3      	str	r3, [r4, #8]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	da05      	bge.n	8004f38 <_putc_r+0x3e>
 8004f2c:	69a2      	ldr	r2, [r4, #24]
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	db12      	blt.n	8004f58 <_putc_r+0x5e>
 8004f32:	b2eb      	uxtb	r3, r5
 8004f34:	2b0a      	cmp	r3, #10
 8004f36:	d00f      	beq.n	8004f58 <_putc_r+0x5e>
 8004f38:	6823      	ldr	r3, [r4, #0]
 8004f3a:	1c5a      	adds	r2, r3, #1
 8004f3c:	6022      	str	r2, [r4, #0]
 8004f3e:	701d      	strb	r5, [r3, #0]
 8004f40:	b2ed      	uxtb	r5, r5
 8004f42:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f44:	07db      	lsls	r3, r3, #31
 8004f46:	d405      	bmi.n	8004f54 <_putc_r+0x5a>
 8004f48:	89a3      	ldrh	r3, [r4, #12]
 8004f4a:	059b      	lsls	r3, r3, #22
 8004f4c:	d402      	bmi.n	8004f54 <_putc_r+0x5a>
 8004f4e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f50:	f7ff fb62 	bl	8004618 <__retarget_lock_release_recursive>
 8004f54:	0028      	movs	r0, r5
 8004f56:	bd70      	pop	{r4, r5, r6, pc}
 8004f58:	0029      	movs	r1, r5
 8004f5a:	0022      	movs	r2, r4
 8004f5c:	0030      	movs	r0, r6
 8004f5e:	f000 f802 	bl	8004f66 <__swbuf_r>
 8004f62:	0005      	movs	r5, r0
 8004f64:	e7ed      	b.n	8004f42 <_putc_r+0x48>

08004f66 <__swbuf_r>:
 8004f66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f68:	0006      	movs	r6, r0
 8004f6a:	000d      	movs	r5, r1
 8004f6c:	0014      	movs	r4, r2
 8004f6e:	2800      	cmp	r0, #0
 8004f70:	d004      	beq.n	8004f7c <__swbuf_r+0x16>
 8004f72:	6a03      	ldr	r3, [r0, #32]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d101      	bne.n	8004f7c <__swbuf_r+0x16>
 8004f78:	f7ff fa32 	bl	80043e0 <__sinit>
 8004f7c:	69a3      	ldr	r3, [r4, #24]
 8004f7e:	60a3      	str	r3, [r4, #8]
 8004f80:	89a3      	ldrh	r3, [r4, #12]
 8004f82:	071b      	lsls	r3, r3, #28
 8004f84:	d502      	bpl.n	8004f8c <__swbuf_r+0x26>
 8004f86:	6923      	ldr	r3, [r4, #16]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d109      	bne.n	8004fa0 <__swbuf_r+0x3a>
 8004f8c:	0021      	movs	r1, r4
 8004f8e:	0030      	movs	r0, r6
 8004f90:	f000 f82c 	bl	8004fec <__swsetup_r>
 8004f94:	2800      	cmp	r0, #0
 8004f96:	d003      	beq.n	8004fa0 <__swbuf_r+0x3a>
 8004f98:	2501      	movs	r5, #1
 8004f9a:	426d      	negs	r5, r5
 8004f9c:	0028      	movs	r0, r5
 8004f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fa0:	6923      	ldr	r3, [r4, #16]
 8004fa2:	6820      	ldr	r0, [r4, #0]
 8004fa4:	b2ef      	uxtb	r7, r5
 8004fa6:	1ac0      	subs	r0, r0, r3
 8004fa8:	6963      	ldr	r3, [r4, #20]
 8004faa:	b2ed      	uxtb	r5, r5
 8004fac:	4283      	cmp	r3, r0
 8004fae:	dc05      	bgt.n	8004fbc <__swbuf_r+0x56>
 8004fb0:	0021      	movs	r1, r4
 8004fb2:	0030      	movs	r0, r6
 8004fb4:	f7ff ff76 	bl	8004ea4 <_fflush_r>
 8004fb8:	2800      	cmp	r0, #0
 8004fba:	d1ed      	bne.n	8004f98 <__swbuf_r+0x32>
 8004fbc:	68a3      	ldr	r3, [r4, #8]
 8004fbe:	3001      	adds	r0, #1
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	60a3      	str	r3, [r4, #8]
 8004fc4:	6823      	ldr	r3, [r4, #0]
 8004fc6:	1c5a      	adds	r2, r3, #1
 8004fc8:	6022      	str	r2, [r4, #0]
 8004fca:	701f      	strb	r7, [r3, #0]
 8004fcc:	6963      	ldr	r3, [r4, #20]
 8004fce:	4283      	cmp	r3, r0
 8004fd0:	d004      	beq.n	8004fdc <__swbuf_r+0x76>
 8004fd2:	89a3      	ldrh	r3, [r4, #12]
 8004fd4:	07db      	lsls	r3, r3, #31
 8004fd6:	d5e1      	bpl.n	8004f9c <__swbuf_r+0x36>
 8004fd8:	2d0a      	cmp	r5, #10
 8004fda:	d1df      	bne.n	8004f9c <__swbuf_r+0x36>
 8004fdc:	0021      	movs	r1, r4
 8004fde:	0030      	movs	r0, r6
 8004fe0:	f7ff ff60 	bl	8004ea4 <_fflush_r>
 8004fe4:	2800      	cmp	r0, #0
 8004fe6:	d0d9      	beq.n	8004f9c <__swbuf_r+0x36>
 8004fe8:	e7d6      	b.n	8004f98 <__swbuf_r+0x32>
	...

08004fec <__swsetup_r>:
 8004fec:	4b2d      	ldr	r3, [pc, #180]	@ (80050a4 <__swsetup_r+0xb8>)
 8004fee:	b570      	push	{r4, r5, r6, lr}
 8004ff0:	0005      	movs	r5, r0
 8004ff2:	6818      	ldr	r0, [r3, #0]
 8004ff4:	000c      	movs	r4, r1
 8004ff6:	2800      	cmp	r0, #0
 8004ff8:	d004      	beq.n	8005004 <__swsetup_r+0x18>
 8004ffa:	6a03      	ldr	r3, [r0, #32]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d101      	bne.n	8005004 <__swsetup_r+0x18>
 8005000:	f7ff f9ee 	bl	80043e0 <__sinit>
 8005004:	230c      	movs	r3, #12
 8005006:	5ee2      	ldrsh	r2, [r4, r3]
 8005008:	0713      	lsls	r3, r2, #28
 800500a:	d423      	bmi.n	8005054 <__swsetup_r+0x68>
 800500c:	06d3      	lsls	r3, r2, #27
 800500e:	d407      	bmi.n	8005020 <__swsetup_r+0x34>
 8005010:	2309      	movs	r3, #9
 8005012:	602b      	str	r3, [r5, #0]
 8005014:	2340      	movs	r3, #64	@ 0x40
 8005016:	2001      	movs	r0, #1
 8005018:	4313      	orrs	r3, r2
 800501a:	81a3      	strh	r3, [r4, #12]
 800501c:	4240      	negs	r0, r0
 800501e:	e03a      	b.n	8005096 <__swsetup_r+0xaa>
 8005020:	0752      	lsls	r2, r2, #29
 8005022:	d513      	bpl.n	800504c <__swsetup_r+0x60>
 8005024:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005026:	2900      	cmp	r1, #0
 8005028:	d008      	beq.n	800503c <__swsetup_r+0x50>
 800502a:	0023      	movs	r3, r4
 800502c:	3344      	adds	r3, #68	@ 0x44
 800502e:	4299      	cmp	r1, r3
 8005030:	d002      	beq.n	8005038 <__swsetup_r+0x4c>
 8005032:	0028      	movs	r0, r5
 8005034:	f7ff faf2 	bl	800461c <_free_r>
 8005038:	2300      	movs	r3, #0
 800503a:	6363      	str	r3, [r4, #52]	@ 0x34
 800503c:	2224      	movs	r2, #36	@ 0x24
 800503e:	89a3      	ldrh	r3, [r4, #12]
 8005040:	4393      	bics	r3, r2
 8005042:	81a3      	strh	r3, [r4, #12]
 8005044:	2300      	movs	r3, #0
 8005046:	6063      	str	r3, [r4, #4]
 8005048:	6923      	ldr	r3, [r4, #16]
 800504a:	6023      	str	r3, [r4, #0]
 800504c:	2308      	movs	r3, #8
 800504e:	89a2      	ldrh	r2, [r4, #12]
 8005050:	4313      	orrs	r3, r2
 8005052:	81a3      	strh	r3, [r4, #12]
 8005054:	6923      	ldr	r3, [r4, #16]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d10b      	bne.n	8005072 <__swsetup_r+0x86>
 800505a:	21a0      	movs	r1, #160	@ 0xa0
 800505c:	2280      	movs	r2, #128	@ 0x80
 800505e:	89a3      	ldrh	r3, [r4, #12]
 8005060:	0089      	lsls	r1, r1, #2
 8005062:	0092      	lsls	r2, r2, #2
 8005064:	400b      	ands	r3, r1
 8005066:	4293      	cmp	r3, r2
 8005068:	d003      	beq.n	8005072 <__swsetup_r+0x86>
 800506a:	0021      	movs	r1, r4
 800506c:	0028      	movs	r0, r5
 800506e:	f000 f863 	bl	8005138 <__smakebuf_r>
 8005072:	230c      	movs	r3, #12
 8005074:	5ee2      	ldrsh	r2, [r4, r3]
 8005076:	2101      	movs	r1, #1
 8005078:	0013      	movs	r3, r2
 800507a:	400b      	ands	r3, r1
 800507c:	420a      	tst	r2, r1
 800507e:	d00b      	beq.n	8005098 <__swsetup_r+0xac>
 8005080:	2300      	movs	r3, #0
 8005082:	60a3      	str	r3, [r4, #8]
 8005084:	6963      	ldr	r3, [r4, #20]
 8005086:	425b      	negs	r3, r3
 8005088:	61a3      	str	r3, [r4, #24]
 800508a:	2000      	movs	r0, #0
 800508c:	6923      	ldr	r3, [r4, #16]
 800508e:	4283      	cmp	r3, r0
 8005090:	d101      	bne.n	8005096 <__swsetup_r+0xaa>
 8005092:	0613      	lsls	r3, r2, #24
 8005094:	d4be      	bmi.n	8005014 <__swsetup_r+0x28>
 8005096:	bd70      	pop	{r4, r5, r6, pc}
 8005098:	0791      	lsls	r1, r2, #30
 800509a:	d400      	bmi.n	800509e <__swsetup_r+0xb2>
 800509c:	6963      	ldr	r3, [r4, #20]
 800509e:	60a3      	str	r3, [r4, #8]
 80050a0:	e7f3      	b.n	800508a <__swsetup_r+0x9e>
 80050a2:	46c0      	nop			@ (mov r8, r8)
 80050a4:	20000038 	.word	0x20000038

080050a8 <_sbrk_r>:
 80050a8:	2300      	movs	r3, #0
 80050aa:	b570      	push	{r4, r5, r6, lr}
 80050ac:	4d06      	ldr	r5, [pc, #24]	@ (80050c8 <_sbrk_r+0x20>)
 80050ae:	0004      	movs	r4, r0
 80050b0:	0008      	movs	r0, r1
 80050b2:	602b      	str	r3, [r5, #0]
 80050b4:	f7fb fd94 	bl	8000be0 <_sbrk>
 80050b8:	1c43      	adds	r3, r0, #1
 80050ba:	d103      	bne.n	80050c4 <_sbrk_r+0x1c>
 80050bc:	682b      	ldr	r3, [r5, #0]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d000      	beq.n	80050c4 <_sbrk_r+0x1c>
 80050c2:	6023      	str	r3, [r4, #0]
 80050c4:	bd70      	pop	{r4, r5, r6, pc}
 80050c6:	46c0      	nop			@ (mov r8, r8)
 80050c8:	200006c8 	.word	0x200006c8

080050cc <memchr>:
 80050cc:	b2c9      	uxtb	r1, r1
 80050ce:	1882      	adds	r2, r0, r2
 80050d0:	4290      	cmp	r0, r2
 80050d2:	d101      	bne.n	80050d8 <memchr+0xc>
 80050d4:	2000      	movs	r0, #0
 80050d6:	4770      	bx	lr
 80050d8:	7803      	ldrb	r3, [r0, #0]
 80050da:	428b      	cmp	r3, r1
 80050dc:	d0fb      	beq.n	80050d6 <memchr+0xa>
 80050de:	3001      	adds	r0, #1
 80050e0:	e7f6      	b.n	80050d0 <memchr+0x4>
	...

080050e4 <__swhatbuf_r>:
 80050e4:	b570      	push	{r4, r5, r6, lr}
 80050e6:	000e      	movs	r6, r1
 80050e8:	001d      	movs	r5, r3
 80050ea:	230e      	movs	r3, #14
 80050ec:	5ec9      	ldrsh	r1, [r1, r3]
 80050ee:	0014      	movs	r4, r2
 80050f0:	b096      	sub	sp, #88	@ 0x58
 80050f2:	2900      	cmp	r1, #0
 80050f4:	da0c      	bge.n	8005110 <__swhatbuf_r+0x2c>
 80050f6:	89b2      	ldrh	r2, [r6, #12]
 80050f8:	2380      	movs	r3, #128	@ 0x80
 80050fa:	0011      	movs	r1, r2
 80050fc:	4019      	ands	r1, r3
 80050fe:	421a      	tst	r2, r3
 8005100:	d114      	bne.n	800512c <__swhatbuf_r+0x48>
 8005102:	2380      	movs	r3, #128	@ 0x80
 8005104:	00db      	lsls	r3, r3, #3
 8005106:	2000      	movs	r0, #0
 8005108:	6029      	str	r1, [r5, #0]
 800510a:	6023      	str	r3, [r4, #0]
 800510c:	b016      	add	sp, #88	@ 0x58
 800510e:	bd70      	pop	{r4, r5, r6, pc}
 8005110:	466a      	mov	r2, sp
 8005112:	f000 f853 	bl	80051bc <_fstat_r>
 8005116:	2800      	cmp	r0, #0
 8005118:	dbed      	blt.n	80050f6 <__swhatbuf_r+0x12>
 800511a:	23f0      	movs	r3, #240	@ 0xf0
 800511c:	9901      	ldr	r1, [sp, #4]
 800511e:	021b      	lsls	r3, r3, #8
 8005120:	4019      	ands	r1, r3
 8005122:	4b04      	ldr	r3, [pc, #16]	@ (8005134 <__swhatbuf_r+0x50>)
 8005124:	18c9      	adds	r1, r1, r3
 8005126:	424b      	negs	r3, r1
 8005128:	4159      	adcs	r1, r3
 800512a:	e7ea      	b.n	8005102 <__swhatbuf_r+0x1e>
 800512c:	2100      	movs	r1, #0
 800512e:	2340      	movs	r3, #64	@ 0x40
 8005130:	e7e9      	b.n	8005106 <__swhatbuf_r+0x22>
 8005132:	46c0      	nop			@ (mov r8, r8)
 8005134:	ffffe000 	.word	0xffffe000

08005138 <__smakebuf_r>:
 8005138:	b5f0      	push	{r4, r5, r6, r7, lr}
 800513a:	2602      	movs	r6, #2
 800513c:	898b      	ldrh	r3, [r1, #12]
 800513e:	0005      	movs	r5, r0
 8005140:	000c      	movs	r4, r1
 8005142:	b085      	sub	sp, #20
 8005144:	4233      	tst	r3, r6
 8005146:	d007      	beq.n	8005158 <__smakebuf_r+0x20>
 8005148:	0023      	movs	r3, r4
 800514a:	3347      	adds	r3, #71	@ 0x47
 800514c:	6023      	str	r3, [r4, #0]
 800514e:	6123      	str	r3, [r4, #16]
 8005150:	2301      	movs	r3, #1
 8005152:	6163      	str	r3, [r4, #20]
 8005154:	b005      	add	sp, #20
 8005156:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005158:	ab03      	add	r3, sp, #12
 800515a:	aa02      	add	r2, sp, #8
 800515c:	f7ff ffc2 	bl	80050e4 <__swhatbuf_r>
 8005160:	9f02      	ldr	r7, [sp, #8]
 8005162:	9001      	str	r0, [sp, #4]
 8005164:	0039      	movs	r1, r7
 8005166:	0028      	movs	r0, r5
 8005168:	f7ff fac4 	bl	80046f4 <_malloc_r>
 800516c:	2800      	cmp	r0, #0
 800516e:	d108      	bne.n	8005182 <__smakebuf_r+0x4a>
 8005170:	220c      	movs	r2, #12
 8005172:	5ea3      	ldrsh	r3, [r4, r2]
 8005174:	059a      	lsls	r2, r3, #22
 8005176:	d4ed      	bmi.n	8005154 <__smakebuf_r+0x1c>
 8005178:	2203      	movs	r2, #3
 800517a:	4393      	bics	r3, r2
 800517c:	431e      	orrs	r6, r3
 800517e:	81a6      	strh	r6, [r4, #12]
 8005180:	e7e2      	b.n	8005148 <__smakebuf_r+0x10>
 8005182:	2380      	movs	r3, #128	@ 0x80
 8005184:	89a2      	ldrh	r2, [r4, #12]
 8005186:	6020      	str	r0, [r4, #0]
 8005188:	4313      	orrs	r3, r2
 800518a:	81a3      	strh	r3, [r4, #12]
 800518c:	9b03      	ldr	r3, [sp, #12]
 800518e:	6120      	str	r0, [r4, #16]
 8005190:	6167      	str	r7, [r4, #20]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d00c      	beq.n	80051b0 <__smakebuf_r+0x78>
 8005196:	0028      	movs	r0, r5
 8005198:	230e      	movs	r3, #14
 800519a:	5ee1      	ldrsh	r1, [r4, r3]
 800519c:	f000 f820 	bl	80051e0 <_isatty_r>
 80051a0:	2800      	cmp	r0, #0
 80051a2:	d005      	beq.n	80051b0 <__smakebuf_r+0x78>
 80051a4:	2303      	movs	r3, #3
 80051a6:	89a2      	ldrh	r2, [r4, #12]
 80051a8:	439a      	bics	r2, r3
 80051aa:	3b02      	subs	r3, #2
 80051ac:	4313      	orrs	r3, r2
 80051ae:	81a3      	strh	r3, [r4, #12]
 80051b0:	89a3      	ldrh	r3, [r4, #12]
 80051b2:	9a01      	ldr	r2, [sp, #4]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	81a3      	strh	r3, [r4, #12]
 80051b8:	e7cc      	b.n	8005154 <__smakebuf_r+0x1c>
	...

080051bc <_fstat_r>:
 80051bc:	2300      	movs	r3, #0
 80051be:	b570      	push	{r4, r5, r6, lr}
 80051c0:	4d06      	ldr	r5, [pc, #24]	@ (80051dc <_fstat_r+0x20>)
 80051c2:	0004      	movs	r4, r0
 80051c4:	0008      	movs	r0, r1
 80051c6:	0011      	movs	r1, r2
 80051c8:	602b      	str	r3, [r5, #0]
 80051ca:	f7fb fce6 	bl	8000b9a <_fstat>
 80051ce:	1c43      	adds	r3, r0, #1
 80051d0:	d103      	bne.n	80051da <_fstat_r+0x1e>
 80051d2:	682b      	ldr	r3, [r5, #0]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d000      	beq.n	80051da <_fstat_r+0x1e>
 80051d8:	6023      	str	r3, [r4, #0]
 80051da:	bd70      	pop	{r4, r5, r6, pc}
 80051dc:	200006c8 	.word	0x200006c8

080051e0 <_isatty_r>:
 80051e0:	2300      	movs	r3, #0
 80051e2:	b570      	push	{r4, r5, r6, lr}
 80051e4:	4d06      	ldr	r5, [pc, #24]	@ (8005200 <_isatty_r+0x20>)
 80051e6:	0004      	movs	r4, r0
 80051e8:	0008      	movs	r0, r1
 80051ea:	602b      	str	r3, [r5, #0]
 80051ec:	f7fb fce3 	bl	8000bb6 <_isatty>
 80051f0:	1c43      	adds	r3, r0, #1
 80051f2:	d103      	bne.n	80051fc <_isatty_r+0x1c>
 80051f4:	682b      	ldr	r3, [r5, #0]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d000      	beq.n	80051fc <_isatty_r+0x1c>
 80051fa:	6023      	str	r3, [r4, #0]
 80051fc:	bd70      	pop	{r4, r5, r6, pc}
 80051fe:	46c0      	nop			@ (mov r8, r8)
 8005200:	200006c8 	.word	0x200006c8

08005204 <_init>:
 8005204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005206:	46c0      	nop			@ (mov r8, r8)
 8005208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800520a:	bc08      	pop	{r3}
 800520c:	469e      	mov	lr, r3
 800520e:	4770      	bx	lr

08005210 <_fini>:
 8005210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005212:	46c0      	nop			@ (mov r8, r8)
 8005214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005216:	bc08      	pop	{r3}
 8005218:	469e      	mov	lr, r3
 800521a:	4770      	bx	lr
