\hypertarget{group__RCCEx__RNG__Clock__Source}{}\doxysection{RNG Clock Source}
\label{group__RCCEx__RNG__Clock__Source}\index{RNG Clock Source@{RNG Clock Source}}
Collaboration diagram for RNG Clock Source\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCCEx__RNG__Clock__Source}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCCEx__RNG__Clock__Source_gac0a1e905022e7887cdb808815597907a}\label{group__RCCEx__RNG__Clock__Source_gac0a1e905022e7887cdb808815597907a}} 
\#define {\bfseries RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+NONE}~0x00000000U
\item 
\mbox{\Hypertarget{group__RCCEx__RNG__Clock__Source_ga600007fdf65479d864fe0144cfbc260f}\label{group__RCCEx__RNG__Clock__Source_ga600007fdf65479d864fe0144cfbc260f}} 
\#define {\bfseries RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+PLL}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1af2495dfbb2dda93bc3b8f8a88ea1a}{RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+1}}
\item 
\mbox{\Hypertarget{group__RCCEx__RNG__Clock__Source_ga636e63cf17475059091a1c1d8633f37f}\label{group__RCCEx__RNG__Clock__Source_ga636e63cf17475059091a1c1d8633f37f}} 
\#define {\bfseries RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+MSI}~RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
