// Seed: 647652635
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output logic id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    input tri1 id_7,
    output logic id_8
);
  always @(posedge id_1 or posedge -1) id_8 <= !id_0;
  always @(negedge -1 or 1) begin : LABEL_0
    id_2 <= 1;
  end
  logic id_10, id_11, id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12
  );
endmodule
