{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 16:52:14 2018 " "Info: Processing started: Tue May 29 16:52:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA1BIT -c ULA1BIT --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA1BIT -c ULA1BIT --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compon.vhd 18 4 " "Info: Found 18 design units, including 4 entities, in source file compon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compon-som " "Info: Found design unit 1: compon-som" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 compon-subt " "Info: Found design unit 2: compon-subt" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 aritimetica " "Info: Found design unit 3: aritimetica" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 compon-decod " "Info: Found design unit 4: compon-decod" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 decodificador " "Info: Found design unit 5: decodificador" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 91 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 compon-not_1 " "Info: Found design unit 6: compon-not_1" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 106 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 compon-and_1 " "Info: Found design unit 7: compon-and_1" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 118 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 compon-nand_1 " "Info: Found design unit 8: compon-nand_1" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 130 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 compon-or_1 " "Info: Found design unit 9: compon-or_1" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 142 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 compon-or_2 " "Info: Found design unit 10: compon-or_2" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 154 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 compon-nor_1 " "Info: Found design unit 11: compon-nor_1" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 166 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 compon-xor_1 " "Info: Found design unit 12: compon-xor_1" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 178 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 compon-xnor_1 " "Info: Found design unit 13: compon-xnor_1" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 190 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 logica " "Info: Found design unit 14: logica" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 202 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compon " "Info: Found entity 1: compon" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 arithm " "Info: Found entity 2: arithm" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 decodif " "Info: Found entity 3: decodif" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 66 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 logic " "Info: Found entity 4: logic" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 100 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1BIT-des " "Info: Found design unit 1: ULA1BIT-des" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/ULA1BIT.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ULA1BIT " "Info: Found entity 1: ULA1BIT" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/ULA1BIT.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "compon " "Info: Elaborating entity \"compon\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 16:52:16 2018 " "Info: Processing ended: Tue May 29 16:52:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
