<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="168,001.666 ns"></ZoomStartTime>
      <ZoomEndTime time="178,361.667 ns"></ZoomEndTime>
      <Cursor1Time time="176,635.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="299"></NameColumnWidth>
      <ValueColumnWidth column_width="97"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="31" />
   <wvobject type="logic" fp_name="/testbench/btnStep">
      <obj_property name="ElementShortName">btnStep</obj_property>
      <obj_property name="ObjectShortName">btnStep</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/swInstrNCycle">
      <obj_property name="ElementShortName">swInstrNCycle</obj_property>
      <obj_property name="ObjectShortName">swInstrNCycle</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/swStepNRun">
      <obj_property name="ElementShortName">swStepNRun</obj_property>
      <obj_property name="ObjectShortName">swStepNRun</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/swEnableBreakpoint">
      <obj_property name="ElementShortName">swEnableBreakpoint</obj_property>
      <obj_property name="ObjectShortName">swEnableBreakpoint</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/inst_generated/i_asyncRamSpecialClock">
      <obj_property name="ElementShortName">i_asyncRamSpecialClock</obj_property>
      <obj_property name="ObjectShortName">i_asyncRamSpecialClock</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/inst_generated/i_asyncEEPROMSpecialClock">
      <obj_property name="ElementShortName">i_asyncEEPROMSpecialClock</obj_property>
      <obj_property name="ObjectShortName">i_asyncEEPROMSpecialClock</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/resetn">
      <obj_property name="ElementShortName">resetn</obj_property>
      <obj_property name="ObjectShortName">resetn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/inst_generated/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/inst_generated/halt">
      <obj_property name="ElementShortName">halt</obj_property>
      <obj_property name="ObjectShortName">halt</obj_property>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus196">
      <obj_property name="label">r_step</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ControlA2">
         <obj_property name="ElementShortName">ControlA2</obj_property>
         <obj_property name="ObjectShortName">ControlA2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ControlA1">
         <obj_property name="ElementShortName">ControlA1</obj_property>
         <obj_property name="ObjectShortName">ControlA1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ControlA0">
         <obj_property name="ElementShortName">ControlA0</obj_property>
         <obj_property name="ObjectShortName">ControlA0</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus36">
      <obj_property name="label">pc</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc15">
         <obj_property name="ElementShortName">MemoryPc15</obj_property>
         <obj_property name="ObjectShortName">MemoryPc15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc14">
         <obj_property name="ElementShortName">MemoryPc14</obj_property>
         <obj_property name="ObjectShortName">MemoryPc14</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc13">
         <obj_property name="ElementShortName">MemoryPc13</obj_property>
         <obj_property name="ObjectShortName">MemoryPc13</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc12">
         <obj_property name="ElementShortName">MemoryPc12</obj_property>
         <obj_property name="ObjectShortName">MemoryPc12</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc11">
         <obj_property name="ElementShortName">MemoryPc11</obj_property>
         <obj_property name="ObjectShortName">MemoryPc11</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc10">
         <obj_property name="ElementShortName">MemoryPc10</obj_property>
         <obj_property name="ObjectShortName">MemoryPc10</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc9">
         <obj_property name="ElementShortName">MemoryPc9</obj_property>
         <obj_property name="ObjectShortName">MemoryPc9</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc8">
         <obj_property name="ElementShortName">MemoryPc8</obj_property>
         <obj_property name="ObjectShortName">MemoryPc8</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc7">
         <obj_property name="ElementShortName">MemoryPc7</obj_property>
         <obj_property name="ObjectShortName">MemoryPc7</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc6">
         <obj_property name="ElementShortName">MemoryPc6</obj_property>
         <obj_property name="ObjectShortName">MemoryPc6</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc5">
         <obj_property name="ElementShortName">MemoryPc5</obj_property>
         <obj_property name="ObjectShortName">MemoryPc5</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc4">
         <obj_property name="ElementShortName">MemoryPc4</obj_property>
         <obj_property name="ObjectShortName">MemoryPc4</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc3">
         <obj_property name="ElementShortName">MemoryPc3</obj_property>
         <obj_property name="ObjectShortName">MemoryPc3</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc2">
         <obj_property name="ElementShortName">MemoryPc2</obj_property>
         <obj_property name="ObjectShortName">MemoryPc2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc1">
         <obj_property name="ElementShortName">MemoryPc1</obj_property>
         <obj_property name="ObjectShortName">MemoryPc1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryPc0">
         <obj_property name="ElementShortName">MemoryPc0</obj_property>
         <obj_property name="ObjectShortName">MemoryPc0</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus368">
      <obj_property name="label">r0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR07">
         <obj_property name="ElementShortName">RegsetR07</obj_property>
         <obj_property name="ObjectShortName">RegsetR07</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR06">
         <obj_property name="ElementShortName">RegsetR06</obj_property>
         <obj_property name="ObjectShortName">RegsetR06</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR05">
         <obj_property name="ElementShortName">RegsetR05</obj_property>
         <obj_property name="ObjectShortName">RegsetR05</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR04">
         <obj_property name="ElementShortName">RegsetR04</obj_property>
         <obj_property name="ObjectShortName">RegsetR04</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR03">
         <obj_property name="ElementShortName">RegsetR03</obj_property>
         <obj_property name="ObjectShortName">RegsetR03</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR02">
         <obj_property name="ElementShortName">RegsetR02</obj_property>
         <obj_property name="ObjectShortName">RegsetR02</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR01">
         <obj_property name="ElementShortName">RegsetR01</obj_property>
         <obj_property name="ObjectShortName">RegsetR01</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR00">
         <obj_property name="ElementShortName">RegsetR00</obj_property>
         <obj_property name="ObjectShortName">RegsetR00</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus359">
      <obj_property name="label">r1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR17">
         <obj_property name="ElementShortName">RegsetR17</obj_property>
         <obj_property name="ObjectShortName">RegsetR17</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR16">
         <obj_property name="ElementShortName">RegsetR16</obj_property>
         <obj_property name="ObjectShortName">RegsetR16</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR15">
         <obj_property name="ElementShortName">RegsetR15</obj_property>
         <obj_property name="ObjectShortName">RegsetR15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR14">
         <obj_property name="ElementShortName">RegsetR14</obj_property>
         <obj_property name="ObjectShortName">RegsetR14</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR13">
         <obj_property name="ElementShortName">RegsetR13</obj_property>
         <obj_property name="ObjectShortName">RegsetR13</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR12">
         <obj_property name="ElementShortName">RegsetR12</obj_property>
         <obj_property name="ObjectShortName">RegsetR12</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR11">
         <obj_property name="ElementShortName">RegsetR11</obj_property>
         <obj_property name="ObjectShortName">RegsetR11</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/RegsetR10">
         <obj_property name="ElementShortName">RegsetR10</obj_property>
         <obj_property name="ObjectShortName">RegsetR10</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus140">
      <obj_property name="label">bus</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus7">
         <obj_property name="ElementShortName">Bus7</obj_property>
         <obj_property name="ObjectShortName">Bus7</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus6">
         <obj_property name="ElementShortName">Bus6</obj_property>
         <obj_property name="ObjectShortName">Bus6</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus5">
         <obj_property name="ElementShortName">Bus5</obj_property>
         <obj_property name="ObjectShortName">Bus5</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus4">
         <obj_property name="ElementShortName">Bus4</obj_property>
         <obj_property name="ObjectShortName">Bus4</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus3">
         <obj_property name="ElementShortName">Bus3</obj_property>
         <obj_property name="ObjectShortName">Bus3</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus2">
         <obj_property name="ElementShortName">Bus2</obj_property>
         <obj_property name="ObjectShortName">Bus2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus1">
         <obj_property name="ElementShortName">Bus1</obj_property>
         <obj_property name="ObjectShortName">Bus1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus0">
         <obj_property name="ElementShortName">Bus0</obj_property>
         <obj_property name="ObjectShortName">Bus0</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/inst_generated/inst_triBusBus0/i_noe">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">i_noe[7:0]</obj_property>
      <obj_property name="ObjectShortName">i_noe[7:0]</obj_property>
      <obj_property name="label">bus_noe</obj_property>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus405">
      <obj_property name="label">controlAddress</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ControlA14">
         <obj_property name="ElementShortName">ControlA14</obj_property>
         <obj_property name="ObjectShortName">ControlA14</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ControlA13">
         <obj_property name="ElementShortName">ControlA13</obj_property>
         <obj_property name="ObjectShortName">ControlA13</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ControlA12">
         <obj_property name="ElementShortName">ControlA12</obj_property>
         <obj_property name="ObjectShortName">ControlA12</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ControlA11">
         <obj_property name="ElementShortName">ControlA11</obj_property>
         <obj_property name="ObjectShortName">ControlA11</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ControlA10">
         <obj_property name="ElementShortName">ControlA10</obj_property>
         <obj_property name="ObjectShortName">ControlA10</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ControlA9">
         <obj_property name="ElementShortName">ControlA9</obj_property>
         <obj_property name="ObjectShortName">ControlA9</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ControlA8">
         <obj_property name="ElementShortName">ControlA8</obj_property>
         <obj_property name="ObjectShortName">ControlA8</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ControlA7">
         <obj_property name="ElementShortName">ControlA7</obj_property>
         <obj_property name="ObjectShortName">ControlA7</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ControlA6">
         <obj_property name="ElementShortName">ControlA6</obj_property>
         <obj_property name="ObjectShortName">ControlA6</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ControlA2">
         <obj_property name="ElementShortName">ControlA2</obj_property>
         <obj_property name="ObjectShortName">ControlA2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ControlA1">
         <obj_property name="ElementShortName">ControlA1</obj_property>
         <obj_property name="ObjectShortName">ControlA1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ControlA0">
         <obj_property name="ElementShortName">ControlA0</obj_property>
         <obj_property name="ObjectShortName">ControlA0</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus534">
      <obj_property name="label">sp</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port15">
         <obj_property name="ElementShortName">port15</obj_property>
         <obj_property name="ObjectShortName">port15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port16">
         <obj_property name="ElementShortName">port16</obj_property>
         <obj_property name="ObjectShortName">port16</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port17">
         <obj_property name="ElementShortName">port17</obj_property>
         <obj_property name="ObjectShortName">port17</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port18">
         <obj_property name="ElementShortName">port18</obj_property>
         <obj_property name="ObjectShortName">port18</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port19">
         <obj_property name="ElementShortName">port19</obj_property>
         <obj_property name="ObjectShortName">port19</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port20">
         <obj_property name="ElementShortName">port20</obj_property>
         <obj_property name="ObjectShortName">port20</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port21">
         <obj_property name="ElementShortName">port21</obj_property>
         <obj_property name="ObjectShortName">port21</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port22">
         <obj_property name="ElementShortName">port22</obj_property>
         <obj_property name="ObjectShortName">port22</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group218">
      <obj_property name="label">control</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlAluYWEN">
         <obj_property name="ElementShortName">ctrlAluYWEN</obj_property>
         <obj_property name="ObjectShortName">ctrlAluYWEN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlAluOEN">
         <obj_property name="ElementShortName">ctrlAluOEN</obj_property>
         <obj_property name="ObjectShortName">ctrlAluOEN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlReg0WEN">
         <obj_property name="ElementShortName">ctrlReg0WEN</obj_property>
         <obj_property name="ObjectShortName">ctrlReg0WEN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlReg1WEN">
         <obj_property name="ElementShortName">ctrlReg1WEN</obj_property>
         <obj_property name="ObjectShortName">ctrlReg1WEN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlRegAluSel">
         <obj_property name="ElementShortName">ctrlRegAluSel</obj_property>
         <obj_property name="ObjectShortName">ctrlRegAluSel</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlReg0BusOEN">
         <obj_property name="ElementShortName">ctrlReg0BusOEN</obj_property>
         <obj_property name="ObjectShortName">ctrlReg0BusOEN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlReg1BusOEN">
         <obj_property name="ElementShortName">ctrlReg1BusOEN</obj_property>
         <obj_property name="ObjectShortName">ctrlReg1BusOEN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlMemPCLoadN">
         <obj_property name="ElementShortName">ctrlMemPCLoadN</obj_property>
         <obj_property name="ObjectShortName">ctrlMemPCLoadN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlMemSPUp">
         <obj_property name="ElementShortName">ctrlMemSPUp</obj_property>
         <obj_property name="ObjectShortName">ctrlMemSPUp</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlMemSPEnN">
         <obj_property name="ElementShortName">ctrlMemSPEnN</obj_property>
         <obj_property name="ObjectShortName">ctrlMemSPEnN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlMemInstrWEN">
         <obj_property name="ElementShortName">ctrlMemInstrWEN</obj_property>
         <obj_property name="ObjectShortName">ctrlMemInstrWEN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlMemInstrOEN">
         <obj_property name="ElementShortName">ctrlMemInstrOEN</obj_property>
         <obj_property name="ObjectShortName">ctrlMemInstrOEN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlMemMar0WEN">
         <obj_property name="ElementShortName">ctrlMemMar0WEN</obj_property>
         <obj_property name="ObjectShortName">ctrlMemMar0WEN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlMemMar1WEN">
         <obj_property name="ElementShortName">ctrlMemMar1WEN</obj_property>
         <obj_property name="ObjectShortName">ctrlMemMar1WEN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlMemInstrImmToRamAddr">
         <obj_property name="ElementShortName">ctrlMemInstrImmToRamAddr</obj_property>
         <obj_property name="ObjectShortName">ctrlMemInstrImmToRamAddr</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlMemRamWEN">
         <obj_property name="ElementShortName">ctrlMemRamWEN</obj_property>
         <obj_property name="ObjectShortName">ctrlMemRamWEN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlMemRamOEN">
         <obj_property name="ElementShortName">ctrlMemRamOEN</obj_property>
         <obj_property name="ObjectShortName">ctrlMemRamOEN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlMemPCEnN">
         <obj_property name="ElementShortName">ctrlMemPCEnN</obj_property>
         <obj_property name="ObjectShortName">ctrlMemPCEnN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlMemPCFromImm">
         <obj_property name="ElementShortName">ctrlMemPCFromImm</obj_property>
         <obj_property name="ObjectShortName">ctrlMemPCFromImm</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlMemPCToRamN">
         <obj_property name="ElementShortName">ctrlMemPCToRamN</obj_property>
         <obj_property name="ObjectShortName">ctrlMemPCToRamN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlInstrFinishedN">
         <obj_property name="ElementShortName">ctrlInstrFinishedN</obj_property>
         <obj_property name="ObjectShortName">ctrlInstrFinishedN</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/testbench/inst_generated/inst_microCodeRom/addra">
         <obj_property name="ElementShortName">addra[14:0]</obj_property>
         <obj_property name="ObjectShortName">addra[14:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlAluOp0">
         <obj_property name="ElementShortName">ctrlAluOp0</obj_property>
         <obj_property name="ObjectShortName">ctrlAluOp0</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlAluOp1">
         <obj_property name="ElementShortName">ctrlAluOp1</obj_property>
         <obj_property name="ObjectShortName">ctrlAluOp1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/ctrlAluSub">
         <obj_property name="ElementShortName">ctrlAluSub</obj_property>
         <obj_property name="ObjectShortName">ctrlAluSub</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus228">
      <obj_property name="label">r_instr</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port15">
         <obj_property name="ElementShortName">port15</obj_property>
         <obj_property name="ObjectShortName">port15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port16">
         <obj_property name="ElementShortName">port16</obj_property>
         <obj_property name="ObjectShortName">port16</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port17">
         <obj_property name="ElementShortName">port17</obj_property>
         <obj_property name="ObjectShortName">port17</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port18">
         <obj_property name="ElementShortName">port18</obj_property>
         <obj_property name="ObjectShortName">port18</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port19">
         <obj_property name="ElementShortName">port19</obj_property>
         <obj_property name="ObjectShortName">port19</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port20">
         <obj_property name="ElementShortName">port20</obj_property>
         <obj_property name="ObjectShortName">port20</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port21">
         <obj_property name="ElementShortName">port21</obj_property>
         <obj_property name="ObjectShortName">port21</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port22">
         <obj_property name="ElementShortName">port22</obj_property>
         <obj_property name="ObjectShortName">port22</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus350">
      <obj_property name="label">instrImm</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm15">
         <obj_property name="ElementShortName">MemoryInstrImm15</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm14">
         <obj_property name="ElementShortName">MemoryInstrImm14</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm14</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm13">
         <obj_property name="ElementShortName">MemoryInstrImm13</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm13</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm12">
         <obj_property name="ElementShortName">MemoryInstrImm12</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm12</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm11">
         <obj_property name="ElementShortName">MemoryInstrImm11</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm11</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm10">
         <obj_property name="ElementShortName">MemoryInstrImm10</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm10</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm9">
         <obj_property name="ElementShortName">MemoryInstrImm9</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm9</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm8">
         <obj_property name="ElementShortName">MemoryInstrImm8</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm8</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm7">
         <obj_property name="ElementShortName">MemoryInstrImm7</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm7</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm6">
         <obj_property name="ElementShortName">MemoryInstrImm6</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm6</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm5">
         <obj_property name="ElementShortName">MemoryInstrImm5</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm5</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm4">
         <obj_property name="ElementShortName">MemoryInstrImm4</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm4</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm3">
         <obj_property name="ElementShortName">MemoryInstrImm3</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm3</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm2">
         <obj_property name="ElementShortName">MemoryInstrImm2</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm1">
         <obj_property name="ElementShortName">MemoryInstrImm1</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MemoryInstrImm0">
         <obj_property name="ElementShortName">MemoryInstrImm0</obj_property>
         <obj_property name="ObjectShortName">MemoryInstrImm0</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus413">
      <obj_property name="label">flagsOut</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U97/port19">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port19</obj_property>
         <obj_property name="ObjectShortName">port19</obj_property>
         <obj_property name="label">overflow</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U97/port20">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port20</obj_property>
         <obj_property name="ObjectShortName">port20</obj_property>
         <obj_property name="label">carry</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U97/port21">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port21</obj_property>
         <obj_property name="ObjectShortName">port21</obj_property>
         <obj_property name="label">zero</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U97/port22">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port22</obj_property>
         <obj_property name="ObjectShortName">port22</obj_property>
         <obj_property name="label">negative</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus443">
      <obj_property name="label">output</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port19">
         <obj_property name="ElementShortName">port19</obj_property>
         <obj_property name="ObjectShortName">port19</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port16">
         <obj_property name="ElementShortName">port16</obj_property>
         <obj_property name="ObjectShortName">port16</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port15">
         <obj_property name="ElementShortName">port15</obj_property>
         <obj_property name="ObjectShortName">port15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port12">
         <obj_property name="ElementShortName">port12</obj_property>
         <obj_property name="ObjectShortName">port12</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port9">
         <obj_property name="ElementShortName">port9</obj_property>
         <obj_property name="ObjectShortName">port9</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port6">
         <obj_property name="ElementShortName">port6</obj_property>
         <obj_property name="ObjectShortName">port6</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port5">
         <obj_property name="ElementShortName">port5</obj_property>
         <obj_property name="ObjectShortName">port5</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port2">
         <obj_property name="ElementShortName">port2</obj_property>
         <obj_property name="ObjectShortName">port2</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus551">
      <obj_property name="label">mar</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port15">
         <obj_property name="ElementShortName">port15</obj_property>
         <obj_property name="ObjectShortName">port15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port16">
         <obj_property name="ElementShortName">port16</obj_property>
         <obj_property name="ObjectShortName">port16</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port17">
         <obj_property name="ElementShortName">port17</obj_property>
         <obj_property name="ObjectShortName">port17</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port18">
         <obj_property name="ElementShortName">port18</obj_property>
         <obj_property name="ObjectShortName">port18</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port19">
         <obj_property name="ElementShortName">port19</obj_property>
         <obj_property name="ObjectShortName">port19</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port20">
         <obj_property name="ElementShortName">port20</obj_property>
         <obj_property name="ObjectShortName">port20</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port21">
         <obj_property name="ElementShortName">port21</obj_property>
         <obj_property name="ObjectShortName">port21</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port22">
         <obj_property name="ElementShortName">port22</obj_property>
         <obj_property name="ObjectShortName">port22</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port15">
         <obj_property name="ElementShortName">port15</obj_property>
         <obj_property name="ObjectShortName">port15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port16">
         <obj_property name="ElementShortName">port16</obj_property>
         <obj_property name="ObjectShortName">port16</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port17">
         <obj_property name="ElementShortName">port17</obj_property>
         <obj_property name="ObjectShortName">port17</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port18">
         <obj_property name="ElementShortName">port18</obj_property>
         <obj_property name="ObjectShortName">port18</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port19">
         <obj_property name="ElementShortName">port19</obj_property>
         <obj_property name="ObjectShortName">port19</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port20">
         <obj_property name="ElementShortName">port20</obj_property>
         <obj_property name="ObjectShortName">port20</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port21">
         <obj_property name="ElementShortName">port21</obj_property>
         <obj_property name="ObjectShortName">port21</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port22">
         <obj_property name="ElementShortName">port22</obj_property>
         <obj_property name="ObjectShortName">port22</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group558">
      <obj_property name="label">ram</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U77/inst_mem/clka">
         <obj_property name="ElementShortName">clka</obj_property>
         <obj_property name="ObjectShortName">clka</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U77/inst_mem/ena">
         <obj_property name="ElementShortName">ena</obj_property>
         <obj_property name="ObjectShortName">ena</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U77/inst_mem/wea[0]">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[0]</obj_property>
         <obj_property name="ObjectShortName">[0]</obj_property>
         <obj_property name="label">wea</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/testbench/inst_generated/inst_U77/inst_mem/addra">
         <obj_property name="ElementShortName">addra[16:0]</obj_property>
         <obj_property name="ObjectShortName">addra[16:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/testbench/inst_generated/inst_U77/inst_mem/dina">
         <obj_property name="ElementShortName">dina[7:0]</obj_property>
         <obj_property name="ObjectShortName">dina[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/testbench/inst_generated/inst_U77/inst_mem/douta">
         <obj_property name="ElementShortName">douta[7:0]</obj_property>
         <obj_property name="ObjectShortName">douta[7:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group565">
      <obj_property name="label">ram2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U100/inst_mem/clka">
         <obj_property name="ElementShortName">clka</obj_property>
         <obj_property name="ObjectShortName">clka</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U100/inst_mem/ena">
         <obj_property name="ElementShortName">ena</obj_property>
         <obj_property name="ObjectShortName">ena</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U100/inst_mem/wea[0]">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[0]</obj_property>
         <obj_property name="ObjectShortName">[0]</obj_property>
         <obj_property name="label">wea</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/testbench/inst_generated/inst_U100/inst_mem/addra">
         <obj_property name="ElementShortName">addra[16:0]</obj_property>
         <obj_property name="ObjectShortName">addra[16:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/testbench/inst_generated/inst_U100/inst_mem/dina">
         <obj_property name="ElementShortName">dina[7:0]</obj_property>
         <obj_property name="ObjectShortName">dina[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/testbench/inst_generated/inst_U100/inst_mem/douta">
         <obj_property name="ElementShortName">douta[7:0]</obj_property>
         <obj_property name="ObjectShortName">douta[7:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group216">
      <obj_property name="label">pc</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="vbus" fp_name="vbus211">
         <obj_property name="label">pcIn[15:8]</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port10">
            <obj_property name="ElementShortName">port10</obj_property>
            <obj_property name="ObjectShortName">port10</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port9">
            <obj_property name="ElementShortName">port9</obj_property>
            <obj_property name="ObjectShortName">port9</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port8">
            <obj_property name="ElementShortName">port8</obj_property>
            <obj_property name="ObjectShortName">port8</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port7">
            <obj_property name="ElementShortName">port7</obj_property>
            <obj_property name="ObjectShortName">port7</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port6">
            <obj_property name="ElementShortName">port6</obj_property>
            <obj_property name="ObjectShortName">port6</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port5">
            <obj_property name="ElementShortName">port5</obj_property>
            <obj_property name="ObjectShortName">port5</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port4">
            <obj_property name="ElementShortName">port4</obj_property>
            <obj_property name="ObjectShortName">port4</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port3">
            <obj_property name="ElementShortName">port3</obj_property>
            <obj_property name="ObjectShortName">port3</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port2">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port2</obj_property>
         <obj_property name="ObjectShortName">port2</obj_property>
         <obj_property name="label">s1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port1">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port1</obj_property>
         <obj_property name="ObjectShortName">port1</obj_property>
         <obj_property name="label">s0</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port11">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port11</obj_property>
         <obj_property name="ObjectShortName">port11</obj_property>
         <obj_property name="label">~ent</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port23">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port23</obj_property>
         <obj_property name="ObjectShortName">port23</obj_property>
         <obj_property name="label">~enp</obj_property>
      </wvobject>
      <wvobject type="vbus" fp_name="vbus225">
         <obj_property name="label">pcIn[7:0]</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port10">
            <obj_property name="ElementShortName">port10</obj_property>
            <obj_property name="ObjectShortName">port10</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port9">
            <obj_property name="ElementShortName">port9</obj_property>
            <obj_property name="ObjectShortName">port9</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port8">
            <obj_property name="ElementShortName">port8</obj_property>
            <obj_property name="ObjectShortName">port8</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port7">
            <obj_property name="ElementShortName">port7</obj_property>
            <obj_property name="ObjectShortName">port7</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port6">
            <obj_property name="ElementShortName">port6</obj_property>
            <obj_property name="ObjectShortName">port6</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port5">
            <obj_property name="ElementShortName">port5</obj_property>
            <obj_property name="ObjectShortName">port5</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port4">
            <obj_property name="ElementShortName">port4</obj_property>
            <obj_property name="ObjectShortName">port4</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port3">
            <obj_property name="ElementShortName">port3</obj_property>
            <obj_property name="ObjectShortName">port3</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port2">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port2</obj_property>
         <obj_property name="ObjectShortName">port2</obj_property>
         <obj_property name="label">s1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port1">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port1</obj_property>
         <obj_property name="ObjectShortName">port1</obj_property>
         <obj_property name="label">s0</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port11">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port11</obj_property>
         <obj_property name="ObjectShortName">port11</obj_property>
         <obj_property name="label">~ent</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port23">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port23</obj_property>
         <obj_property name="ObjectShortName">port23</obj_property>
         <obj_property name="label">~enp</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus424">
      <obj_property name="label">alu_a</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/AluA7">
         <obj_property name="ElementShortName">AluA7</obj_property>
         <obj_property name="ObjectShortName">AluA7</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/AluA6">
         <obj_property name="ElementShortName">AluA6</obj_property>
         <obj_property name="ObjectShortName">AluA6</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/AluA5">
         <obj_property name="ElementShortName">AluA5</obj_property>
         <obj_property name="ObjectShortName">AluA5</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/AluA4">
         <obj_property name="ElementShortName">AluA4</obj_property>
         <obj_property name="ObjectShortName">AluA4</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/AluA3">
         <obj_property name="ElementShortName">AluA3</obj_property>
         <obj_property name="ObjectShortName">AluA3</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/AluA2">
         <obj_property name="ElementShortName">AluA2</obj_property>
         <obj_property name="ObjectShortName">AluA2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/AluA1">
         <obj_property name="ElementShortName">AluA1</obj_property>
         <obj_property name="ObjectShortName">AluA1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/AluA0">
         <obj_property name="ElementShortName">AluA0</obj_property>
         <obj_property name="ObjectShortName">AluA0</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus2953">
      <obj_property name="label">alu_y</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port15">
         <obj_property name="ElementShortName">port15</obj_property>
         <obj_property name="ObjectShortName">port15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port16">
         <obj_property name="ElementShortName">port16</obj_property>
         <obj_property name="ObjectShortName">port16</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port17">
         <obj_property name="ElementShortName">port17</obj_property>
         <obj_property name="ObjectShortName">port17</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port18">
         <obj_property name="ElementShortName">port18</obj_property>
         <obj_property name="ObjectShortName">port18</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port19">
         <obj_property name="ElementShortName">port19</obj_property>
         <obj_property name="ObjectShortName">port19</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port20">
         <obj_property name="ElementShortName">port20</obj_property>
         <obj_property name="ObjectShortName">port20</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port21">
         <obj_property name="ElementShortName">port21</obj_property>
         <obj_property name="ObjectShortName">port21</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port22">
         <obj_property name="ElementShortName">port22</obj_property>
         <obj_property name="ObjectShortName">port22</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port13">
      <obj_property name="ElementShortName">port13</obj_property>
      <obj_property name="ObjectShortName">port13</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/inst_generated/inst_U54/r_data">
      <obj_property name="ElementShortName">r_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">r_data[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/inst_generated/inst_U54/S">
      <obj_property name="ElementShortName">S[1:0]</obj_property>
      <obj_property name="ObjectShortName">S[1:0]</obj_property>
   </wvobject>
</wave_config>
