////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : shiftbit_drc.vf
// /___/   /\     Timestamp : 11/23/2021 13:23:55
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\sch2hdl.exe -intstyle ise -family spartan6 -verilog shiftbit_drc.vf -w C:/xilinx__workspace/test1/shiftbit.sch
//Design Name: shiftbit
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module shiftbit(Inp, 
                O);

    input Inp;
   output [3:0] O;
   
   wire XLXN_3;
   
   BUF  XLXI_1 (.I(Inp), 
               .O(O[0]));
   BUF  XLXI_2 (.I(Inp), 
               .O(O[1]));
   BUF  XLXI_3 (.I(Inp), 
               .O(O[2]));
   BUF  XLXI_4 (.I(XLXN_3), 
               .O(O[3]));
   GND  XLXI_5 (.G(XLXN_3));
endmodule
