

================================================================
== Vitis HLS Report for 'inference'
================================================================
* Date:           Fri Jan  6 21:26:09 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        ultrasound_accelerator
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  18.087 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                                                               |                                                                    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                                    Instance                                   |                               Module                               |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3_fu_394  |inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3  |  35840003|  35840003|  1.792 sec|  1.792 sec|  35840003|  35840003|       no|
        |grp_inference_Pipeline_VITIS_LOOP_54_1_fu_449                                  |inference_Pipeline_VITIS_LOOP_54_1                                  |         ?|         ?|          ?|          ?|         ?|         ?|       no|
        |grp_inference_Pipeline_VITIS_LOOP_76_1_fu_457                                  |inference_Pipeline_VITIS_LOOP_76_1                                  |       265|       265|  13.250 us|  13.250 us|       265|       265|       no|
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|     198|    136|    -|
|Instance         |        -|   18|    3349|   4653|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    107|    -|
|Register         |        -|    -|      75|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   18|    3622|   4934|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    8|       3|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |                                    Instance                                   |                               Module                               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3_fu_394  |inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3  |        0|   2|   147|   593|    0|
    |grp_inference_Pipeline_VITIS_LOOP_54_1_fu_449                                  |inference_Pipeline_VITIS_LOOP_54_1                                  |        0|   0|  2548|  2001|    0|
    |grp_inference_Pipeline_VITIS_LOOP_76_1_fu_457                                  |inference_Pipeline_VITIS_LOOP_76_1                                  |        0|  16|   654|  2059|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                          |                                                                    |        0|  18|  3349|  4653|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |conv_output_fifo_U  |        0|  99|   0|    -|     2|   16|       32|
    |pool_output_fifo_U  |        0|  99|   0|    -|     2|   16|       32|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |Total               |        0| 198|   0|    0|     4|   32|       64|
    +--------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |icmp_ln46_1_fu_526_p2  |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln46_fu_520_p2    |      icmp|   0|  0|  18|          32|           1|
    |or_ln46_fu_532_p2      |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  38|          65|           3|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  53|         10|    1|         10|
    |conv_output_read   |   9|          2|    1|          2|
    |conv_output_write  |   9|          2|    1|          2|
    |input_r_read       |   9|          2|    1|          2|
    |output_r_write     |   9|          2|    1|          2|
    |pool_output_read   |   9|          2|    1|          2|
    |pool_output_write  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 107|         22|    7|         22|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                            | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                   |   9|   0|    9|          0|
    |grp_inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3_fu_394_ap_start_reg  |   1|   0|    1|          0|
    |grp_inference_Pipeline_VITIS_LOOP_54_1_fu_449_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_inference_Pipeline_VITIS_LOOP_76_1_fu_457_ap_start_reg                                  |   1|   0|    1|          0|
    |or_ln46_reg_640                                                                             |   1|   0|    1|          0|
    |trunc_ln86_1_reg_543                                                                        |  31|   0|   31|          0|
    |trunc_ln86_reg_538                                                                          |  31|   0|   31|          0|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                       |  75|   0|   75|          0|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|          inference|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|          inference|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|          inference|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|          inference|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|          inference|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|          inference|  return value|
|input_r_dout                |   in|   16|     ap_fifo|            input_r|       pointer|
|input_r_empty_n             |   in|    1|     ap_fifo|            input_r|       pointer|
|input_r_read                |  out|    1|     ap_fifo|            input_r|       pointer|
|output_r_din                |  out|   16|     ap_fifo|           output_r|       pointer|
|output_r_full_n             |   in|    1|     ap_fifo|           output_r|       pointer|
|output_r_write              |  out|    1|     ap_fifo|           output_r|       pointer|
|conv_weights_0_address0     |  out|    7|   ap_memory|     conv_weights_0|         array|
|conv_weights_0_ce0          |  out|    1|   ap_memory|     conv_weights_0|         array|
|conv_weights_0_q0           |   in|   32|   ap_memory|     conv_weights_0|         array|
|conv_weights_1_address0     |  out|    7|   ap_memory|     conv_weights_1|         array|
|conv_weights_1_ce0          |  out|    1|   ap_memory|     conv_weights_1|         array|
|conv_weights_1_q0           |   in|   32|   ap_memory|     conv_weights_1|         array|
|conv_weights_2_address0     |  out|    7|   ap_memory|     conv_weights_2|         array|
|conv_weights_2_ce0          |  out|    1|   ap_memory|     conv_weights_2|         array|
|conv_weights_2_q0           |   in|   32|   ap_memory|     conv_weights_2|         array|
|conv_weights_3_address0     |  out|    7|   ap_memory|     conv_weights_3|         array|
|conv_weights_3_ce0          |  out|    1|   ap_memory|     conv_weights_3|         array|
|conv_weights_3_q0           |   in|   32|   ap_memory|     conv_weights_3|         array|
|conv_weights_4_address0     |  out|    7|   ap_memory|     conv_weights_4|         array|
|conv_weights_4_ce0          |  out|    1|   ap_memory|     conv_weights_4|         array|
|conv_weights_4_q0           |   in|   32|   ap_memory|     conv_weights_4|         array|
|conv_weights_5_address0     |  out|    7|   ap_memory|     conv_weights_5|         array|
|conv_weights_5_ce0          |  out|    1|   ap_memory|     conv_weights_5|         array|
|conv_weights_5_q0           |   in|   32|   ap_memory|     conv_weights_5|         array|
|conv_weights_6_address0     |  out|    7|   ap_memory|     conv_weights_6|         array|
|conv_weights_6_ce0          |  out|    1|   ap_memory|     conv_weights_6|         array|
|conv_weights_6_q0           |   in|   32|   ap_memory|     conv_weights_6|         array|
|conv_weights_7_address0     |  out|    7|   ap_memory|     conv_weights_7|         array|
|conv_weights_7_ce0          |  out|    1|   ap_memory|     conv_weights_7|         array|
|conv_weights_7_q0           |   in|   32|   ap_memory|     conv_weights_7|         array|
|conv_weights_8_address0     |  out|    7|   ap_memory|     conv_weights_8|         array|
|conv_weights_8_ce0          |  out|    1|   ap_memory|     conv_weights_8|         array|
|conv_weights_8_q0           |   in|   32|   ap_memory|     conv_weights_8|         array|
|conv_weights_9_address0     |  out|    7|   ap_memory|     conv_weights_9|         array|
|conv_weights_9_ce0          |  out|    1|   ap_memory|     conv_weights_9|         array|
|conv_weights_9_q0           |   in|   32|   ap_memory|     conv_weights_9|         array|
|conv_weights_10_address0    |  out|    7|   ap_memory|    conv_weights_10|         array|
|conv_weights_10_ce0         |  out|    1|   ap_memory|    conv_weights_10|         array|
|conv_weights_10_q0          |   in|   32|   ap_memory|    conv_weights_10|         array|
|conv_weights_11_address0    |  out|    7|   ap_memory|    conv_weights_11|         array|
|conv_weights_11_ce0         |  out|    1|   ap_memory|    conv_weights_11|         array|
|conv_weights_11_q0          |   in|   32|   ap_memory|    conv_weights_11|         array|
|conv_weights_12_address0    |  out|    7|   ap_memory|    conv_weights_12|         array|
|conv_weights_12_ce0         |  out|    1|   ap_memory|    conv_weights_12|         array|
|conv_weights_12_q0          |   in|   32|   ap_memory|    conv_weights_12|         array|
|conv_weights_13_address0    |  out|    7|   ap_memory|    conv_weights_13|         array|
|conv_weights_13_ce0         |  out|    1|   ap_memory|    conv_weights_13|         array|
|conv_weights_13_q0          |   in|   32|   ap_memory|    conv_weights_13|         array|
|conv_weights_14_address0    |  out|    7|   ap_memory|    conv_weights_14|         array|
|conv_weights_14_ce0         |  out|    1|   ap_memory|    conv_weights_14|         array|
|conv_weights_14_q0          |   in|   32|   ap_memory|    conv_weights_14|         array|
|conv_weights_15_address0    |  out|    7|   ap_memory|    conv_weights_15|         array|
|conv_weights_15_ce0         |  out|    1|   ap_memory|    conv_weights_15|         array|
|conv_weights_15_q0          |   in|   32|   ap_memory|    conv_weights_15|         array|
|conv_biases_0               |   in|   32|     ap_none|      conv_biases_0|       pointer|
|conv_biases_1               |   in|   32|     ap_none|      conv_biases_1|       pointer|
|conv_biases_2               |   in|   32|     ap_none|      conv_biases_2|       pointer|
|conv_biases_3               |   in|   32|     ap_none|      conv_biases_3|       pointer|
|conv_biases_4               |   in|   32|     ap_none|      conv_biases_4|       pointer|
|conv_biases_5               |   in|   32|     ap_none|      conv_biases_5|       pointer|
|conv_biases_6               |   in|   32|     ap_none|      conv_biases_6|       pointer|
|conv_biases_7               |   in|   32|     ap_none|      conv_biases_7|       pointer|
|conv_biases_8               |   in|   32|     ap_none|      conv_biases_8|       pointer|
|conv_biases_9               |   in|   32|     ap_none|      conv_biases_9|       pointer|
|conv_biases_10              |   in|   32|     ap_none|     conv_biases_10|       pointer|
|conv_biases_11              |   in|   32|     ap_none|     conv_biases_11|       pointer|
|conv_biases_12              |   in|   32|     ap_none|     conv_biases_12|       pointer|
|conv_biases_13              |   in|   32|     ap_none|     conv_biases_13|       pointer|
|conv_biases_14              |   in|   32|     ap_none|     conv_biases_14|       pointer|
|conv_biases_15              |   in|   32|     ap_none|     conv_biases_15|       pointer|
|pool_size                   |   in|   32|     ap_none|          pool_size|        scalar|
|pool_stride                 |   in|   32|     ap_none|        pool_stride|        scalar|
|linear_weights_0_address0   |  out|    4|   ap_memory|   linear_weights_0|         array|
|linear_weights_0_ce0        |  out|    1|   ap_memory|   linear_weights_0|         array|
|linear_weights_0_q0         |   in|   32|   ap_memory|   linear_weights_0|         array|
|linear_weights_0_address1   |  out|    4|   ap_memory|   linear_weights_0|         array|
|linear_weights_0_ce1        |  out|    1|   ap_memory|   linear_weights_0|         array|
|linear_weights_0_q1         |   in|   32|   ap_memory|   linear_weights_0|         array|
|linear_weights_1_address0   |  out|    4|   ap_memory|   linear_weights_1|         array|
|linear_weights_1_ce0        |  out|    1|   ap_memory|   linear_weights_1|         array|
|linear_weights_1_q0         |   in|   32|   ap_memory|   linear_weights_1|         array|
|linear_weights_1_address1   |  out|    4|   ap_memory|   linear_weights_1|         array|
|linear_weights_1_ce1        |  out|    1|   ap_memory|   linear_weights_1|         array|
|linear_weights_1_q1         |   in|   32|   ap_memory|   linear_weights_1|         array|
|linear_weights_2_address0   |  out|    4|   ap_memory|   linear_weights_2|         array|
|linear_weights_2_ce0        |  out|    1|   ap_memory|   linear_weights_2|         array|
|linear_weights_2_q0         |   in|   32|   ap_memory|   linear_weights_2|         array|
|linear_weights_2_address1   |  out|    4|   ap_memory|   linear_weights_2|         array|
|linear_weights_2_ce1        |  out|    1|   ap_memory|   linear_weights_2|         array|
|linear_weights_2_q1         |   in|   32|   ap_memory|   linear_weights_2|         array|
|linear_weights_3_address0   |  out|    4|   ap_memory|   linear_weights_3|         array|
|linear_weights_3_ce0        |  out|    1|   ap_memory|   linear_weights_3|         array|
|linear_weights_3_q0         |   in|   32|   ap_memory|   linear_weights_3|         array|
|linear_weights_3_address1   |  out|    4|   ap_memory|   linear_weights_3|         array|
|linear_weights_3_ce1        |  out|    1|   ap_memory|   linear_weights_3|         array|
|linear_weights_3_q1         |   in|   32|   ap_memory|   linear_weights_3|         array|
|linear_weights_4_address0   |  out|    4|   ap_memory|   linear_weights_4|         array|
|linear_weights_4_ce0        |  out|    1|   ap_memory|   linear_weights_4|         array|
|linear_weights_4_q0         |   in|   32|   ap_memory|   linear_weights_4|         array|
|linear_weights_4_address1   |  out|    4|   ap_memory|   linear_weights_4|         array|
|linear_weights_4_ce1        |  out|    1|   ap_memory|   linear_weights_4|         array|
|linear_weights_4_q1         |   in|   32|   ap_memory|   linear_weights_4|         array|
|linear_weights_5_address0   |  out|    4|   ap_memory|   linear_weights_5|         array|
|linear_weights_5_ce0        |  out|    1|   ap_memory|   linear_weights_5|         array|
|linear_weights_5_q0         |   in|   32|   ap_memory|   linear_weights_5|         array|
|linear_weights_5_address1   |  out|    4|   ap_memory|   linear_weights_5|         array|
|linear_weights_5_ce1        |  out|    1|   ap_memory|   linear_weights_5|         array|
|linear_weights_5_q1         |   in|   32|   ap_memory|   linear_weights_5|         array|
|linear_weights_6_address0   |  out|    4|   ap_memory|   linear_weights_6|         array|
|linear_weights_6_ce0        |  out|    1|   ap_memory|   linear_weights_6|         array|
|linear_weights_6_q0         |   in|   32|   ap_memory|   linear_weights_6|         array|
|linear_weights_6_address1   |  out|    4|   ap_memory|   linear_weights_6|         array|
|linear_weights_6_ce1        |  out|    1|   ap_memory|   linear_weights_6|         array|
|linear_weights_6_q1         |   in|   32|   ap_memory|   linear_weights_6|         array|
|linear_weights_7_address0   |  out|    4|   ap_memory|   linear_weights_7|         array|
|linear_weights_7_ce0        |  out|    1|   ap_memory|   linear_weights_7|         array|
|linear_weights_7_q0         |   in|   32|   ap_memory|   linear_weights_7|         array|
|linear_weights_7_address1   |  out|    4|   ap_memory|   linear_weights_7|         array|
|linear_weights_7_ce1        |  out|    1|   ap_memory|   linear_weights_7|         array|
|linear_weights_7_q1         |   in|   32|   ap_memory|   linear_weights_7|         array|
|linear_weights_8_address0   |  out|    4|   ap_memory|   linear_weights_8|         array|
|linear_weights_8_ce0        |  out|    1|   ap_memory|   linear_weights_8|         array|
|linear_weights_8_q0         |   in|   32|   ap_memory|   linear_weights_8|         array|
|linear_weights_8_address1   |  out|    4|   ap_memory|   linear_weights_8|         array|
|linear_weights_8_ce1        |  out|    1|   ap_memory|   linear_weights_8|         array|
|linear_weights_8_q1         |   in|   32|   ap_memory|   linear_weights_8|         array|
|linear_weights_9_address0   |  out|    4|   ap_memory|   linear_weights_9|         array|
|linear_weights_9_ce0        |  out|    1|   ap_memory|   linear_weights_9|         array|
|linear_weights_9_q0         |   in|   32|   ap_memory|   linear_weights_9|         array|
|linear_weights_9_address1   |  out|    4|   ap_memory|   linear_weights_9|         array|
|linear_weights_9_ce1        |  out|    1|   ap_memory|   linear_weights_9|         array|
|linear_weights_9_q1         |   in|   32|   ap_memory|   linear_weights_9|         array|
|linear_weights_10_address0  |  out|    4|   ap_memory|  linear_weights_10|         array|
|linear_weights_10_ce0       |  out|    1|   ap_memory|  linear_weights_10|         array|
|linear_weights_10_q0        |   in|   32|   ap_memory|  linear_weights_10|         array|
|linear_weights_10_address1  |  out|    4|   ap_memory|  linear_weights_10|         array|
|linear_weights_10_ce1       |  out|    1|   ap_memory|  linear_weights_10|         array|
|linear_weights_10_q1        |   in|   32|   ap_memory|  linear_weights_10|         array|
|linear_weights_11_address0  |  out|    4|   ap_memory|  linear_weights_11|         array|
|linear_weights_11_ce0       |  out|    1|   ap_memory|  linear_weights_11|         array|
|linear_weights_11_q0        |   in|   32|   ap_memory|  linear_weights_11|         array|
|linear_weights_11_address1  |  out|    4|   ap_memory|  linear_weights_11|         array|
|linear_weights_11_ce1       |  out|    1|   ap_memory|  linear_weights_11|         array|
|linear_weights_11_q1        |   in|   32|   ap_memory|  linear_weights_11|         array|
|linear_weights_12_address0  |  out|    4|   ap_memory|  linear_weights_12|         array|
|linear_weights_12_ce0       |  out|    1|   ap_memory|  linear_weights_12|         array|
|linear_weights_12_q0        |   in|   32|   ap_memory|  linear_weights_12|         array|
|linear_weights_12_address1  |  out|    4|   ap_memory|  linear_weights_12|         array|
|linear_weights_12_ce1       |  out|    1|   ap_memory|  linear_weights_12|         array|
|linear_weights_12_q1        |   in|   32|   ap_memory|  linear_weights_12|         array|
|linear_weights_13_address0  |  out|    4|   ap_memory|  linear_weights_13|         array|
|linear_weights_13_ce0       |  out|    1|   ap_memory|  linear_weights_13|         array|
|linear_weights_13_q0        |   in|   32|   ap_memory|  linear_weights_13|         array|
|linear_weights_13_address1  |  out|    4|   ap_memory|  linear_weights_13|         array|
|linear_weights_13_ce1       |  out|    1|   ap_memory|  linear_weights_13|         array|
|linear_weights_13_q1        |   in|   32|   ap_memory|  linear_weights_13|         array|
|linear_weights_14_address0  |  out|    4|   ap_memory|  linear_weights_14|         array|
|linear_weights_14_ce0       |  out|    1|   ap_memory|  linear_weights_14|         array|
|linear_weights_14_q0        |   in|   32|   ap_memory|  linear_weights_14|         array|
|linear_weights_14_address1  |  out|    4|   ap_memory|  linear_weights_14|         array|
|linear_weights_14_ce1       |  out|    1|   ap_memory|  linear_weights_14|         array|
|linear_weights_14_q1        |   in|   32|   ap_memory|  linear_weights_14|         array|
|linear_weights_15_address0  |  out|    4|   ap_memory|  linear_weights_15|         array|
|linear_weights_15_ce0       |  out|    1|   ap_memory|  linear_weights_15|         array|
|linear_weights_15_q0        |   in|   32|   ap_memory|  linear_weights_15|         array|
|linear_weights_15_address1  |  out|    4|   ap_memory|  linear_weights_15|         array|
|linear_weights_15_ce1       |  out|    1|   ap_memory|  linear_weights_15|         array|
|linear_weights_15_q1        |   in|   32|   ap_memory|  linear_weights_15|         array|
|linear_biases_0             |   in|   32|     ap_none|    linear_biases_0|       pointer|
|linear_biases_1             |   in|   32|     ap_none|    linear_biases_1|       pointer|
|linear_biases_2             |   in|   32|     ap_none|    linear_biases_2|       pointer|
|linear_biases_3             |   in|   32|     ap_none|    linear_biases_3|       pointer|
|linear_biases_4             |   in|   32|     ap_none|    linear_biases_4|       pointer|
|linear_biases_5             |   in|   32|     ap_none|    linear_biases_5|       pointer|
|linear_biases_6             |   in|   32|     ap_none|    linear_biases_6|       pointer|
|linear_biases_7             |   in|   32|     ap_none|    linear_biases_7|       pointer|
|linear_biases_8             |   in|   32|     ap_none|    linear_biases_8|       pointer|
|linear_biases_9             |   in|   32|     ap_none|    linear_biases_9|       pointer|
|linear_biases_10            |   in|   32|     ap_none|   linear_biases_10|       pointer|
|linear_biases_11            |   in|   32|     ap_none|   linear_biases_11|       pointer|
|linear_biases_12            |   in|   32|     ap_none|   linear_biases_12|       pointer|
|linear_biases_13            |   in|   32|     ap_none|   linear_biases_13|       pointer|
|linear_biases_14            |   in|   32|     ap_none|   linear_biases_14|       pointer|
|linear_biases_15            |   in|   32|     ap_none|   linear_biases_15|       pointer|
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pool_stride_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pool_stride" [HLS_CNN.cpp:86]   --->   Operation 10 'read' 'pool_stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pool_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pool_size" [HLS_CNN.cpp:86]   --->   Operation 11 'read' 'pool_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %pool_size_read" [HLS_CNN.cpp:86]   --->   Operation 12 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i32 %pool_stride_read" [HLS_CNN.cpp:86]   --->   Operation 13 'trunc' 'trunc_ln86_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv_output = alloca i64 1" [HLS_CNN.cpp:97]   --->   Operation 14 'alloca' 'conv_output' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pool_output = alloca i64 1" [HLS_CNN.cpp:98]   --->   Operation 15 'alloca' 'pool_output' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv_biases_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_0"   --->   Operation 16 'read' 'conv_biases_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv_biases_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_1"   --->   Operation 17 'read' 'conv_biases_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv_biases_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_2"   --->   Operation 18 'read' 'conv_biases_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv_biases_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_3"   --->   Operation 19 'read' 'conv_biases_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv_biases_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_4"   --->   Operation 20 'read' 'conv_biases_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_biases_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_5"   --->   Operation 21 'read' 'conv_biases_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv_biases_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_6"   --->   Operation 22 'read' 'conv_biases_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_biases_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_7"   --->   Operation 23 'read' 'conv_biases_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_biases_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_8"   --->   Operation 24 'read' 'conv_biases_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv_biases_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_9"   --->   Operation 25 'read' 'conv_biases_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv_biases_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_10"   --->   Operation 26 'read' 'conv_biases_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv_biases_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_11"   --->   Operation 27 'read' 'conv_biases_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv_biases_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_12"   --->   Operation 28 'read' 'conv_biases_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv_biases_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_13"   --->   Operation 29 'read' 'conv_biases_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_biases_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_14"   --->   Operation 30 'read' 'conv_biases_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_biases_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv_biases_15"   --->   Operation 31 'read' 'conv_biases_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.47ns)   --->   "%icmp_ln46 = icmp_slt  i32 %pool_size_read, i32 1" [HLS_CNN.cpp:46]   --->   Operation 32 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.47ns)   --->   "%icmp_ln46_1 = icmp_slt  i32 %pool_stride_read, i32 1" [HLS_CNN.cpp:46]   --->   Operation 33 'icmp' 'icmp_ln46_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%or_ln46 = or i1 %icmp_ln46, i1 %icmp_ln46_1" [HLS_CNN.cpp:46]   --->   Operation 34 'or' 'or_ln46' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_12 = wait i32 @_ssdm_op_Wait"   --->   Operation 35 'wait' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3, i32 %conv_weights_0, i32 %conv_weights_1, i32 %conv_weights_2, i32 %conv_weights_3, i32 %conv_weights_4, i32 %conv_weights_5, i32 %conv_weights_6, i32 %conv_weights_7, i32 %conv_weights_8, i32 %conv_weights_9, i32 %conv_weights_10, i32 %conv_weights_11, i32 %conv_weights_12, i32 %conv_weights_13, i32 %conv_weights_14, i32 %conv_weights_15, i16 %input_r, i32 %conv_biases_0_read, i32 %conv_biases_1_read, i32 %conv_biases_2_read, i32 %conv_biases_3_read, i32 %conv_biases_4_read, i32 %conv_biases_5_read, i32 %conv_biases_6_read, i32 %conv_biases_7_read, i32 %conv_biases_8_read, i32 %conv_biases_9_read, i32 %conv_biases_10_read, i32 %conv_biases_11_read, i32 %conv_biases_12_read, i32 %conv_biases_13_read, i32 %conv_biases_14_read, i32 %conv_biases_15_read, i16 %conv_output"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3, i32 %conv_weights_0, i32 %conv_weights_1, i32 %conv_weights_2, i32 %conv_weights_3, i32 %conv_weights_4, i32 %conv_weights_5, i32 %conv_weights_6, i32 %conv_weights_7, i32 %conv_weights_8, i32 %conv_weights_9, i32 %conv_weights_10, i32 %conv_weights_11, i32 %conv_weights_12, i32 %conv_weights_13, i32 %conv_weights_14, i32 %conv_weights_15, i16 %input_r, i32 %conv_biases_0_read, i32 %conv_biases_1_read, i32 %conv_biases_2_read, i32 %conv_biases_3_read, i32 %conv_biases_4_read, i32 %conv_biases_5_read, i32 %conv_biases_6_read, i32 %conv_biases_7_read, i32 %conv_biases_8_read, i32 %conv_biases_9_read, i32 %conv_biases_10_read, i32 %conv_biases_11_read, i32 %conv_biases_12_read, i32 %conv_biases_13_read, i32 %conv_biases_14_read, i32 %conv_biases_15_read, i16 %conv_output"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%spectopmodule_ln86 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [HLS_CNN.cpp:86]   --->   Operation 38 'spectopmodule' 'spectopmodule_ln86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_0, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_0"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_1, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_1"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_2, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_2"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_3, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_3"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_4, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_4"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_5, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_5"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_6, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_6"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_7, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_7"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_8, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_8"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_9, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_9"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_10, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_10"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_11, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_11"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_12, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_12"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_13, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_13"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_14, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_14"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_15, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_weights_15"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_0"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_1"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_2"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_3"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_4"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_4, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_5"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_5, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_6"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_6, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_7"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_7, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_8"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_8, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_9"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_9, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_10"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_10, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_11"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_11, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_12"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_12, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_13"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_13, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_14"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_14, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_biases_15"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_biases_15, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pool_size"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_size, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pool_stride"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_stride, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_0, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_0"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_1, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_1"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_2, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_2"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_3, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_3"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_4, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_4"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_5, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_5"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_6, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_6"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_7, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_7"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_8, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_8"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_9, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_9"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_10, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_10"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_11, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_11"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_12, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_12"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_13, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_13"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_14, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_14"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_15, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_weights_15"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_0"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_1"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_2"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_3"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_4"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_4, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_5"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_5, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_6"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_6, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_7"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_7, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_8"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_8, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_9"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_9, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_10"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_10, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_11"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_11, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_12"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_12, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_13"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_13, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_14"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_14, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %linear_biases_15"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_biases_15, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @conv_output_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %conv_output, i16 %conv_output"   --->   Operation 175 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv_output, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%empty_11 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_output_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %pool_output, i16 %pool_output"   --->   Operation 177 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool_output, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%empty_13 = wait i32 @_ssdm_op_Wait"   --->   Operation 179 'wait' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %or_ln46, void %for.cond.i.preheader, void %_Z10avg_pool1dRN3hls6streamI6ap_intILi16EELi0EEES4_ii.exit" [HLS_CNN.cpp:46]   --->   Operation 180 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%empty_14 = wait i32 @_ssdm_op_Wait"   --->   Operation 181 'wait' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [2/2] (4.14ns)   --->   "%call_ln86 = call void @inference_Pipeline_VITIS_LOOP_54_1, i31 %trunc_ln86_1, i16 %conv_output, i31 %trunc_ln86, i16 %pool_output" [HLS_CNN.cpp:86]   --->   Operation 182 'call' 'call_ln86' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln86 = call void @inference_Pipeline_VITIS_LOOP_54_1, i31 %trunc_ln86_1, i16 %conv_output, i31 %trunc_ln86, i16 %pool_output" [HLS_CNN.cpp:86]   --->   Operation 183 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 184 'wait' 'empty_15' <Predicate = (!or_ln46)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10avg_pool1dRN3hls6streamI6ap_intILi16EELi0EEES4_ii.exit"   --->   Operation 185 'br' 'br_ln0' <Predicate = (!or_ln46)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%linear_biases_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_0"   --->   Operation 186 'read' 'linear_biases_0_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%linear_biases_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_1"   --->   Operation 187 'read' 'linear_biases_1_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%linear_biases_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_2"   --->   Operation 188 'read' 'linear_biases_2_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%linear_biases_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_3"   --->   Operation 189 'read' 'linear_biases_3_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%linear_biases_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_4"   --->   Operation 190 'read' 'linear_biases_4_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%linear_biases_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_5"   --->   Operation 191 'read' 'linear_biases_5_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%linear_biases_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_6"   --->   Operation 192 'read' 'linear_biases_6_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%linear_biases_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_7"   --->   Operation 193 'read' 'linear_biases_7_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%linear_biases_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_8"   --->   Operation 194 'read' 'linear_biases_8_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%linear_biases_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_9"   --->   Operation 195 'read' 'linear_biases_9_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%linear_biases_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_10"   --->   Operation 196 'read' 'linear_biases_10_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%linear_biases_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_11"   --->   Operation 197 'read' 'linear_biases_11_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%linear_biases_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_12"   --->   Operation 198 'read' 'linear_biases_12_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%linear_biases_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_13"   --->   Operation 199 'read' 'linear_biases_13_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%linear_biases_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_14"   --->   Operation 200 'read' 'linear_biases_14_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%linear_biases_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %linear_biases_15"   --->   Operation 201 'read' 'linear_biases_15_read' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.06>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 202 'wait' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [2/2] (2.06ns)   --->   "%call_ln0 = call void @inference_Pipeline_VITIS_LOOP_76_1, i32 %linear_weights_15, i32 %linear_weights_14, i32 %linear_weights_13, i32 %linear_weights_12, i32 %linear_weights_11, i32 %linear_weights_10, i32 %linear_weights_9, i32 %linear_weights_8, i32 %linear_weights_7, i32 %linear_weights_6, i32 %linear_weights_5, i32 %linear_weights_4, i32 %linear_weights_3, i32 %linear_weights_2, i32 %linear_weights_1, i32 %linear_weights_0, i16 %pool_output, i32 %linear_biases_0_read, i32 %linear_biases_1_read, i32 %linear_biases_2_read, i32 %linear_biases_3_read, i32 %linear_biases_4_read, i32 %linear_biases_5_read, i32 %linear_biases_6_read, i32 %linear_biases_7_read, i32 %linear_biases_8_read, i32 %linear_biases_9_read, i32 %linear_biases_10_read, i32 %linear_biases_11_read, i32 %linear_biases_12_read, i32 %linear_biases_13_read, i32 %linear_biases_14_read, i32 %linear_biases_15_read, i16 %output_r"   --->   Operation 203 'call' 'call_ln0' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 204 [1/2] (0.00ns)   --->   "%call_ln0 = call void @inference_Pipeline_VITIS_LOOP_76_1, i32 %linear_weights_15, i32 %linear_weights_14, i32 %linear_weights_13, i32 %linear_weights_12, i32 %linear_weights_11, i32 %linear_weights_10, i32 %linear_weights_9, i32 %linear_weights_8, i32 %linear_weights_7, i32 %linear_weights_6, i32 %linear_weights_5, i32 %linear_weights_4, i32 %linear_weights_3, i32 %linear_weights_2, i32 %linear_weights_1, i32 %linear_weights_0, i16 %pool_output, i32 %linear_biases_0_read, i32 %linear_biases_1_read, i32 %linear_biases_2_read, i32 %linear_biases_3_read, i32 %linear_biases_4_read, i32 %linear_biases_5_read, i32 %linear_biases_6_read, i32 %linear_biases_7_read, i32 %linear_biases_8_read, i32 %linear_biases_9_read, i32 %linear_biases_10_read, i32 %linear_biases_11_read, i32 %linear_biases_12_read, i32 %linear_biases_13_read, i32 %linear_biases_14_read, i32 %linear_biases_15_read, i16 %output_r"   --->   Operation 204 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [HLS_CNN.cpp:106]   --->   Operation 205 'ret' 'ret_ln106' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_biases_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool_stride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_biases_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_biases_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_biases_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_biases_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_biases_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_biases_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_biases_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_biases_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_biases_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_biases_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_biases_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_biases_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_biases_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_biases_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_biases_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_biases_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pool_stride_read      (read         ) [ 0000000000]
pool_size_read        (read         ) [ 0000000000]
trunc_ln86            (trunc        ) [ 0011111000]
trunc_ln86_1          (trunc        ) [ 0011111000]
conv_output           (alloca       ) [ 0011111000]
pool_output           (alloca       ) [ 0011111111]
conv_biases_0_read    (read         ) [ 0011000000]
conv_biases_1_read    (read         ) [ 0011000000]
conv_biases_2_read    (read         ) [ 0011000000]
conv_biases_3_read    (read         ) [ 0011000000]
conv_biases_4_read    (read         ) [ 0011000000]
conv_biases_5_read    (read         ) [ 0011000000]
conv_biases_6_read    (read         ) [ 0011000000]
conv_biases_7_read    (read         ) [ 0011000000]
conv_biases_8_read    (read         ) [ 0011000000]
conv_biases_9_read    (read         ) [ 0011000000]
conv_biases_10_read   (read         ) [ 0011000000]
conv_biases_11_read   (read         ) [ 0011000000]
conv_biases_12_read   (read         ) [ 0011000000]
conv_biases_13_read   (read         ) [ 0011000000]
conv_biases_14_read   (read         ) [ 0011000000]
conv_biases_15_read   (read         ) [ 0011000000]
icmp_ln46             (icmp         ) [ 0000000000]
icmp_ln46_1           (icmp         ) [ 0000000000]
or_ln46               (or           ) [ 0011111100]
empty_12              (wait         ) [ 0000000000]
call_ln0              (call         ) [ 0000000000]
spectopmodule_ln86    (spectopmodule) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
empty                 (specchannel  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
empty_11              (specchannel  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
empty_13              (wait         ) [ 0000000000]
br_ln46               (br           ) [ 0000000000]
empty_14              (wait         ) [ 0000000000]
call_ln86             (call         ) [ 0000000000]
empty_15              (wait         ) [ 0000000000]
br_ln0                (br           ) [ 0000000000]
linear_biases_0_read  (read         ) [ 0000000011]
linear_biases_1_read  (read         ) [ 0000000011]
linear_biases_2_read  (read         ) [ 0000000011]
linear_biases_3_read  (read         ) [ 0000000011]
linear_biases_4_read  (read         ) [ 0000000011]
linear_biases_5_read  (read         ) [ 0000000011]
linear_biases_6_read  (read         ) [ 0000000011]
linear_biases_7_read  (read         ) [ 0000000011]
linear_biases_8_read  (read         ) [ 0000000011]
linear_biases_9_read  (read         ) [ 0000000011]
linear_biases_10_read (read         ) [ 0000000011]
linear_biases_11_read (read         ) [ 0000000011]
linear_biases_12_read (read         ) [ 0000000011]
linear_biases_13_read (read         ) [ 0000000011]
linear_biases_14_read (read         ) [ 0000000011]
linear_biases_15_read (read         ) [ 0000000011]
empty_16              (wait         ) [ 0000000000]
call_ln0              (call         ) [ 0000000000]
ret_ln106             (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_weights_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_weights_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_weights_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_weights_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_weights_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_weights_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_weights_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_weights_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_weights_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_weights_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_weights_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_weights_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_weights_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_biases_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_biases_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_biases_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_biases_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_biases_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_biases_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_biases_6">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_biases_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_biases_8">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_biases_9">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_biases_10">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_biases_11">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_biases_12">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_biases_13">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_13"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_biases_14">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_14"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_biases_15">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_15"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="pool_size">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_size"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="pool_stride">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_stride"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="linear_weights_0">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="linear_weights_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="linear_weights_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="linear_weights_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="linear_weights_4">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="linear_weights_5">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="linear_weights_6">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="linear_weights_7">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="linear_weights_8">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_8"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="linear_weights_9">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_9"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="linear_weights_10">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_10"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="linear_weights_11">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_11"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="linear_weights_12">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_12"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="linear_weights_13">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_13"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="linear_weights_14">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_14"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="linear_weights_15">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_15"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="linear_biases_0">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_0"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="linear_biases_1">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="linear_biases_2">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="linear_biases_3">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="linear_biases_4">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="linear_biases_5">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_5"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="linear_biases_6">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_6"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="linear_biases_7">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_7"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="linear_biases_8">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="linear_biases_9">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_9"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="linear_biases_10">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_10"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="linear_biases_11">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_11"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="linear_biases_12">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_12"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="linear_biases_13">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_13"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="linear_biases_14">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_14"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="linear_biases_15">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_biases_15"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_output_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_output_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inference_Pipeline_VITIS_LOOP_54_1"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inference_Pipeline_VITIS_LOOP_76_1"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="conv_output_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_output/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="pool_output_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_output/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="pool_stride_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pool_stride_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="pool_size_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pool_size_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="conv_biases_0_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_0_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="conv_biases_1_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_1_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="conv_biases_2_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_2_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="conv_biases_3_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_3_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv_biases_4_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_4_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="conv_biases_5_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_5_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="conv_biases_6_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_6_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="conv_biases_7_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_7_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="conv_biases_8_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_8_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="conv_biases_9_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_9_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="conv_biases_10_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_10_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="conv_biases_11_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_11_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="conv_biases_12_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_12_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="conv_biases_13_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_13_read/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="conv_biases_14_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_14_read/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="conv_biases_15_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_15_read/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="linear_biases_0_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_0_read/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="linear_biases_1_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_1_read/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="linear_biases_2_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_2_read/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="linear_biases_3_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_3_read/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="linear_biases_4_read_read_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_4_read/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="linear_biases_5_read_read_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_5_read/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="linear_biases_6_read_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_6_read/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="linear_biases_7_read_read_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_7_read/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="linear_biases_8_read_read_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_8_read/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="linear_biases_9_read_read_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_9_read/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="linear_biases_10_read_read_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_10_read/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="linear_biases_11_read_read_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_11_read/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="linear_biases_12_read_read_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_12_read/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="linear_biases_13_read_read_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_13_read/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="linear_biases_14_read_read_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_14_read/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="linear_biases_15_read_read_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_biases_15_read/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="0" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="32" slack="0"/>
<pin id="398" dir="0" index="3" bw="32" slack="0"/>
<pin id="399" dir="0" index="4" bw="32" slack="0"/>
<pin id="400" dir="0" index="5" bw="32" slack="0"/>
<pin id="401" dir="0" index="6" bw="32" slack="0"/>
<pin id="402" dir="0" index="7" bw="32" slack="0"/>
<pin id="403" dir="0" index="8" bw="32" slack="0"/>
<pin id="404" dir="0" index="9" bw="32" slack="0"/>
<pin id="405" dir="0" index="10" bw="32" slack="0"/>
<pin id="406" dir="0" index="11" bw="32" slack="0"/>
<pin id="407" dir="0" index="12" bw="32" slack="0"/>
<pin id="408" dir="0" index="13" bw="32" slack="0"/>
<pin id="409" dir="0" index="14" bw="32" slack="0"/>
<pin id="410" dir="0" index="15" bw="32" slack="0"/>
<pin id="411" dir="0" index="16" bw="32" slack="0"/>
<pin id="412" dir="0" index="17" bw="16" slack="0"/>
<pin id="413" dir="0" index="18" bw="32" slack="1"/>
<pin id="414" dir="0" index="19" bw="32" slack="1"/>
<pin id="415" dir="0" index="20" bw="32" slack="1"/>
<pin id="416" dir="0" index="21" bw="32" slack="1"/>
<pin id="417" dir="0" index="22" bw="32" slack="1"/>
<pin id="418" dir="0" index="23" bw="32" slack="1"/>
<pin id="419" dir="0" index="24" bw="32" slack="1"/>
<pin id="420" dir="0" index="25" bw="32" slack="1"/>
<pin id="421" dir="0" index="26" bw="32" slack="1"/>
<pin id="422" dir="0" index="27" bw="32" slack="1"/>
<pin id="423" dir="0" index="28" bw="32" slack="1"/>
<pin id="424" dir="0" index="29" bw="32" slack="1"/>
<pin id="425" dir="0" index="30" bw="32" slack="1"/>
<pin id="426" dir="0" index="31" bw="32" slack="1"/>
<pin id="427" dir="0" index="32" bw="32" slack="1"/>
<pin id="428" dir="0" index="33" bw="32" slack="1"/>
<pin id="429" dir="0" index="34" bw="16" slack="1"/>
<pin id="430" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_inference_Pipeline_VITIS_LOOP_54_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="0" slack="0"/>
<pin id="451" dir="0" index="1" bw="31" slack="4"/>
<pin id="452" dir="0" index="2" bw="16" slack="4"/>
<pin id="453" dir="0" index="3" bw="31" slack="4"/>
<pin id="454" dir="0" index="4" bw="16" slack="4"/>
<pin id="455" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln86/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_inference_Pipeline_VITIS_LOOP_76_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="0" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="32" slack="0"/>
<pin id="461" dir="0" index="3" bw="32" slack="0"/>
<pin id="462" dir="0" index="4" bw="32" slack="0"/>
<pin id="463" dir="0" index="5" bw="32" slack="0"/>
<pin id="464" dir="0" index="6" bw="32" slack="0"/>
<pin id="465" dir="0" index="7" bw="32" slack="0"/>
<pin id="466" dir="0" index="8" bw="32" slack="0"/>
<pin id="467" dir="0" index="9" bw="32" slack="0"/>
<pin id="468" dir="0" index="10" bw="32" slack="0"/>
<pin id="469" dir="0" index="11" bw="32" slack="0"/>
<pin id="470" dir="0" index="12" bw="32" slack="0"/>
<pin id="471" dir="0" index="13" bw="32" slack="0"/>
<pin id="472" dir="0" index="14" bw="32" slack="0"/>
<pin id="473" dir="0" index="15" bw="32" slack="0"/>
<pin id="474" dir="0" index="16" bw="32" slack="0"/>
<pin id="475" dir="0" index="17" bw="16" slack="7"/>
<pin id="476" dir="0" index="18" bw="32" slack="1"/>
<pin id="477" dir="0" index="19" bw="32" slack="1"/>
<pin id="478" dir="0" index="20" bw="32" slack="1"/>
<pin id="479" dir="0" index="21" bw="32" slack="1"/>
<pin id="480" dir="0" index="22" bw="32" slack="1"/>
<pin id="481" dir="0" index="23" bw="32" slack="1"/>
<pin id="482" dir="0" index="24" bw="32" slack="1"/>
<pin id="483" dir="0" index="25" bw="32" slack="1"/>
<pin id="484" dir="0" index="26" bw="32" slack="1"/>
<pin id="485" dir="0" index="27" bw="32" slack="1"/>
<pin id="486" dir="0" index="28" bw="32" slack="1"/>
<pin id="487" dir="0" index="29" bw="32" slack="1"/>
<pin id="488" dir="0" index="30" bw="32" slack="1"/>
<pin id="489" dir="0" index="31" bw="32" slack="1"/>
<pin id="490" dir="0" index="32" bw="32" slack="1"/>
<pin id="491" dir="0" index="33" bw="32" slack="1"/>
<pin id="492" dir="0" index="34" bw="16" slack="0"/>
<pin id="493" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln86_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln86_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86_1/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln46_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln46_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_1/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="or_ln46_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="trunc_ln86_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="31" slack="4"/>
<pin id="540" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln86 "/>
</bind>
</comp>

<comp id="543" class="1005" name="trunc_ln86_1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="31" slack="4"/>
<pin id="545" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln86_1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="conv_output_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="1"/>
<pin id="550" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_output "/>
</bind>
</comp>

<comp id="554" class="1005" name="pool_output_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="3"/>
<pin id="556" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="pool_output "/>
</bind>
</comp>

<comp id="560" class="1005" name="conv_biases_0_read_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_0_read "/>
</bind>
</comp>

<comp id="565" class="1005" name="conv_biases_1_read_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_1_read "/>
</bind>
</comp>

<comp id="570" class="1005" name="conv_biases_2_read_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_2_read "/>
</bind>
</comp>

<comp id="575" class="1005" name="conv_biases_3_read_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_3_read "/>
</bind>
</comp>

<comp id="580" class="1005" name="conv_biases_4_read_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_4_read "/>
</bind>
</comp>

<comp id="585" class="1005" name="conv_biases_5_read_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_5_read "/>
</bind>
</comp>

<comp id="590" class="1005" name="conv_biases_6_read_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_6_read "/>
</bind>
</comp>

<comp id="595" class="1005" name="conv_biases_7_read_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_7_read "/>
</bind>
</comp>

<comp id="600" class="1005" name="conv_biases_8_read_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_8_read "/>
</bind>
</comp>

<comp id="605" class="1005" name="conv_biases_9_read_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_9_read "/>
</bind>
</comp>

<comp id="610" class="1005" name="conv_biases_10_read_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_10_read "/>
</bind>
</comp>

<comp id="615" class="1005" name="conv_biases_11_read_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_11_read "/>
</bind>
</comp>

<comp id="620" class="1005" name="conv_biases_12_read_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_12_read "/>
</bind>
</comp>

<comp id="625" class="1005" name="conv_biases_13_read_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_13_read "/>
</bind>
</comp>

<comp id="630" class="1005" name="conv_biases_14_read_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_14_read "/>
</bind>
</comp>

<comp id="635" class="1005" name="conv_biases_15_read_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_15_read "/>
</bind>
</comp>

<comp id="640" class="1005" name="or_ln46_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="3"/>
<pin id="642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln46 "/>
</bind>
</comp>

<comp id="644" class="1005" name="linear_biases_0_read_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_0_read "/>
</bind>
</comp>

<comp id="649" class="1005" name="linear_biases_1_read_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_1_read "/>
</bind>
</comp>

<comp id="654" class="1005" name="linear_biases_2_read_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_2_read "/>
</bind>
</comp>

<comp id="659" class="1005" name="linear_biases_3_read_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_3_read "/>
</bind>
</comp>

<comp id="664" class="1005" name="linear_biases_4_read_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_4_read "/>
</bind>
</comp>

<comp id="669" class="1005" name="linear_biases_5_read_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_5_read "/>
</bind>
</comp>

<comp id="674" class="1005" name="linear_biases_6_read_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_6_read "/>
</bind>
</comp>

<comp id="679" class="1005" name="linear_biases_7_read_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_7_read "/>
</bind>
</comp>

<comp id="684" class="1005" name="linear_biases_8_read_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_8_read "/>
</bind>
</comp>

<comp id="689" class="1005" name="linear_biases_9_read_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_9_read "/>
</bind>
</comp>

<comp id="694" class="1005" name="linear_biases_10_read_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_10_read "/>
</bind>
</comp>

<comp id="699" class="1005" name="linear_biases_11_read_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_11_read "/>
</bind>
</comp>

<comp id="704" class="1005" name="linear_biases_12_read_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_12_read "/>
</bind>
</comp>

<comp id="709" class="1005" name="linear_biases_13_read_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_13_read "/>
</bind>
</comp>

<comp id="714" class="1005" name="linear_biases_14_read_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_14_read "/>
</bind>
</comp>

<comp id="719" class="1005" name="linear_biases_15_read_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linear_biases_15_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="138" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="138" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="136" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="70" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="136" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="140" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="140" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="140" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="140" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="140" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="140" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="140" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="140" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="140" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="52" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="140" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="140" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="140" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="140" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="140" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="62" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="140" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="64" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="140" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="66" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="140" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="104" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="140" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="106" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="140" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="108" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="140" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="110" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="140" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="112" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="140" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="114" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="140" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="116" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="140" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="118" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="140" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="120" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="140" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="122" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="140" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="124" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="140" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="126" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="140" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="128" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="140" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="130" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="140" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="132" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="140" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="134" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="431"><net_src comp="146" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="432"><net_src comp="4" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="433"><net_src comp="6" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="434"><net_src comp="8" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="435"><net_src comp="10" pin="0"/><net_sink comp="394" pin=4"/></net>

<net id="436"><net_src comp="12" pin="0"/><net_sink comp="394" pin=5"/></net>

<net id="437"><net_src comp="14" pin="0"/><net_sink comp="394" pin=6"/></net>

<net id="438"><net_src comp="16" pin="0"/><net_sink comp="394" pin=7"/></net>

<net id="439"><net_src comp="18" pin="0"/><net_sink comp="394" pin=8"/></net>

<net id="440"><net_src comp="20" pin="0"/><net_sink comp="394" pin=9"/></net>

<net id="441"><net_src comp="22" pin="0"/><net_sink comp="394" pin=10"/></net>

<net id="442"><net_src comp="24" pin="0"/><net_sink comp="394" pin=11"/></net>

<net id="443"><net_src comp="26" pin="0"/><net_sink comp="394" pin=12"/></net>

<net id="444"><net_src comp="28" pin="0"/><net_sink comp="394" pin=13"/></net>

<net id="445"><net_src comp="30" pin="0"/><net_sink comp="394" pin=14"/></net>

<net id="446"><net_src comp="32" pin="0"/><net_sink comp="394" pin=15"/></net>

<net id="447"><net_src comp="34" pin="0"/><net_sink comp="394" pin=16"/></net>

<net id="448"><net_src comp="0" pin="0"/><net_sink comp="394" pin=17"/></net>

<net id="456"><net_src comp="178" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="494"><net_src comp="180" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="495"><net_src comp="102" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="496"><net_src comp="100" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="497"><net_src comp="98" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="498"><net_src comp="96" pin="0"/><net_sink comp="457" pin=4"/></net>

<net id="499"><net_src comp="94" pin="0"/><net_sink comp="457" pin=5"/></net>

<net id="500"><net_src comp="92" pin="0"/><net_sink comp="457" pin=6"/></net>

<net id="501"><net_src comp="90" pin="0"/><net_sink comp="457" pin=7"/></net>

<net id="502"><net_src comp="88" pin="0"/><net_sink comp="457" pin=8"/></net>

<net id="503"><net_src comp="86" pin="0"/><net_sink comp="457" pin=9"/></net>

<net id="504"><net_src comp="84" pin="0"/><net_sink comp="457" pin=10"/></net>

<net id="505"><net_src comp="82" pin="0"/><net_sink comp="457" pin=11"/></net>

<net id="506"><net_src comp="80" pin="0"/><net_sink comp="457" pin=12"/></net>

<net id="507"><net_src comp="78" pin="0"/><net_sink comp="457" pin=13"/></net>

<net id="508"><net_src comp="76" pin="0"/><net_sink comp="457" pin=14"/></net>

<net id="509"><net_src comp="74" pin="0"/><net_sink comp="457" pin=15"/></net>

<net id="510"><net_src comp="72" pin="0"/><net_sink comp="457" pin=16"/></net>

<net id="511"><net_src comp="2" pin="0"/><net_sink comp="457" pin=34"/></net>

<net id="515"><net_src comp="196" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="190" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="196" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="142" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="190" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="142" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="520" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="512" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="449" pin=3"/></net>

<net id="546"><net_src comp="516" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="551"><net_src comp="182" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="394" pin=34"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="557"><net_src comp="186" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="449" pin=4"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="457" pin=17"/></net>

<net id="563"><net_src comp="202" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="394" pin=18"/></net>

<net id="568"><net_src comp="208" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="394" pin=19"/></net>

<net id="573"><net_src comp="214" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="394" pin=20"/></net>

<net id="578"><net_src comp="220" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="394" pin=21"/></net>

<net id="583"><net_src comp="226" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="394" pin=22"/></net>

<net id="588"><net_src comp="232" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="394" pin=23"/></net>

<net id="593"><net_src comp="238" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="394" pin=24"/></net>

<net id="598"><net_src comp="244" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="394" pin=25"/></net>

<net id="603"><net_src comp="250" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="394" pin=26"/></net>

<net id="608"><net_src comp="256" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="394" pin=27"/></net>

<net id="613"><net_src comp="262" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="394" pin=28"/></net>

<net id="618"><net_src comp="268" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="394" pin=29"/></net>

<net id="623"><net_src comp="274" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="394" pin=30"/></net>

<net id="628"><net_src comp="280" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="394" pin=31"/></net>

<net id="633"><net_src comp="286" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="394" pin=32"/></net>

<net id="638"><net_src comp="292" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="394" pin=33"/></net>

<net id="643"><net_src comp="532" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="298" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="457" pin=18"/></net>

<net id="652"><net_src comp="304" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="457" pin=19"/></net>

<net id="657"><net_src comp="310" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="457" pin=20"/></net>

<net id="662"><net_src comp="316" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="457" pin=21"/></net>

<net id="667"><net_src comp="322" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="457" pin=22"/></net>

<net id="672"><net_src comp="328" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="457" pin=23"/></net>

<net id="677"><net_src comp="334" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="457" pin=24"/></net>

<net id="682"><net_src comp="340" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="457" pin=25"/></net>

<net id="687"><net_src comp="346" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="457" pin=26"/></net>

<net id="692"><net_src comp="352" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="457" pin=27"/></net>

<net id="697"><net_src comp="358" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="457" pin=28"/></net>

<net id="702"><net_src comp="364" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="457" pin=29"/></net>

<net id="707"><net_src comp="370" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="457" pin=30"/></net>

<net id="712"><net_src comp="376" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="457" pin=31"/></net>

<net id="717"><net_src comp="382" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="457" pin=32"/></net>

<net id="722"><net_src comp="388" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="457" pin=33"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 9 }
 - Input state : 
	Port: inference : input_r | {2 3 }
	Port: inference : conv_weights_0 | {2 3 }
	Port: inference : conv_weights_1 | {2 3 }
	Port: inference : conv_weights_2 | {2 3 }
	Port: inference : conv_weights_3 | {2 3 }
	Port: inference : conv_weights_4 | {2 3 }
	Port: inference : conv_weights_5 | {2 3 }
	Port: inference : conv_weights_6 | {2 3 }
	Port: inference : conv_weights_7 | {2 3 }
	Port: inference : conv_weights_8 | {2 3 }
	Port: inference : conv_weights_9 | {2 3 }
	Port: inference : conv_weights_10 | {2 3 }
	Port: inference : conv_weights_11 | {2 3 }
	Port: inference : conv_weights_12 | {2 3 }
	Port: inference : conv_weights_13 | {2 3 }
	Port: inference : conv_weights_14 | {2 3 }
	Port: inference : conv_weights_15 | {2 3 }
	Port: inference : conv_biases_0 | {1 }
	Port: inference : conv_biases_1 | {1 }
	Port: inference : conv_biases_2 | {1 }
	Port: inference : conv_biases_3 | {1 }
	Port: inference : conv_biases_4 | {1 }
	Port: inference : conv_biases_5 | {1 }
	Port: inference : conv_biases_6 | {1 }
	Port: inference : conv_biases_7 | {1 }
	Port: inference : conv_biases_8 | {1 }
	Port: inference : conv_biases_9 | {1 }
	Port: inference : conv_biases_10 | {1 }
	Port: inference : conv_biases_11 | {1 }
	Port: inference : conv_biases_12 | {1 }
	Port: inference : conv_biases_13 | {1 }
	Port: inference : conv_biases_14 | {1 }
	Port: inference : conv_biases_15 | {1 }
	Port: inference : pool_size | {1 }
	Port: inference : pool_stride | {1 }
	Port: inference : linear_weights_0 | {8 9 }
	Port: inference : linear_weights_1 | {8 9 }
	Port: inference : linear_weights_2 | {8 9 }
	Port: inference : linear_weights_3 | {8 9 }
	Port: inference : linear_weights_4 | {8 9 }
	Port: inference : linear_weights_5 | {8 9 }
	Port: inference : linear_weights_6 | {8 9 }
	Port: inference : linear_weights_7 | {8 9 }
	Port: inference : linear_weights_8 | {8 9 }
	Port: inference : linear_weights_9 | {8 9 }
	Port: inference : linear_weights_10 | {8 9 }
	Port: inference : linear_weights_11 | {8 9 }
	Port: inference : linear_weights_12 | {8 9 }
	Port: inference : linear_weights_13 | {8 9 }
	Port: inference : linear_weights_14 | {8 9 }
	Port: inference : linear_weights_15 | {8 9 }
	Port: inference : linear_biases_0 | {7 }
	Port: inference : linear_biases_1 | {7 }
	Port: inference : linear_biases_2 | {7 }
	Port: inference : linear_biases_3 | {7 }
	Port: inference : linear_biases_4 | {7 }
	Port: inference : linear_biases_5 | {7 }
	Port: inference : linear_biases_6 | {7 }
	Port: inference : linear_biases_7 | {7 }
	Port: inference : linear_biases_8 | {7 }
	Port: inference : linear_biases_9 | {7 }
	Port: inference : linear_biases_10 | {7 }
	Port: inference : linear_biases_11 | {7 }
	Port: inference : linear_biases_12 | {7 }
	Port: inference : linear_biases_13 | {7 }
	Port: inference : linear_biases_14 | {7 }
	Port: inference : linear_biases_15 | {7 }
  - Chain level:
	State 1
		or_ln46 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                Functional Unit                                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3_fu_394 |    2    |  25.408 |   749   |   625   |
|   call   |                 grp_inference_Pipeline_VITIS_LOOP_54_1_fu_449                 |    0    |  1.588  |   2445  |   1900  |
|          |                 grp_inference_Pipeline_VITIS_LOOP_76_1_fu_457                 |    16   |  80.34  |   1659  |   2520  |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                icmp_ln46_fu_520                               |    0    |    0    |    0    |    18   |
|          |                               icmp_ln46_1_fu_526                              |    0    |    0    |    0    |    18   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                                 or_ln46_fu_532                                |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          pool_stride_read_read_fu_190                         |    0    |    0    |    0    |    0    |
|          |                           pool_size_read_read_fu_196                          |    0    |    0    |    0    |    0    |
|          |                         conv_biases_0_read_read_fu_202                        |    0    |    0    |    0    |    0    |
|          |                         conv_biases_1_read_read_fu_208                        |    0    |    0    |    0    |    0    |
|          |                         conv_biases_2_read_read_fu_214                        |    0    |    0    |    0    |    0    |
|          |                         conv_biases_3_read_read_fu_220                        |    0    |    0    |    0    |    0    |
|          |                         conv_biases_4_read_read_fu_226                        |    0    |    0    |    0    |    0    |
|          |                         conv_biases_5_read_read_fu_232                        |    0    |    0    |    0    |    0    |
|          |                         conv_biases_6_read_read_fu_238                        |    0    |    0    |    0    |    0    |
|          |                         conv_biases_7_read_read_fu_244                        |    0    |    0    |    0    |    0    |
|          |                         conv_biases_8_read_read_fu_250                        |    0    |    0    |    0    |    0    |
|          |                         conv_biases_9_read_read_fu_256                        |    0    |    0    |    0    |    0    |
|          |                        conv_biases_10_read_read_fu_262                        |    0    |    0    |    0    |    0    |
|          |                        conv_biases_11_read_read_fu_268                        |    0    |    0    |    0    |    0    |
|          |                        conv_biases_12_read_read_fu_274                        |    0    |    0    |    0    |    0    |
|          |                        conv_biases_13_read_read_fu_280                        |    0    |    0    |    0    |    0    |
|   read   |                        conv_biases_14_read_read_fu_286                        |    0    |    0    |    0    |    0    |
|          |                        conv_biases_15_read_read_fu_292                        |    0    |    0    |    0    |    0    |
|          |                        linear_biases_0_read_read_fu_298                       |    0    |    0    |    0    |    0    |
|          |                        linear_biases_1_read_read_fu_304                       |    0    |    0    |    0    |    0    |
|          |                        linear_biases_2_read_read_fu_310                       |    0    |    0    |    0    |    0    |
|          |                        linear_biases_3_read_read_fu_316                       |    0    |    0    |    0    |    0    |
|          |                        linear_biases_4_read_read_fu_322                       |    0    |    0    |    0    |    0    |
|          |                        linear_biases_5_read_read_fu_328                       |    0    |    0    |    0    |    0    |
|          |                        linear_biases_6_read_read_fu_334                       |    0    |    0    |    0    |    0    |
|          |                        linear_biases_7_read_read_fu_340                       |    0    |    0    |    0    |    0    |
|          |                        linear_biases_8_read_read_fu_346                       |    0    |    0    |    0    |    0    |
|          |                        linear_biases_9_read_read_fu_352                       |    0    |    0    |    0    |    0    |
|          |                       linear_biases_10_read_read_fu_358                       |    0    |    0    |    0    |    0    |
|          |                       linear_biases_11_read_read_fu_364                       |    0    |    0    |    0    |    0    |
|          |                       linear_biases_12_read_read_fu_370                       |    0    |    0    |    0    |    0    |
|          |                       linear_biases_13_read_read_fu_376                       |    0    |    0    |    0    |    0    |
|          |                       linear_biases_14_read_read_fu_382                       |    0    |    0    |    0    |    0    |
|          |                       linear_biases_15_read_read_fu_388                       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                               trunc_ln86_fu_512                               |    0    |    0    |    0    |    0    |
|          |                              trunc_ln86_1_fu_516                              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                               |    18   | 107.336 |   4853  |   5083  |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  conv_biases_0_read_reg_560 |   32   |
| conv_biases_10_read_reg_610 |   32   |
| conv_biases_11_read_reg_615 |   32   |
| conv_biases_12_read_reg_620 |   32   |
| conv_biases_13_read_reg_625 |   32   |
| conv_biases_14_read_reg_630 |   32   |
| conv_biases_15_read_reg_635 |   32   |
|  conv_biases_1_read_reg_565 |   32   |
|  conv_biases_2_read_reg_570 |   32   |
|  conv_biases_3_read_reg_575 |   32   |
|  conv_biases_4_read_reg_580 |   32   |
|  conv_biases_5_read_reg_585 |   32   |
|  conv_biases_6_read_reg_590 |   32   |
|  conv_biases_7_read_reg_595 |   32   |
|  conv_biases_8_read_reg_600 |   32   |
|  conv_biases_9_read_reg_605 |   32   |
|     conv_output_reg_548     |   16   |
| linear_biases_0_read_reg_644|   32   |
|linear_biases_10_read_reg_694|   32   |
|linear_biases_11_read_reg_699|   32   |
|linear_biases_12_read_reg_704|   32   |
|linear_biases_13_read_reg_709|   32   |
|linear_biases_14_read_reg_714|   32   |
|linear_biases_15_read_reg_719|   32   |
| linear_biases_1_read_reg_649|   32   |
| linear_biases_2_read_reg_654|   32   |
| linear_biases_3_read_reg_659|   32   |
| linear_biases_4_read_reg_664|   32   |
| linear_biases_5_read_reg_669|   32   |
| linear_biases_6_read_reg_674|   32   |
| linear_biases_7_read_reg_679|   32   |
| linear_biases_8_read_reg_684|   32   |
| linear_biases_9_read_reg_689|   32   |
|       or_ln46_reg_640       |    1   |
|     pool_output_reg_554     |   16   |
|     trunc_ln86_1_reg_543    |   31   |
|      trunc_ln86_reg_538     |   31   |
+-----------------------------+--------+
|            Total            |  1119  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |   107  |  4853  |  5083  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |  1119  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   107  |  5972  |  5083  |
+-----------+--------+--------+--------+--------+
