#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Mon Mar 25 01:38:28 2019
# Process ID: 7048
# Log file: /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado.log
# Journal file: /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source ./vivado/leon3mp_vivado.tcl
# create_project leon3-zc702 ./vivado/leon3-zc702 -part XC7Z020CLG484-1 -force
# set_property top testbench [get_filesets sim_1]
# set_property target_language verilog [current_project]
# read_vhdl -library grlib ../../lib/grlib/stdlib/version.vhd
# read_vhdl -library grlib ../../lib/grlib/stdlib/config_types.vhd
# read_vhdl -library grlib ../../lib/grlib/stdlib/config.vhd
# read_vhdl -library grlib ../../lib/grlib/stdlib/stdlib.vhd
# read_vhdl -library grlib ../../lib/grlib/stdlib/stdio.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/stdlib/stdio.vhd]
# read_vhdl -library grlib ../../lib/grlib/stdlib/testlib.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/stdlib/testlib.vhd]
# read_vhdl -library grlib ../../lib/grlib/util/util.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/util/util.vhd]
# read_vhdl -library grlib ../../lib/grlib/sparc/sparc.vhd
# read_vhdl -library grlib ../../lib/grlib/sparc/sparc_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/sparc/sparc_disas.vhd]
# read_vhdl -library grlib ../../lib/grlib/sparc/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/sparc/cpu_disas.vhd]
# read_vhdl -library grlib ../../lib/grlib/modgen/multlib.vhd
# read_vhdl -library grlib ../../lib/grlib/modgen/leaves.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/amba.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/devices.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/defmst.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrl.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrlx.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrldp.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrlsp.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/ahbctrl.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/dma2ahb_pkg.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/dma2ahb.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/ahbmst.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/ahblitm2ahbm.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/dma2ahb_tp.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/amba/dma2ahb_tp.vhd]
# read_vhdl -library grlib ../../lib/grlib/amba/amba_tp.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/amba/amba_tp.vhd]
# read_vhdl -library grlib ../../lib/grlib/dftlib/dftlib.vhd
# read_vhdl -library grlib ../../lib/grlib/dftlib/synciotest.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/generic_bm_pkg.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/ahb_be.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/axi4_be.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bmahbmst.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bm_fre.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bm_me_rc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bm_me_wc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/fifo_control_rc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/fifo_control_wc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/generic_bm_ahb.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/generic_bm_axi.vhd
# read_vhdl -library techmap ../../lib/techmap/gencomp/gencomp.vhd
# read_vhdl -library techmap ../../lib/techmap/gencomp/netcomp.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/memory_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/ddr_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/mul_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/ddr_phy_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/ddrphy_datapath.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/fifo_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/sim_pll.vhd
# set_property used_in_synthesis false [get_files ../../lib/techmap/inferred/sim_pll.vhd]
# read_vhdl -library techmap ../../lib/techmap/inferred/lpddr2_phy_inferred.vhd
# set_property used_in_synthesis false [get_files ../../lib/techmap/inferred/lpddr2_phy_inferred.vhd]
# read_vhdl -library techmap ../../lib/techmap/unisim/memory_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/buffer_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/pads_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/clkgen_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/tap_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/ddr_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/ddr_phy_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/sysmon_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/mul_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/spictrl_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/allclkgen.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/techbuf.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/allddr.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/allmem.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/allmul.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/allpads.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/alltap.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkgen.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkmux.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkinv.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkand.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grgates.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ddr_ireg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ddr_oreg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/inpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/inpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iodpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/lvds_combo.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/odpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/outpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/outpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/toutpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/toutpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/skew_outpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ddrphy.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram64.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram_2p.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram_dp.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncfifo_2p.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/regfile_3p.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/tap.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/nandtree.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grlfpw_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grfpw_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/leon3_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/leon4_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/mul_61x61.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/cpu_disas_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ringosc.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grpci2_phy_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/system_monitor.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/inpad_ddr.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/outpad_ddr.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad_ddr.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram128bw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram256bw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram128.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram156bw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/techmult.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/spictrl_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/scanreg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncrambw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram_2pbw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/sdram_phy.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncreg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/serdes.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad_tm.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/toutpad_tm.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/memrwcol.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/cdcbus.vhd
# read_vhdl -library eth ../../lib/eth/comp/ethcomp.vhd
# read_vhdl -library eth ../../lib/eth/core/greth_pkg.vhd
# read_vhdl -library eth ../../lib/eth/core/eth_rstgen.vhd
# read_vhdl -library eth ../../lib/eth/core/eth_edcl_ahb_mst.vhd
# read_vhdl -library eth ../../lib/eth/core/eth_ahb_mst.vhd
# read_vhdl -library eth ../../lib/eth/core/greth_tx.vhd
# read_vhdl -library eth ../../lib/eth/core/greth_rx.vhd
# read_vhdl -library eth ../../lib/eth/core/grethc.vhd
# read_vhdl -library eth ../../lib/eth/wrapper/greth_gen.vhd
# read_vhdl -library eth ../../lib/eth/wrapper/greth_gbit_gen.vhd
# read_vhdl -library opencores ../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd
# read_vhdl -library opencores ../../lib/opencores/i2c/i2c_master_byte_ctrl.vhd
# read_vhdl -library opencores ../../lib/opencores/i2c/i2coc.vhd
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/clean_rst.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/clean_rst.v]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/decoder_8b10b.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/decoder_8b10b.v]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/encoder_8b10b.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/encoder_8b10b.v]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_constants.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_regs.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_test.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_test.v]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/timescale.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/timescale.v]
# read_vhdl -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_comp.vhd
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX.v]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_an.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_an.v]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_rx.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_sync.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_tx.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v]
# read_vhdl -library gaisler ../../lib/gaisler/arith/arith.vhd
# read_vhdl -library gaisler ../../lib/gaisler/arith/mul32.vhd
# read_vhdl -library gaisler ../../lib/gaisler/arith/div32.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/memctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/sdctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/sdctrl64.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/sdmctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/srctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmuconfig.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmuiface.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/libmmu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmutlbcam.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmulrue.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmulru.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmutlb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmutw.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3/leon3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3/grfpushwx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/tbufmem.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/tbufmem_2p.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/dsu3x.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/dsu3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/dsu3_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libfpu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libiu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libcache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libleon3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/regfile_3p_l3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_acache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_icache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_dcache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/cachemem.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_cache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/grfpwx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/grlfpwx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/iu3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/proc3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/grfpwxsh.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3x.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3cg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3s.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3sh.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/l3stat.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/cmvalidbits.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon4/leon4.vhd
# read_vhdl -library gaisler ../../lib/gaisler/irqmp/irqmp.vhd
# read_vhdl -library gaisler ../../lib/gaisler/irqmp/irqamp.vhd
# read_vhdl -library gaisler ../../lib/gaisler/irqmp/irqmp_bmode.vhd
# read_vhdl -library gaisler ../../lib/gaisler/l2cache/pkg/l2cache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/axi.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahbm2axi.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahbm2axi3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahbm2axi4.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/axinullslv.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahb2axib.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahb2axi3b.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahb2axi4b.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/misc.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/rstgen.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/gptimer.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbram.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbdpram.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbtrace_mmb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbtrace_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbtrace.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grgpio.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbstat.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/logan.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/apbps2.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/charrom_package.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/charrom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/apbvga.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/svgactrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grsysmon.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/gracectrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grgpreg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahb_mst_iface.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grgprbank.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grversion.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/apb3cdc.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbsmux.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbmmux.vhd
# read_vhdl -library gaisler ../../lib/gaisler/net/net.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/uart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/libdcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/apbuart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/dcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/dcom_uart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/ahbuart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/sim/sim.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sim.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/sram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/sram16.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sram16.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/phy.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/phy.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ser_phy.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ser_phy.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ahbrep.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ahbrep.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/delay_wire.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/delay_wire.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/pwm_check.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/pwm_check.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/slavecheck_slv.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/slavecheck_slv.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ddrram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ddrram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ddr2ram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ddr2ram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ddr3ram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ddr3ram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/sdrtestmod.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sdrtestmod.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ahbram_sim.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ahbram_sim.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/aximem.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/aximem.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/axirep.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/axirep.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/axixmem.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/axixmem.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtag.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/libjtagcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/bscanregs.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/bscanregsbd.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagcom2.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/ahbjtag.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/ahbjtag_bsd.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagtst.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/jtag/jtagtst.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/greth/ethernet_mac.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth_gbit.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greths.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth_gbit_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greths_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/grethm.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/grethm_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/rgmii.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/rgmii_series7.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/rgmii_series6.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/comma_detect.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/sgmii.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/elastic_buffer.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/gmii_to_mii.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/word_aligner.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrpkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrintpkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrphy_wrap.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spax_ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spax_ddr.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2buf.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spax.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spa.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr1spax.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr1spax_ddr.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrspa.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_pkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_ddr2_dq16_ad13_ba3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_ddr3_dq16_ad15_ba3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_cpci_xc7k.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2axi_mig_7series.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2avl_async.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2avl_async_be.vhd
# read_verilog -library gaisler ../../lib/gaisler/ddr/mig_interface_model.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/ddr/mig_interface_model.v]
# set_property used_in_synthesis false [get_files ../../lib/gaisler/ddr/mig_interface_model.v]
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2cmst.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2cmst_gen.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2cslv.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahbx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb_apb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb_gen.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb_apb_gen.vhd
# read_verilog -library gaisler ../../lib/gaisler/i2c/i2c_slave_model.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/i2c/i2c_slave_model.v]
# set_property used_in_synthesis false [get_files ../../lib/gaisler/i2c/i2c_slave_model.v]
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/grdmac_pkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/apbmem.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/grdmac_ahbmst.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/grdmac_alignram.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/grdmac.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac/grdmac_1p.vhd
# read_vhdl -library gaisler ../../lib/gaisler/subsys/subsys.vhd
# read_vhdl -library gaisler ../../lib/gaisler/subsys/leon_dsu_stat_base.vhd
# read_vhdl -library esa ../../lib/esa/memoryctrl/memoryctrl.vhd
# read_vhdl -library esa ../../lib/esa/memoryctrl/mctrl.vhd
# read_vhdl -library fmf ../../lib/fmf/utilities/conversions.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/utilities/conversions.vhd]
# read_vhdl -library fmf ../../lib/fmf/utilities/gen_utils.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/utilities/gen_utils.vhd]
# read_vhdl -library fmf ../../lib/fmf/flash/flash.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/flash/flash.vhd]
# read_vhdl -library fmf ../../lib/fmf/flash/s25fl064a.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/flash/s25fl064a.vhd]
# read_vhdl -library fmf ../../lib/fmf/flash/m25p80.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/flash/m25p80.vhd]
# read_vhdl -library fmf ../../lib/fmf/fifo/idt7202.vhd
# set_property used_in_synthesis false [get_files ../../lib/fmf/fifo/idt7202.vhd]
# read_verilog -library micron ../../lib/micron/sdram/mobile_sdr.v
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/micron/sdram/mobile_sdr.v]
# set_property used_in_synthesis false [get_files ../../lib/micron/sdram/mobile_sdr.v]
# read_vhdl -library work ../../lib/work/debug/debug.vhd
# set_property used_in_synthesis false [get_files ../../lib/work/debug/debug.vhd]
# read_vhdl -library work ../../lib/work/debug/grtestmod.vhd
# set_property used_in_synthesis false [get_files ../../lib/work/debug/grtestmod.vhd]
# read_vhdl -library work ../../lib/work/debug/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/work/debug/cpu_disas.vhd]
# read_vhdl -library work config.vhd
# read_vhdl -library work ahbrom.vhd
# read_vhdl -library work leon3mp.vhd
# read_vhdl -library work leon3_zc702_stub_sim.vhd
# set_property used_in_synthesis false [get_files leon3_zc702_stub_sim.vhd]
# read_vhdl -library work testbench.vhd
# set_property used_in_synthesis false [get_files testbench.vhd]
# add_files -fileset sim_1 prom.srec ram.srec
# read_xdc leon3mp.xdc
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
# set_property used_in_synthesis true [get_files leon3mp.xdc]
# set_property used_in_implementation true [get_files leon3mp.xdc]
# source stub.tcl
## set_property target_language VHDL [current_project]
## source {leon3_zc702_stub.tcl}
### set scripts_vivado_version 2013.4
### set current_vivado_version [version -short]
### if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
###    puts ""
###    puts "ERROR: This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."
### 
###    return 1
### }
### set design_name leon3_zc702_stub
### if { [get_projects -quiet] eq "" } {
###    puts "ERROR: Please open or create a project!"
###    return 1
### }
### set errMsg ""
### set nRet 0
### set cur_design [current_bd_design -quiet]
### if { ${design_name} ne "" && ${cur_design} eq ${design_name} } {
###    # Checks if design is empty or not
###    set list_cells [get_bd_cells -quiet]
### 
###    if { $list_cells ne "" } {
###       set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
###       set nRet 1
###    } else {
###       puts "INFO: Constructing design in IPI design <$design_name>..."
###    }
### } else {
### 
###    if { [get_files -quiet ${design_name}.bd] eq "" } {
###       puts "INFO: Currently there is no design <$design_name> in project, so creating one..."
### 
###       create_bd_design $design_name
### 
###       puts "INFO: Making design <$design_name> as current_bd_design."
###       current_bd_design $design_name
### 
###    } else {
###       set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
###       set nRet 3
###    }
### 
### }
INFO: Currently there is no design <leon3_zc702_stub> in project, so creating one...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2013.4/data/ip'.
Wrote  : </home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/leon3_zc702_stub.bd> 
INFO: Making design <leon3_zc702_stub> as current_bd_design.
### puts "INFO: Currently the variable <design_name> is equal to \"$design_name\"."
INFO: Currently the variable <design_name> is equal to "leon3_zc702_stub".
### if { $nRet != 0 } {
###    puts $errMsg
###    return $nRet
### }
### proc create_root_design { parentCell } {
### 
###   if { $parentCell eq "" } {
###      set parentCell [get_bd_cells /]
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
### 
###   # Create interface ports
###   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
###   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
###   set S_AXI_GP0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_GP0 ]
###   set_property -dict [ list CONFIG.ADDR_WIDTH {32} CONFIG.ARUSER_WIDTH {0} CONFIG.AWUSER_WIDTH {0} CONFIG.BUSER_WIDTH {0} CONFIG.CLK_DOMAIN {} CONFIG.DATA_WIDTH {32} CONFIG.FREQ_HZ {83333336} CONFIG.ID_WIDTH {6} CONFIG.MAX_BURST_LENGTH {16} CONFIG.NUM_READ_OUTSTANDING {1} CONFIG.NUM_WRITE_OUTSTANDING {1} CONFIG.PHASE {0.000} CONFIG.PROTOCOL {AXI3} CONFIG.READ_WRITE_MODE {READ_WRITE} CONFIG.RUSER_WIDTH {0} CONFIG.SUPPORTS_NARROW_BURST {1} CONFIG.WUSER_WIDTH {0}  ] $S_AXI_GP0
### 
###   # Create ports
###   set FCLK_CLK0 [ create_bd_port -dir O -type clk FCLK_CLK0 ]
###   set FCLK_CLK1 [ create_bd_port -dir O -type clk FCLK_CLK1 ]
###   set FCLK_RESET0_N [ create_bd_port -dir O -type rst FCLK_RESET0_N ]
### 
###   # Create instance: processing_system7_0, and set properties
###   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.3 processing_system7_0 ]
###   set_property -dict [ list CONFIG.PCW_EN_CLK1_PORT {1} CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {83.000000} CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_USE_M_AXI_GP1 {0} CONFIG.PCW_USE_S_AXI_ACP {0} CONFIG.PCW_USE_S_AXI_GP0 {1} CONFIG.PCW_USE_S_AXI_GP1 {0} CONFIG.PCW_USE_S_AXI_HP0 {0} CONFIG.preset {ZC702*}  ] $processing_system7_0
### 
###   # Create interface connections
###   connect_bd_intf_net -intf_net S_AXI_GP0_1 [get_bd_intf_ports S_AXI_GP0] [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
###   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
###   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
### 
###   # Create port connections
###   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_ports FCLK_CLK0] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/S_AXI_GP0_ACLK]
###   connect_bd_net -net processing_system7_0_FCLK_CLK1 [get_bd_ports FCLK_CLK1] [get_bd_pins processing_system7_0/FCLK_CLK1]
###   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_ports FCLK_RESET0_N] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
### 
###   # Create address segments
###   create_bd_addr_seg -range 0x40000000 -offset 0x0 [get_bd_addr_spaces S_AXI_GP0] [get_bd_addr_segs processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM] SEG_processing_system7_0_GP0_DDR_LOWOCM
###   create_bd_addr_seg -range 0x400000 -offset 0xE0000000 [get_bd_addr_spaces S_AXI_GP0] [get_bd_addr_segs processing_system7_0/S_AXI_GP0/GP0_IOP] SEG_processing_system7_0_GP0_IOP
###   create_bd_addr_seg -range 0x1000000 -offset 0xFC000000 [get_bd_addr_spaces S_AXI_GP0] [get_bd_addr_segs processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR] SEG_processing_system7_0_GP0_QSPI_LINEAR
###   
### 
###   # Restore current instance
###   current_bd_instance $oldCurInst
### 
###   save_bd_design
### }
### create_root_design ""
Wrote  : </home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/leon3_zc702_stub.bd> 
## generate_target all [get_files  vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/leon3_zc702_stub.bd]
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0/S_AXI_GP0(8) and /S_AXI_GP0(1)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0/S_AXI_GP0(8) and /S_AXI_GP0(1)
VHDL Output written to : leon3_zc702_stub.vhd
VHDL Output written to : leon3_zc702_stub_wrapper.vhd
Wrote  : </home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/leon3_zc702_stub.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'leon3_zc702_stub_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'leon3_zc702_stub_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'leon3_zc702_stub_processing_system7_0_0'...
WARNING: [IP_Flow 19-2987] IP 'leon3_zc702_stub_processing_system7_0_0' with unlicensed IP definition 'xilinx.com:ip:processing_system7:5.3' depends on licensed subcore IP definition 'xilinx.com:ip:processing_system7_bfm:2.0'. Please update your IP definition with license information.
WARNING: [xilinx.com:ip:processing_system7:5.3-1] leon3_zc702_stub_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'leon3_zc702_stub_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'leon3_zc702_stub_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 918.262 ; gain = 56.020
## make_wrapper -files [get_files vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/leon3_zc702_stub.bd] -top
## add_files -norecurse vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/hdl/leon3_zc702_stub_wrapper.vhd
## update_compile_order -fileset sources_1
## export_hardware [get_files vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/leon3_zc702_stub.bd] 
Exporting to file /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.sdk/SDK/SDK_Export/hw/leon3_zc702_stub.xml
export_hardware: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 951.324 ; gain = 29.062
# set_property target_simulator ModelSim [current_project]
# set_property top_lib work [current_fileset]
# set_property top_arch rtl [current_fileset]
# set_property top leon3mp [current_fileset]
# if {[regexp -nocase {.*board_part.*} [list_property [current_project]]]} {
#   set_property board_part xilinx.com:zynq:zc702:1.0 [current_project]
# } else {
#   set_property board xilinx.com:zynq:zc702:1.0 [current_project]
# }
source ./vivado/leon3mp_vivado_run.tcl
# synth_design -directive runtimeoptimized -resource_sharing off -keep_equivalent_registers -no_lc -rtl -name rtl_1
Command: synth_design -directive runtimeoptimized -resource_sharing off -keep_equivalent_registers -no_lc -rtl -name rtl_1

Starting synthesis...

Using part: xc7z020clg484-1
Top: leon3mp
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 977.324 ; gain = 331.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'leon3mp' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:83]
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter padtech bound to: 51 - type: integer 
	Parameter clktech bound to: 51 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter dbguart bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:33' bound to instance 'reset_pad' of component 'inpad' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:253]
INFO: [Synth 8-638] synthesizing module 'inpad__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:40]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_inpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:36' bound to instance 'x0' of component 'unisim_inpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:50]
INFO: [Synth 8-638] synthesizing module 'unisim_inpad__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:40]
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-3491] module 'IBUF' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:10580' bound to instance 'ip' of component 'IBUF' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:10580]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:10580]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad__parameterized0' (2#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'inpad__parameterized0' (3#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:40]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 2 - type: integer 
	Parameter nahbs bound to: 8 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbctrl' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:40' bound to instance 'ahb0' of component 'ahbctrl' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:261]
INFO: [Synth 8-638] synthesizing module 'ahbctrl__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 2 - type: integer 
	Parameter nahbs bound to: 8 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbctrl__parameterized0' (4#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3s' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:36' bound to instance 'u0' of component 'leon3s' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:273]
INFO: [Synth 8-638] synthesizing module 'leon3s__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3x' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:43' bound to instance 'leon3x0' of component 'leon3x' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:114]
INFO: [Synth 8-638] synthesizing module 'leon3x__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:126]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'proc3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:44' bound to instance 'p0' of component 'proc3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:174]
INFO: [Synth 8-638] synthesizing module 'proc3__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'iu3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:48' bound to instance 'iu' of component 'iu3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:154]
INFO: [Synth 8-638] synthesizing module 'iu3__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4062]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:1843]
INFO: [Synth 8-4471] merging register 'r_reg[a][decill]' into 'r_reg[d][rexen]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[x][ctrl][itovr]' into 'r_reg[d][rexen]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-256] done synthesizing module 'iu3__parameterized0' (5#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter tech bound to: 51 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mul32' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:40' bound to instance 'mul0' of component 'mul32' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:164]
INFO: [Synth 8-638] synthesizing module 'mul32__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:60]
	Parameter tech bound to: 51 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'techmult' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:36' bound to instance 'm3232' of component 'techmult' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:413]
INFO: [Synth 8-638] synthesizing module 'techmult__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mult_pipe' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd:76' bound to instance 'dwm' of component 'gen_mult_pipe' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:134]
INFO: [Synth 8-638] synthesizing module 'gen_mult_pipe__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd:91]
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_mult_pipe__parameterized0' (6#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'techmult__parameterized0' (7#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mul32__parameterized0' (8#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:60]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'div32' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/div32.vhd:43' bound to instance 'div0' of component 'div32' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:166]
INFO: [Synth 8-638] synthesizing module 'div32__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/div32.vhd:56]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div32__parameterized0' (9#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/div32.vhd:56]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_cache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:42' bound to instance 'c0mmu' of component 'mmu_cache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:176]
INFO: [Synth 8-638] synthesizing module 'mmu_cache__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:100]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
INFO: [Synth 8-3491] module 'mmu_icache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:44' bound to instance 'icache0' of component 'mmu_icache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:131]
INFO: [Synth 8-638] synthesizing module 'mmu_icache__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:78]
	Parameter fabtech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:463]
WARNING: [Synth 8-3848] Net tag[2] in module/entity mmu_icache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:318]
WARNING: [Synth 8-3848] Net tag[3] in module/entity mmu_icache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'mmu_icache__parameterized0' (10#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:78]
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_dcache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:45' bound to instance 'dcache0' of component 'mmu_dcache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:137]
INFO: [Synth 8-638] synthesizing module 'mmu_dcache__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:91]
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net bwddatainv[2] in module/entity mmu_dcache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:419]
WARNING: [Synth 8-3848] Net bwddatainv[3] in module/entity mmu_dcache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:419]
WARNING: [Synth 8-3848] Net bwmaskinv[2] in module/entity mmu_dcache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:420]
WARNING: [Synth 8-3848] Net bwmaskinv[3] in module/entity mmu_dcache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'mmu_dcache__parameterized0' (11#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:91]
	Parameter hindex bound to: 0 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_acache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd:42' bound to instance 'a0' of component 'mmu_acache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mmu_acache__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter hindex bound to: 0 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmu_acache__parameterized0' (12#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter tech bound to: 51 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmu' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:40' bound to instance 'm0' of component 'mmu' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mmu__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:68]
	Parameter tech bound to: 51 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmutlb' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:41' bound to instance 'itlb0' of component 'mmutlb' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:653]
INFO: [Synth 8-638] synthesizing module 'mmutlb__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
INFO: [Synth 8-638] synthesizing module 'mmutlbcam__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'mmutlbcam__parameterized0' (13#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'dataram' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:702]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'generic_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:32' bound to instance 'r0' of component 'generic_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:179]
INFO: [Synth 8-638] synthesizing module 'generic_syncram__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:43]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram__parameterized0' (14#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized0' (15#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized0' (16#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulru' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:38' bound to instance 'lru' of component 'mmulru' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:710]
INFO: [Synth 8-638] synthesizing module 'mmulru__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:50]
	Parameter entries bound to: 8 - type: integer 
	Parameter position bound to: 7 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 7 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized0' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 6 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 6 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized2' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 5 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 5 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized4' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 4 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized6' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 4 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized6' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 3 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized8' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 3 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized8' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 2 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized10' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 2 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized10' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 1 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized12' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 1 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized12' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 0 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized14' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 0 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized14' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'mmulru__parameterized0' (18#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:50]
WARNING: [Synth 8-3848] Net wb_transdata[subit] in module/entity mmutlb__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'mmutlb__parameterized0' (19#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmutlb' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:41' bound to instance 'dtlb0' of component 'mmutlb' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:658]
INFO: [Synth 8-638] synthesizing module 'mmutlb__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
INFO: [Synth 8-638] synthesizing module 'mmutlbcam__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'mmutlbcam__parameterized2' (19#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'dataram' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:702]
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulru' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:38' bound to instance 'lru' of component 'mmulru' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:710]
INFO: [Synth 8-256] done synthesizing module 'mmutlb__parameterized2' (19#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutw' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:39' bound to instance 'tw0' of component 'mmutw' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:666]
INFO: [Synth 8-638] synthesizing module 'mmutw__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:54]
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'mmutw__parameterized0' (20#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'mmu__parameterized0' (21#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'mmu_cache__parameterized0' (22#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'proc3__parameterized0' (23#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regfile_3p_l3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:34' bound to instance 'rf0' of component 'regfile_3p_l3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:187]
INFO: [Synth 8-638] synthesizing module 'regfile_3p_l3__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regfile_3p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:33' bound to instance 'rhu' of component 'regfile_3p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:73]
INFO: [Synth 8-638] synthesizing module 'regfile_3p__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x0' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:82]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:122]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized0' (24#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:189]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:670]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:31770' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:455]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S36_S36' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:31770]
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S36_S36' (25#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:31770]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized0' (26#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized0' (27#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized0' (28#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x1' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:85]
WARNING: [Synth 8-3848] Net ce1 in module/entity regfile_3p__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:49]
WARNING: [Synth 8-3848] Net ce2 in module/entity regfile_3p__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'regfile_3p__parameterized0' (29#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'regfile_3p_l3__parameterized0' (30#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56]
	Parameter tech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cachemem' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:38' bound to instance 'cmem0' of component 'cachemem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:196]
INFO: [Synth 8-638] synthesizing module 'cachemem__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:72]
	Parameter tech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:344]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:31770' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized2' (30#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized2' (30#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:347]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:32401' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S9' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:32401]
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 9'b000000000 
	Parameter SRVAL bound to: 9'b000000000 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S9' (31#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:32401]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:32401' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:32401' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:32401' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:344]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:347]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags0' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:416]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:122]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized2' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:189]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:670]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:31770' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:455]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized2' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized2' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized2' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags1' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:421]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:122]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:189]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:670]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:31770' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:455]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags0' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:416]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags1' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:421]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:474]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized6' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized6' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:30103' bound to instance 'r' of component 'RAMB16_S18' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S18' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:30103]
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
	Parameter INIT bound to: 18'b000000000000000000 
	Parameter SRVAL bound to: 18'b000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S18' (32#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:30103]
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:30103' bound to instance 'r' of component 'RAMB16_S18' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized6' (32#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized6' (32#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:474]
INFO: [Synth 8-256] done synthesizing module 'cachemem__parameterized0' (33#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:72]
	Parameter tech bound to: 51 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'tbmem0' of component 'tbufmem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:207]
INFO: [Synth 8-638] synthesizing module 'tbufmem__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:38' bound to instance 'ram0' of component 'syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:63]
INFO: [Synth 8-638] synthesizing module 'syncram64__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:685' bound to instance 'x0' of component 'unisim_syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:122]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram64__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:697]
	Parameter abits bound to: 7 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:31770' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:741]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64__parameterized0' (34#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'syncram64__parameterized0' (35#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:38' bound to instance 'ram0' of component 'syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'tbufmem__parameterized0' (36#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'leon3x__parameterized0' (37#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'leon3s__parameterized0' (38#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:33' bound to instance 'led1_pad' of component 'outpad' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:287]
INFO: [Synth 8-638] synthesizing module 'outpad__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:40]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'unisim_outpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:216' bound to instance 'x0' of component 'unisim_outpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
INFO: [Synth 8-638] synthesizing module 'unisim_outpad__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:221]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-3491] module 'OBUF' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:17592' bound to instance 'op' of component 'OBUF' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:254]
INFO: [Synth 8-638] synthesizing module 'OBUF__parameterized0' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:17592]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OBUF__parameterized0' (39#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:17592]
INFO: [Synth 8-256] done synthesizing module 'unisim_outpad__parameterized0' (40#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'outpad__parameterized0' (41#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:40]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'dsu3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:38' bound to instance 'dsu0' of component 'dsu3' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:290]
INFO: [Synth 8-638] synthesizing module 'dsu3__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:65]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'dsu3x' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:40' bound to instance 'x0' of component 'dsu3x' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:73]
INFO: [Synth 8-638] synthesizing module 'dsu3x__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:73]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'mem0' of component 'tbufmem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:1148]
INFO: [Synth 8-256] done synthesizing module 'dsu3x__parameterized0' (42#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'dsu3__parameterized0' (43#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:65]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:33' bound to instance 'dsuact_pad' of component 'outpad' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:297]
	Parameter tech bound to: 51 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ahbjtag' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/ahbjtag.vhd:39' bound to instance 'ahbjtag0' of component 'ahbjtag' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'ahbjtag__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/ahbjtag.vhd:80]
	Parameter tech bound to: 51 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbmst__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbmst.vhd:55]
	Parameter hindex bound to: 1 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbmst__parameterized0' (44#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbmst.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tap__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/tap.vhd:78]
	Parameter tech bound to: 51 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'virtex7_tap' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/tap_unisim.vhd:576]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BSCANE2' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:427]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BSCANE2' (45#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:427]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BSCANE2__parameterized0' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:427]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BSCANE2__parameterized0' (45#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:427]
INFO: [Synth 8-256] done synthesizing module 'virtex7_tap' (46#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/tap_unisim.vhd:576]
INFO: [Synth 8-256] done synthesizing module 'tap__parameterized0' (47#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/tap.vhd:78]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 51 - type: integer 
INFO: [Synth 8-638] synthesizing module 'techbuf__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techbuf.vhd:39]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkbuf_xilinx__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/buffer_unisim.vhd:43]
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:612]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (48#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:612]
INFO: [Synth 8-256] done synthesizing module 'clkbuf_xilinx__parameterized0' (49#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/buffer_unisim.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'techbuf__parameterized0' (50#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techbuf.vhd:39]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grdff__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:117]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grdff__parameterized0' (51#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:117]
	Parameter gatetech bound to: 51 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jtagcom2__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom2.vhd:62]
	Parameter gatetech bound to: 51 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grnand2__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:256]
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grnand2__parameterized0' (52#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:256]
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'ar_reg[qual_areg]' into 'ar_reg[qual_dreg]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom2.vhd:326]
INFO: [Synth 8-256] done synthesizing module 'jtagcom2__parameterized0' (53#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom2.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'ahbjtag__parameterized0' (54#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/ahbjtag.vhd:80]
INFO: [Synth 8-638] synthesizing module 'leon3_zc702_stub' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/hdl/leon3_zc702_stub.vhd:72]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/hdl/leon3_zc702_stub.vhd:250]
INFO: [Synth 8-638] synthesizing module 'leon3_zc702_stub_processing_system7_0_0' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/synth/leon3_zc702_stub_processing_system7_0_0.vhd:127]
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_3_processing_system7__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2171]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (55#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:26737]
INFO: [Synth 8-256] done synthesizing module 'PS7' (56#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:26737]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:210]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:211]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:227]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:241]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:242]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:256]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1033]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1034]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1037]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1035]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1036]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1042]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1043]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1046]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1044]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1045]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1055]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1054]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_3_processing_system7__parameterized0' (57#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
INFO: [Synth 8-256] done synthesizing module 'leon3_zc702_stub_processing_system7_0_0' (58#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/synth/leon3_zc702_stub_processing_system7_0_0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'leon3_zc702_stub' (59#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/hdl/leon3_zc702_stub.vhd:72]
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb2axi3b__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axi3b.vhd:78]
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter axi4 bound to: 0 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb2axib__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:77]
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter axi4 bound to: 0 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized6' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized6' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized6' (59#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:152]
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p__parameterized0' (60#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized6' (60#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/axi.vhd:612]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/axi.vhd:567]
INFO: [Synth 8-256] done synthesizing module 'ahb2axib__parameterized0' (61#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'ahb2axi3b__parameterized0' (62#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axi3b.vhd:78]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbctrl__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrl.vhd:60]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter hindex0 bound to: 1 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbctrlx__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrlx.vhd:71]
	Parameter hindex0 bound to: 1 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apbctrlx__parameterized0' (63#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrlx.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'apbctrl__parameterized0' (64#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrl.vhd:60]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter eirq bound to: 0 - type: integer 
	Parameter irqmap bound to: 0 - type: integer 
	Parameter bootreg bound to: 1 - type: integer 
	Parameter extrun bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'irqmp__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/irqmp/irqmp.vhd:62]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter eirq bound to: 0 - type: integer 
	Parameter irqmap bound to: 0 - type: integer 
	Parameter bootreg bound to: 1 - type: integer 
	Parameter extrun bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/irqmp/irqmp.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'irqmp__parameterized0' (65#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/irqmp/irqmp.vhd:62]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 8 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 8 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gptimer__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:84]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 8 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 8 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:385]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:385]
INFO: [Synth 8-256] done synthesizing module 'gptimer__parameterized0' (66#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:84]
	Parameter pindex bound to: 8 - type: integer 
	Parameter paddr bound to: 8 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 0 - type: integer 
	Parameter nbits bound to: 16 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grgpio__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/grgpio.vhd:74]
	Parameter pindex bound to: 8 - type: integer 
	Parameter paddr bound to: 8 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 0 - type: integer 
	Parameter nbits bound to: 16 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grgpio__parameterized0' (67#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/grgpio.vhd:74]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iopad__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:41]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_iopad__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:103]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-638] synthesizing module 'IOBUF__parameterized0' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:13241]
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IOBUF__parameterized0' (68#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:13241]
INFO: [Synth 8-256] done synthesizing module 'unisim_iopad__parameterized0' (69#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'iopad__parameterized0' (70#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:41]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 0 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbuart__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/uart/apbuart.vhd:64]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 0 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apbuart__parameterized0' (71#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/uart/apbuart.vhd:64]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter pindex bound to: 15 - type: integer 
	Parameter paddr bound to: 15 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 7 - type: integer 
	Parameter nftslv bound to: 1 - type: integer 
	Parameter ver bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbstat__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/ahbstat.vhd:58]
	Parameter pindex bound to: 15 - type: integer 
	Parameter paddr bound to: 15 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 7 - type: integer 
	Parameter nftslv bound to: 1 - type: integer 
	Parameter ver bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbstat__parameterized0' (72#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/ahbstat.vhd:58]
INFO: [Synth 8-638] synthesizing module 'ahbrom' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/ahbrom.vhd:34]
	Parameter hindex bound to: 0 - type: integer 
	Parameter haddr bound to: 0 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter kbytes bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbrom' (73#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/ahbrom.vhd:34]
WARNING: [Synth 8-3848] Net gpioi[sig_in] in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:186]
WARNING: [Synth 8-3848] Net gpioi[sig_en] in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:186]
WARNING: [Synth 8-3848] Net tck in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:189]
WARNING: [Synth 8-3848] Net tms in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:189]
WARNING: [Synth 8-3848] Net tdi in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:189]
WARNING: [Synth 8-3848] Net rxd1 in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'leon3mp' (74#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1239.277 ; gain = 593.258
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin \ahbjtaggen0.ahbjtag0 :tck to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
WARNING: [Synth 8-3295] tying undriven pin \ahbjtaggen0.ahbjtag0 :tms to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
WARNING: [Synth 8-3295] tying undriven pin \ahbjtaggen0.ahbjtag0 :tdi to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [31] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [30] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [29] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [28] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [27] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [26] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [25] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [24] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [23] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [22] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [21] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [20] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [19] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [18] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [17] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [16] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [15] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [14] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [13] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [12] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [11] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [31] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [30] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [29] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [28] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [27] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [26] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [25] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [24] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [23] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [22] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [21] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [20] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [19] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [18] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [17] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [16] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [15] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [14] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [13] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [12] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [11] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [10] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [9] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [8] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [7] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [6] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [5] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [4] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [3] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [2] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [1] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [0] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [31] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [30] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [29] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [28] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [27] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [26] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [25] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [24] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [23] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [22] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [21] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [20] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [19] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [18] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [17] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [16] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [15] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [14] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [13] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [12] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [11] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [10] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [9] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [8] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [7] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [6] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [5] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [4] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [3] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [2] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [1] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [0] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \ua1.uart1 :\uarti[rxd]  to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:495]
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:287]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:297]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:507]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:509]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]

Processing XDC Constraints
Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/leon3_zc702_stub_processing_system7_0_0.xdc] for cell 'leon3_zc702_stub_i/processing_system7_0/U0'
Finished Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/leon3_zc702_stub_processing_system7_0_0.xdc] for cell 'leon3_zc702_stub_i/processing_system7_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/leon3_zc702_stub_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/.Xil/leon3mp_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/.Xil/leon3mp_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
Finished Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/.Xil/leon3mp_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/.Xil/leon3mp_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 8 instances
  RAMB16_S18 => RAMB18E1: 4 instances
  RAMB16_S36_S36 => RAMB36E1: 12 instances
  RAMB16_S9 => RAMB18E1: 8 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1479.410 ; gain = 833.391
331 Infos, 255 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1479.410 ; gain = 528.086
# set_property flow {Vivado Synthesis 2012} [get_runs synth_1]
# set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
# launch_runs synth_1
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/timescale.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/encoder_8b10b.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_an.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/decoder_8b10b.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/clean_rst.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/opencores/ge_1000baseX/ge_1000baseX_test.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/ddr/mig_interface_model.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/i2c/i2c_slave_model.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/kris/riscvy-business/grlib-2018.3/lib/micron/sdram/mobile_sdr.v]
[Mon Mar 25 01:40:08 2019] Launched synth_1...
Run output will be captured here: /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/runme.log
# wait_on_run -timeout 360 synth_1
[Mon Mar 25 01:40:08 2019] Waiting for synth_1 to finish (timeout in 360 minutes)...

*** Running vivado
    with args -log leon3mp.rds -m64 -mode batch -messageDb vivado.pb -source leon3mp.tcl


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Synth 8-256} -limit 10000
# set_msg_config -id {Synth 8-638} -limit 10000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language VHDL [current_project]
# set_property board xilinx.com:zynq:zc702:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/leon3_zc702_stub.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2013.4/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'leon3_zc702_stub.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
# set_property used_in_implementation false [get_files -all /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/leon3_zc702_stub_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/leon3_zc702_stub_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/leon3_zc702_stub.bd]
# read_vhdl -library grlib {
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/stdlib/version.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/stdlib/config_types.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/stdlib/stdlib.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/stdlib/config.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/amba.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/sparc/sparc.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/modgen/multlib.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/modgen/leaves.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/devices.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrlx.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbmst.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrl.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd
# }
# read_vhdl -library techmap {
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/gencomp/gencomp.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/allclkgen.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/allmem.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/allmul.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/clkgen_unisim.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/buffer_unisim.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_dp.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncrambw.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grlfpw_net.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grfpw_net.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/gencomp/netcomp.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/tap_unisim.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techbuf.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/leon3_net.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/clkmux.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/clkand.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/alltap.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/tap.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/allpads.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd
# }
# read_vhdl -library gaisler {
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmuconfig.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmuiface.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3/leon3.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/libfpu.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/arith.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/libiu.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/libcache.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/libleon3.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cmvalidbits.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/div32.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem_2p.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/grlfpwx.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/grfpwxsh.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/grfpwx.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/libjtagcom.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/axi.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/uart/uart.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/misc.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom2.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtag.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/uart/apbuart.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/grgpio.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/ahbstat.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/ahbram.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/ahbjtag.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/irqmp/irqmp.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axi3b.vhd
# }
# read_vhdl {
#   /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/config.vhd
#   /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/ahbrom.vhd
#   /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd
# }
# read_xdc /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
# set_property used_in_implementation false [get_files /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.data/wt [current_project]
# set_property parent.project_dir /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702 [current_project]
# synth_design -top leon3mp -part xc7z020clg484-1
Command: synth_design -top leon3mp -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 813.184 ; gain = 167.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'leon3mp' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:83]
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter padtech bound to: 51 - type: integer 
	Parameter clktech bound to: 51 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter dbguart bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:33' bound to instance 'reset_pad' of component 'inpad' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:253]
INFO: [Synth 8-638] synthesizing module 'inpad__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:40]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_inpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:36' bound to instance 'x0' of component 'unisim_inpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:50]
INFO: [Synth 8-638] synthesizing module 'unisim_inpad__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:40]
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-3491] module 'IBUF' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:10580' bound to instance 'ip' of component 'IBUF' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:10580]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:10580]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad__parameterized0' (2#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'inpad__parameterized0' (3#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:40]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 2 - type: integer 
	Parameter nahbs bound to: 8 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbctrl' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:40' bound to instance 'ahb0' of component 'ahbctrl' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:261]
INFO: [Synth 8-638] synthesizing module 'ahbctrl__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 2 - type: integer 
	Parameter nahbs bound to: 8 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbctrl__parameterized0' (4#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3s' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:36' bound to instance 'u0' of component 'leon3s' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:273]
INFO: [Synth 8-638] synthesizing module 'leon3s__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3x' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:43' bound to instance 'leon3x0' of component 'leon3x' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:114]
INFO: [Synth 8-638] synthesizing module 'leon3x__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:126]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'proc3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:44' bound to instance 'p0' of component 'proc3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:174]
INFO: [Synth 8-638] synthesizing module 'proc3__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'iu3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:48' bound to instance 'iu' of component 'iu3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:154]
INFO: [Synth 8-638] synthesizing module 'iu3__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4062]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:1843]
INFO: [Synth 8-4471] merging register 'r_reg[a][decill]' into 'r_reg[d][rexen]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[x][ctrl][itovr]' into 'r_reg[d][rexen]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-256] done synthesizing module 'iu3__parameterized0' (5#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter tech bound to: 51 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mul32' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:40' bound to instance 'mul0' of component 'mul32' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:164]
INFO: [Synth 8-638] synthesizing module 'mul32__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:60]
	Parameter tech bound to: 51 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'techmult' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:36' bound to instance 'm3232' of component 'techmult' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:413]
INFO: [Synth 8-638] synthesizing module 'techmult__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mult_pipe' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd:76' bound to instance 'dwm' of component 'gen_mult_pipe' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:134]
INFO: [Synth 8-638] synthesizing module 'gen_mult_pipe__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd:91]
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_mult_pipe__parameterized0' (6#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'techmult__parameterized0' (7#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mul32__parameterized0' (8#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:60]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'div32' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/div32.vhd:43' bound to instance 'div0' of component 'div32' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:166]
INFO: [Synth 8-638] synthesizing module 'div32__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/div32.vhd:56]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div32__parameterized0' (9#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/div32.vhd:56]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_cache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:42' bound to instance 'c0mmu' of component 'mmu_cache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:176]
INFO: [Synth 8-638] synthesizing module 'mmu_cache__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:100]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
INFO: [Synth 8-3491] module 'mmu_icache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:44' bound to instance 'icache0' of component 'mmu_icache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:131]
INFO: [Synth 8-638] synthesizing module 'mmu_icache__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:78]
	Parameter fabtech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:463]
WARNING: [Synth 8-3848] Net tag[2] in module/entity mmu_icache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:318]
WARNING: [Synth 8-3848] Net tag[3] in module/entity mmu_icache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'mmu_icache__parameterized0' (10#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:78]
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_dcache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:45' bound to instance 'dcache0' of component 'mmu_dcache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:137]
INFO: [Synth 8-638] synthesizing module 'mmu_dcache__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:91]
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net bwddatainv[2] in module/entity mmu_dcache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:419]
WARNING: [Synth 8-3848] Net bwddatainv[3] in module/entity mmu_dcache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:419]
WARNING: [Synth 8-3848] Net bwmaskinv[2] in module/entity mmu_dcache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:420]
WARNING: [Synth 8-3848] Net bwmaskinv[3] in module/entity mmu_dcache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'mmu_dcache__parameterized0' (11#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:91]
	Parameter hindex bound to: 0 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_acache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd:42' bound to instance 'a0' of component 'mmu_acache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mmu_acache__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter hindex bound to: 0 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-4512] found unpartitioned construct node [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd:211]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd:211]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'mmu_acache__parameterized0' (12#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter tech bound to: 51 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmu' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:40' bound to instance 'm0' of component 'mmu' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mmu__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:68]
	Parameter tech bound to: 51 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmutlb' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:41' bound to instance 'itlb0' of component 'mmutlb' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:653]
INFO: [Synth 8-638] synthesizing module 'mmutlb__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
INFO: [Synth 8-638] synthesizing module 'mmutlbcam__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'mmutlbcam__parameterized0' (13#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'dataram' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:702]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'generic_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:32' bound to instance 'r0' of component 'generic_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:179]
INFO: [Synth 8-638] synthesizing module 'generic_syncram__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:43]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram__parameterized0' (14#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized0' (15#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized0' (16#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulru' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:38' bound to instance 'lru' of component 'mmulru' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:710]
INFO: [Synth 8-638] synthesizing module 'mmulru__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:50]
	Parameter entries bound to: 8 - type: integer 
	Parameter position bound to: 7 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 7 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized0' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 6 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 6 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized2' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 5 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 5 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized4' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 4 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized6' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 4 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized6' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 3 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized8' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 3 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized8' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 2 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized10' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 2 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized10' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 1 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized12' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 1 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized12' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 0 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized14' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 0 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized14' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'mmulru__parameterized0' (18#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:50]
WARNING: [Synth 8-3848] Net wb_transdata[subit] in module/entity mmutlb__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'mmutlb__parameterized0' (19#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmutlb' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:41' bound to instance 'dtlb0' of component 'mmutlb' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:658]
INFO: [Synth 8-638] synthesizing module 'mmutlb__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
INFO: [Synth 8-638] synthesizing module 'mmutlbcam__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'mmutlbcam__parameterized2' (19#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'dataram' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:702]
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulru' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:38' bound to instance 'lru' of component 'mmulru' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:710]
INFO: [Synth 8-256] done synthesizing module 'mmutlb__parameterized2' (19#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutw' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:39' bound to instance 'tw0' of component 'mmutw' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:666]
INFO: [Synth 8-638] synthesizing module 'mmutw__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:54]
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'mmutw__parameterized0' (20#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'mmu__parameterized0' (21#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'mmu_cache__parameterized0' (22#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'proc3__parameterized0' (23#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regfile_3p_l3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:34' bound to instance 'rf0' of component 'regfile_3p_l3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:187]
INFO: [Synth 8-638] synthesizing module 'regfile_3p_l3__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regfile_3p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:33' bound to instance 'rhu' of component 'regfile_3p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:73]
INFO: [Synth 8-638] synthesizing module 'regfile_3p__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x0' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:82]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:122]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized0' (24#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:189]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:670]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:31770' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:455]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S36_S36' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:31770]
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S36_S36' (25#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:31770]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized0' (26#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized0' (27#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized0' (28#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x1' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:85]
WARNING: [Synth 8-3848] Net ce1 in module/entity regfile_3p__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:49]
WARNING: [Synth 8-3848] Net ce2 in module/entity regfile_3p__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'regfile_3p__parameterized0' (29#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'regfile_3p_l3__parameterized0' (30#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56]
	Parameter tech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cachemem' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:38' bound to instance 'cmem0' of component 'cachemem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:196]
INFO: [Synth 8-638] synthesizing module 'cachemem__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:72]
	Parameter tech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:344]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:31770' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized2' (30#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized2' (30#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:347]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:32401' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S9' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:32401]
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 9'b000000000 
	Parameter SRVAL bound to: 9'b000000000 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S9' (31#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:32401]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:32401' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:32401' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:32401' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:344]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:347]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags0' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:416]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:122]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized2' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:189]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:670]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:31770' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:455]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized2' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized2' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized2' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags1' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:421]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:122]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:189]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:670]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:31770' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:455]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags0' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:416]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags1' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:421]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:474]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized6' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized6' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:30103' bound to instance 'r' of component 'RAMB16_S18' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S18' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:30103]
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
	Parameter INIT bound to: 18'b000000000000000000 
	Parameter SRVAL bound to: 18'b000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S18' (32#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:30103]
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:30103' bound to instance 'r' of component 'RAMB16_S18' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized6' (32#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized6' (32#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:474]
INFO: [Synth 8-256] done synthesizing module 'cachemem__parameterized0' (33#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:72]
	Parameter tech bound to: 51 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'tbmem0' of component 'tbufmem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:207]
INFO: [Synth 8-638] synthesizing module 'tbufmem__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:38' bound to instance 'ram0' of component 'syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:63]
INFO: [Synth 8-638] synthesizing module 'syncram64__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:685' bound to instance 'x0' of component 'unisim_syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:122]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram64__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:697]
	Parameter abits bound to: 7 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:31770' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:741]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64__parameterized0' (34#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'syncram64__parameterized0' (35#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:38' bound to instance 'ram0' of component 'syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'tbufmem__parameterized0' (36#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'leon3x__parameterized0' (37#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'leon3s__parameterized0' (38#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:33' bound to instance 'led1_pad' of component 'outpad' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:287]
INFO: [Synth 8-638] synthesizing module 'outpad__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:40]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'unisim_outpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:216' bound to instance 'x0' of component 'unisim_outpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
INFO: [Synth 8-638] synthesizing module 'unisim_outpad__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:221]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-3491] module 'OBUF' declared at '/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:17592' bound to instance 'op' of component 'OBUF' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:254]
INFO: [Synth 8-638] synthesizing module 'OBUF__parameterized0' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:17592]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OBUF__parameterized0' (39#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:17592]
INFO: [Synth 8-256] done synthesizing module 'unisim_outpad__parameterized0' (40#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'outpad__parameterized0' (41#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:40]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'dsu3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:38' bound to instance 'dsu0' of component 'dsu3' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:290]
INFO: [Synth 8-638] synthesizing module 'dsu3__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:65]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'dsu3x' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:40' bound to instance 'x0' of component 'dsu3x' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:73]
INFO: [Synth 8-638] synthesizing module 'dsu3x__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:73]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'mem0' of component 'tbufmem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:1148]
INFO: [Synth 8-256] done synthesizing module 'dsu3x__parameterized0' (42#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'dsu3__parameterized0' (43#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:65]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:33' bound to instance 'dsuact_pad' of component 'outpad' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:297]
	Parameter tech bound to: 51 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ahbjtag' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/ahbjtag.vhd:39' bound to instance 'ahbjtag0' of component 'ahbjtag' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'ahbjtag__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/ahbjtag.vhd:80]
	Parameter tech bound to: 51 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbmst__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbmst.vhd:55]
	Parameter hindex bound to: 1 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbmst__parameterized0' (44#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbmst.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tap__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/tap.vhd:78]
	Parameter tech bound to: 51 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'virtex7_tap' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/tap_unisim.vhd:576]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BSCANE2' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:427]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BSCANE2' (45#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:427]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BSCANE2__parameterized0' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:427]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BSCANE2__parameterized0' (45#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:427]
INFO: [Synth 8-256] done synthesizing module 'virtex7_tap' (46#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/tap_unisim.vhd:576]
INFO: [Synth 8-256] done synthesizing module 'tap__parameterized0' (47#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/tap.vhd:78]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 51 - type: integer 
INFO: [Synth 8-638] synthesizing module 'techbuf__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techbuf.vhd:39]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkbuf_xilinx__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/buffer_unisim.vhd:43]
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:612]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (48#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:612]
INFO: [Synth 8-256] done synthesizing module 'clkbuf_xilinx__parameterized0' (49#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/buffer_unisim.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'techbuf__parameterized0' (50#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techbuf.vhd:39]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grdff__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:117]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grdff__parameterized0' (51#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:117]
	Parameter gatetech bound to: 51 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jtagcom2__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom2.vhd:62]
	Parameter gatetech bound to: 51 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grnand2__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:256]
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grnand2__parameterized0' (52#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:256]
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'ar_reg[qual_areg]' into 'ar_reg[qual_dreg]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom2.vhd:326]
INFO: [Synth 8-256] done synthesizing module 'jtagcom2__parameterized0' (53#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom2.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'ahbjtag__parameterized0' (54#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/ahbjtag.vhd:80]
INFO: [Synth 8-638] synthesizing module 'leon3_zc702_stub' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/hdl/leon3_zc702_stub.vhd:72]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/hdl/leon3_zc702_stub.vhd:250]
INFO: [Synth 8-638] synthesizing module 'leon3_zc702_stub_processing_system7_0_0' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/synth/leon3_zc702_stub_processing_system7_0_0.vhd:127]
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_3_processing_system7__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2171]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (55#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:26737]
INFO: [Synth 8-256] done synthesizing module 'PS7' (56#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:26737]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:210]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:211]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:227]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:241]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:242]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:256]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1033]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1034]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1037]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1035]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1036]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1042]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1043]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1046]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1044]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1045]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1055]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1054]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_3_processing_system7__parameterized0' (57#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
INFO: [Synth 8-256] done synthesizing module 'leon3_zc702_stub_processing_system7_0_0' (58#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/synth/leon3_zc702_stub_processing_system7_0_0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'leon3_zc702_stub' (59#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/hdl/leon3_zc702_stub.vhd:72]
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb2axi3b__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axi3b.vhd:78]
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter axi4 bound to: 0 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb2axib__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:77]
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter axi4 bound to: 0 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized6' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized6' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized6' (59#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:152]
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p__parameterized0' (60#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized6' (60#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/axi.vhd:612]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/axi.vhd:567]
INFO: [Synth 8-256] done synthesizing module 'ahb2axib__parameterized0' (61#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'ahb2axi3b__parameterized0' (62#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axi3b.vhd:78]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbctrl__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrl.vhd:60]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter hindex0 bound to: 1 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbctrlx__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrlx.vhd:71]
	Parameter hindex0 bound to: 1 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apbctrlx__parameterized0' (63#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrlx.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'apbctrl__parameterized0' (64#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrl.vhd:60]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter eirq bound to: 0 - type: integer 
	Parameter irqmap bound to: 0 - type: integer 
	Parameter bootreg bound to: 1 - type: integer 
	Parameter extrun bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'irqmp__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/irqmp/irqmp.vhd:62]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter eirq bound to: 0 - type: integer 
	Parameter irqmap bound to: 0 - type: integer 
	Parameter bootreg bound to: 1 - type: integer 
	Parameter extrun bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/irqmp/irqmp.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'irqmp__parameterized0' (65#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/irqmp/irqmp.vhd:62]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 8 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 8 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gptimer__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:84]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 8 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 8 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:385]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:385]
INFO: [Synth 8-256] done synthesizing module 'gptimer__parameterized0' (66#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:84]
	Parameter pindex bound to: 8 - type: integer 
	Parameter paddr bound to: 8 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 0 - type: integer 
	Parameter nbits bound to: 16 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grgpio__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/grgpio.vhd:74]
	Parameter pindex bound to: 8 - type: integer 
	Parameter paddr bound to: 8 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 0 - type: integer 
	Parameter nbits bound to: 16 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grgpio__parameterized0' (67#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/grgpio.vhd:74]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iopad__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:41]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_iopad__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:103]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-638] synthesizing module 'IOBUF__parameterized0' [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:13241]
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IOBUF__parameterized0' (68#1) [/opt/xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:13241]
INFO: [Synth 8-256] done synthesizing module 'unisim_iopad__parameterized0' (69#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'iopad__parameterized0' (70#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:41]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 0 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbuart__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/uart/apbuart.vhd:64]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 0 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apbuart__parameterized0' (71#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/uart/apbuart.vhd:64]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter pindex bound to: 15 - type: integer 
	Parameter paddr bound to: 15 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 7 - type: integer 
	Parameter nftslv bound to: 1 - type: integer 
	Parameter ver bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbstat__parameterized0' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/ahbstat.vhd:58]
	Parameter pindex bound to: 15 - type: integer 
	Parameter paddr bound to: 15 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 7 - type: integer 
	Parameter nftslv bound to: 1 - type: integer 
	Parameter ver bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbstat__parameterized0' (72#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/ahbstat.vhd:58]
INFO: [Synth 8-638] synthesizing module 'ahbrom' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/ahbrom.vhd:34]
	Parameter hindex bound to: 0 - type: integer 
	Parameter haddr bound to: 0 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter kbytes bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbrom' (73#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/ahbrom.vhd:34]
WARNING: [Synth 8-3848] Net gpioi[sig_in] in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:186]
WARNING: [Synth 8-3848] Net gpioi[sig_en] in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:186]
WARNING: [Synth 8-3848] Net tck in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:189]
WARNING: [Synth 8-3848] Net tms in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:189]
WARNING: [Synth 8-3848] Net tdi in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:189]
WARNING: [Synth 8-3848] Net rxd1 in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'leon3mp' (74#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1048.137 ; gain = 402.109
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin \ahbjtaggen0.ahbjtag0 :tck to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
WARNING: [Synth 8-3295] tying undriven pin \ahbjtaggen0.ahbjtag0 :tms to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
WARNING: [Synth 8-3295] tying undriven pin \ahbjtaggen0.ahbjtag0 :tdi to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [31] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [30] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [29] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [28] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [27] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [26] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [25] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [24] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [23] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [22] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [21] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [20] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [19] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [18] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [17] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [16] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [15] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [14] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [13] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [12] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[din] [11] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [31] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [30] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [29] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [28] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [27] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [26] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [25] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [24] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [23] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [22] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [21] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [20] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [19] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [18] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [17] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [16] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [15] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [14] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [13] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [12] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [11] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [10] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [9] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [8] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [7] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [6] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [5] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [4] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [3] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [2] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [1] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_in] [0] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [31] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [30] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [29] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [28] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [27] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [26] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [25] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [24] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [23] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [22] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [21] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [20] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [19] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [18] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [17] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [16] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [15] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [14] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [13] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [12] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [11] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [10] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [9] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [8] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [7] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [6] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [5] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [4] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [3] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [2] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [1] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \gpio0.grgpio0 :\gpioi[sig_en] [0] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin \ua1.uart1 :\uarti[rxd]  to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:495]
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:287]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:297]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:507]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:509]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]

Processing XDC Constraints
Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/leon3_zc702_stub_processing_system7_0_0.xdc] for cell 'leon3_zc702_stub_i/processing_system7_0/U0'
Finished Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/leon3_zc702_stub_processing_system7_0_0.xdc] for cell 'leon3_zc702_stub_i/processing_system7_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/leon3_zc702_stub_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/.Xil/leon3mp_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/.Xil/leon3mp_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
Finished Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/.Xil/leon3mp_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/.Xil/leon3mp_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/.Xil/leon3mp_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/.Xil/leon3mp_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 8 instances
  RAMB16_S18 => RAMB18E1: 4 instances
  RAMB16_S36_S36 => RAMB36E1: 12 instances
  RAMB16_S9 => RAMB18E1: 8 instances


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true. (constraint file  /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true. (constraint file  /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/dont_touch.xdc, line 13).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1390.645 ; gain = 744.617
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1390.645 ; gain = 744.617
---------------------------------------------------------------------------------

WARNING: [Synth 8-3936] Found unconnected internal register 'syncrregs.r_reg[haddr]' and it is trimmed from '14' to '9' bits. [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:718]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][w][id][3:0]' into 'syncregs.r_reg[aximout][aw][id][3:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:1057]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][ar][id][3:0]' into 'syncregs.r_reg[aximout][aw][id][3:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:1057]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][ar][lock][1:0]' into 'syncregs.r_reg[aximout][aw][lock][1:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:1057]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][ar][qos][3:0]' into 'syncregs.r_reg[aximout][aw][qos][3:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:1057]
INFO: [Synth 8-802] inferred FSM for state register 'syncregs.r_reg[state]' in module 'ahb2axib__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[p][0][state]' in module 'apbctrlx__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxstate]' in module 'apbuart__parameterized0'
INFO: [Synth 8-4471] merging register 'r_reg[e][mac]' into 'r_reg[w][s][ec]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[w][s][ef]' into 'r_reg[w][s][ec]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:1397]
INFO: [Synth 8-4471] merging register 'r_reg[subit_mmu]' into 'r_reg[reqst]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
INFO: [Synth 8-4471] merging register 'r_reg[lock]' into 'r_reg[lrr]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
INFO: [Synth 8-4471] merging register 'r_reg[dadj][1:0]' into 'r_reg[tadj][1:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
INFO: [Synth 8-4471] merging register 'r_reg[sadj][1:0]' into 'r_reg[tadj][1:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
INFO: [Synth 8-4471] merging register 'r_reg[mmctrl1][bar][1:0]' into 'r_reg[tadj][1:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
INFO: [Synth 8-4471] merging register 'r_reg[mmctrl1][subit]' into 'r_reg[lrr]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[dstate]' in module 'mmu_dcache__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[state]' in module 'mmutw__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[s2_tlbstate]' in module 'mmutlb__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[s2_tlbstate]' in module 'mmutlb__parameterized2'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd:105]
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[state]' in module 'div32__parameterized0'
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:210]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:211]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:227]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:241]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:242]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:256]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1033]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1034]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1037]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1035]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1036]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1042]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1043]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1046]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1044]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1045]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1055]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1054]
INFO: [Synth 8-3354] encoded FSM with state register 'syncregs.r_reg[state]' using encoding 'one-hot' in module 'ahb2axib__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[p][0][state]' using encoding 'one-hot' in module 'apbctrlx__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxstate]' using encoding 'one-hot' in module 'apbuart__parameterized0'
WARNING: [Synth 8-3848] Net tag[2] in module/entity mmu_icache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:318]
WARNING: [Synth 8-3848] Net tag[3] in module/entity mmu_icache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:318]
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[dstate]' using encoding 'one-hot' in module 'mmu_dcache__parameterized0'
WARNING: [Synth 8-3848] Net bwddatainv[2] in module/entity mmu_dcache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:419]
WARNING: [Synth 8-3848] Net bwddatainv[3] in module/entity mmu_dcache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:419]
WARNING: [Synth 8-3848] Net bwmaskinv[2] in module/entity mmu_dcache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:420]
WARNING: [Synth 8-3848] Net bwmaskinv[3] in module/entity mmu_dcache__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:420]
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[state]' using encoding 'one-hot' in module 'mmutw__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[s2_tlbstate]' using encoding 'one-hot' in module 'mmutlb__parameterized0'
WARNING: [Synth 8-3848] Net wb_transdata[subit] in module/entity mmutlb__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:234]
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[s2_tlbstate]' using encoding 'one-hot' in module 'mmutlb__parameterized2'
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[state]' using encoding 'one-hot' in module 'div32__parameterized0'
WARNING: [Synth 8-3848] Net ce1 in module/entity regfile_3p__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:49]
WARNING: [Synth 8-3848] Net ce2 in module/entity regfile_3p__parameterized0 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:50]
WARNING: [Synth 8-3848] Net gpioi[sig_in] in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:186]
WARNING: [Synth 8-3848] Net gpioi[sig_en] in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:186]
WARNING: [Synth 8-3848] Net tck in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:189]
WARNING: [Synth 8-3848] Net tms in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:189]
WARNING: [Synth 8-3848] Net tdi in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:189]
WARNING: [Synth 8-3848] Net rxd1 in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:180]

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |mmu_cache__parameterized0   |           1|     33693|
|2     |proc3__parameterized0__GB1  |           1|     21897|
|3     |leon3x__parameterized0__GC0 |           1|      1401|
|4     |leon3mp__GC0                |           1|     30642|
+------+----------------------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1390.645 ; gain = 744.617
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     66 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 21    
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     30 Bit         XORs := 4     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 4     
	               35 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 63    
	               30 Bit    Registers := 19    
	               29 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 16    
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 7     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 79    
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 37    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 72    
	                2 Bit    Registers := 74    
	                1 Bit    Registers := 906   
+---RAMs : 
	              240 Bit         RAMs := 2     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   6 Input     65 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 3     
	   2 Input     35 Bit        Muxes := 6     
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 13    
	  13 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 3     
	  14 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 11    
	  19 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 158   
	 126 Input     32 Bit        Muxes := 1     
	   3 Input     30 Bit        Muxes := 2     
	   4 Input     30 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 32    
	   2 Input     29 Bit        Muxes := 8     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 19    
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 5     
	   4 Input     15 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 3     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 25    
	  14 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   9 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 99    
	 126 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 19    
	  14 Input      7 Bit        Muxes := 4     
	   6 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 30    
	   8 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 45    
	  19 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 106   
	  16 Input      3 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 4     
	  19 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 6     
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 96    
	  14 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	  19 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 17    
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 102   
	  10 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 4     
	  16 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 55    
	   7 Input      1 Bit        Muxes := 34    
	  16 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 100   
	  14 Input      1 Bit        Muxes := 45    
	   5 Input      1 Bit        Muxes := 68    
	   6 Input      1 Bit        Muxes := 107   
	  10 Input      1 Bit        Muxes := 76    
	   2 Input      1 Bit        Muxes := 1925  
	  25 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 276   
	  13 Input      1 Bit        Muxes := 33    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module leon3mp 
Detailed RTL Component Info : 
Module unisim_inpad__parameterized0 
Detailed RTL Component Info : 
Module inpad__parameterized0 
Detailed RTL Component Info : 
Module unisim_outpad__parameterized0 
Detailed RTL Component Info : 
Module outpad__parameterized0 
Detailed RTL Component Info : 
Module mmu_icache__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 280   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     30 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 10    
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 295   
	   4 Input      1 Bit        Muxes := 23    
Module mmu_dcache__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 174   
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 33    
	  10 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 9     
	   2 Input     13 Bit        Muxes := 4     
	   9 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 16    
	  14 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 10    
	   7 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 23    
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 16    
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 463   
	   6 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 13    
	  10 Input      1 Bit        Muxes := 62    
	  14 Input      1 Bit        Muxes := 45    
Module mmu_acache__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 35    
	   2 Input      1 Bit        Muxes := 143   
	   3 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 8     
Module mmutw__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   7 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
Module generic_syncram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              240 Bit         RAMs := 1     
Module unisim_syncram__parameterized0 
Detailed RTL Component Info : 
Module syncram__parameterized0 
Detailed RTL Component Info : 
Module mmutlbcam__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmutlbcam__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmutlbcam__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmutlbcam__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmutlbcam__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmutlbcam__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmutlbcam__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmutlbcam__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmulrue__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulru__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mmutlb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 25    
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module generic_syncram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              240 Bit         RAMs := 1     
Module unisim_syncram__parameterized0__1 
Detailed RTL Component Info : 
Module syncram__parameterized0__1 
Detailed RTL Component Info : 
Module mmutlbcam__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmutlbcam__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmutlbcam__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmutlbcam__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmutlbcam__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmutlbcam__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmutlbcam__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmutlbcam__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmulrue__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mmulru__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mmutlb__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 25    
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 17    
Module mmu__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
Module mmu_cache__parameterized0 
Detailed RTL Component Info : 
Module iu3__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     30 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	               32 Bit    Registers := 18    
	               30 Bit    Registers := 9     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 113   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	  19 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 46    
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 14    
	   4 Input     30 Bit        Muxes := 1     
	   3 Input     30 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 23    
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 22    
	   4 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 2     
	  19 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 31    
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   4 Input      3 Bit        Muxes := 4     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 21    
	   8 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 25    
	   5 Input      2 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 6     
	  16 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 10    
	  19 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 28    
	  13 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 232   
	   4 Input      1 Bit        Muxes := 135   
	   8 Input      1 Bit        Muxes := 43    
Module gen_mult_pipe__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     66 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
Module techmult__parameterized0 
Detailed RTL Component Info : 
Module mul32__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module div32__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               65 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     65 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 10    
Module proc3__parameterized0 
Detailed RTL Component Info : 
Module memrwcol__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module unisim_syncram_dp__parameterized0__1 
Detailed RTL Component Info : 
Module unisim_syncram_2p__parameterized0__1 
Detailed RTL Component Info : 
Module syncram_2p__parameterized0__1 
Detailed RTL Component Info : 
Module memrwcol__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module unisim_syncram_dp__parameterized0 
Detailed RTL Component Info : 
Module unisim_syncram_2p__parameterized0 
Detailed RTL Component Info : 
Module syncram_2p__parameterized0 
Detailed RTL Component Info : 
Module regfile_3p__parameterized0 
Detailed RTL Component Info : 
Module regfile_3p_l3__parameterized0 
Detailed RTL Component Info : 
Module unisim_syncram__parameterized2__1 
Detailed RTL Component Info : 
Module syncram__parameterized2__1 
Detailed RTL Component Info : 
Module unisim_syncram__parameterized4__1 
Detailed RTL Component Info : 
Module syncram__parameterized4__1 
Detailed RTL Component Info : 
Module unisim_syncram__parameterized2 
Detailed RTL Component Info : 
Module syncram__parameterized2 
Detailed RTL Component Info : 
Module unisim_syncram__parameterized4 
Detailed RTL Component Info : 
Module syncram__parameterized4 
Detailed RTL Component Info : 
Module unisim_syncram__parameterized6__1 
Detailed RTL Component Info : 
Module syncram__parameterized6__1 
Detailed RTL Component Info : 
Module unisim_syncram__parameterized6 
Detailed RTL Component Info : 
Module syncram__parameterized6 
Detailed RTL Component Info : 
Module memrwcol__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 4     
Module unisim_syncram_dp__parameterized2__1 
Detailed RTL Component Info : 
Module unisim_syncram_2p__parameterized2__1 
Detailed RTL Component Info : 
Module syncram_2p__parameterized2__1 
Detailed RTL Component Info : 
Module memrwcol__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
Module unisim_syncram_dp__parameterized4__1 
Detailed RTL Component Info : 
Module unisim_syncram_2p__parameterized4__1 
Detailed RTL Component Info : 
Module syncram_2p__parameterized4__1 
Detailed RTL Component Info : 
Module memrwcol__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 4     
Module unisim_syncram_dp__parameterized2 
Detailed RTL Component Info : 
Module unisim_syncram_2p__parameterized2 
Detailed RTL Component Info : 
Module syncram_2p__parameterized2 
Detailed RTL Component Info : 
Module memrwcol__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
Module unisim_syncram_dp__parameterized4 
Detailed RTL Component Info : 
Module unisim_syncram_2p__parameterized4 
Detailed RTL Component Info : 
Module syncram_2p__parameterized4 
Detailed RTL Component Info : 
Module cachemem__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
Module unisim_syncram64__parameterized0__1 
Detailed RTL Component Info : 
Module syncram64__parameterized0__1 
Detailed RTL Component Info : 
Module unisim_syncram64__parameterized0__2 
Detailed RTL Component Info : 
Module syncram64__parameterized0__2 
Detailed RTL Component Info : 
Module tbufmem__parameterized0__1 
Detailed RTL Component Info : 
Module leon3x__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module leon3s__parameterized0 
Detailed RTL Component Info : 
Module unisim_iopad__parameterized0 
Detailed RTL Component Info : 
Module iopad__parameterized0 
Detailed RTL Component Info : 
Module ahbctrl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	  16 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 63    
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 154   
Module processing_system7_v5_3_processing_system7__parameterized0 
Detailed RTL Component Info : 
Module leon3_zc702_stub_processing_system7_0_0 
Detailed RTL Component Info : 
Module leon3_zc702_stub 
Detailed RTL Component Info : 
Module memrwcol__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module generic_syncram_2p__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module syncram_2p__parameterized6 
Detailed RTL Component Info : 
Module ahb2axib__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 74    
	   4 Input      1 Bit        Muxes := 59    
Module ahb2axi3b__parameterized0 
Detailed RTL Component Info : 
Module apbctrlx__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 6     
Module apbctrl__parameterized0 
Detailed RTL Component Info : 
Module unisim_syncram64__parameterized0__3 
Detailed RTL Component Info : 
Module syncram64__parameterized0__3 
Detailed RTL Component Info : 
Module unisim_syncram64__parameterized0 
Detailed RTL Component Info : 
Module syncram64__parameterized0 
Detailed RTL Component Info : 
Module tbufmem__parameterized0 
Detailed RTL Component Info : 
Module dsu3x__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 25    
	   6 Input      1 Bit        Muxes := 29    
	   2 Input      1 Bit        Muxes := 52    
Module dsu3__parameterized0 
Detailed RTL Component Info : 
Module ahbmst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module virtex7_tap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module tap__parameterized0 
Detailed RTL Component Info : 
Module clkbuf_xilinx__parameterized0 
Detailed RTL Component Info : 
Module techbuf__parameterized0 
Detailed RTL Component Info : 
Module grdff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grnand2__parameterized0__1 
Detailed RTL Component Info : 
Module grnand2__parameterized0__2 
Detailed RTL Component Info : 
Module grnand2__parameterized0__3 
Detailed RTL Component Info : 
Module grnand2__parameterized0__4 
Detailed RTL Component Info : 
Module grnand2__parameterized0__5 
Detailed RTL Component Info : 
Module grnand2__parameterized0__6 
Detailed RTL Component Info : 
Module grnand2__parameterized0__7 
Detailed RTL Component Info : 
Module grnand2__parameterized0__8 
Detailed RTL Component Info : 
Module grnand2__parameterized0__9 
Detailed RTL Component Info : 
Module grnand2__parameterized0__10 
Detailed RTL Component Info : 
Module grnand2__parameterized0__11 
Detailed RTL Component Info : 
Module grnand2__parameterized0__12 
Detailed RTL Component Info : 
Module grnand2__parameterized0__13 
Detailed RTL Component Info : 
Module grnand2__parameterized0__14 
Detailed RTL Component Info : 
Module grnand2__parameterized0__15 
Detailed RTL Component Info : 
Module grnand2__parameterized0__16 
Detailed RTL Component Info : 
Module grnand2__parameterized0__17 
Detailed RTL Component Info : 
Module grnand2__parameterized0__18 
Detailed RTL Component Info : 
Module grnand2__parameterized0__19 
Detailed RTL Component Info : 
Module grnand2__parameterized0__20 
Detailed RTL Component Info : 
Module grnand2__parameterized0__21 
Detailed RTL Component Info : 
Module grnand2__parameterized0__22 
Detailed RTL Component Info : 
Module grnand2__parameterized0__23 
Detailed RTL Component Info : 
Module grnand2__parameterized0__24 
Detailed RTL Component Info : 
Module grnand2__parameterized0__25 
Detailed RTL Component Info : 
Module grnand2__parameterized0__26 
Detailed RTL Component Info : 
Module grnand2__parameterized0__27 
Detailed RTL Component Info : 
Module grnand2__parameterized0__28 
Detailed RTL Component Info : 
Module grnand2__parameterized0__29 
Detailed RTL Component Info : 
Module grnand2__parameterized0__30 
Detailed RTL Component Info : 
Module grnand2__parameterized0__31 
Detailed RTL Component Info : 
Module grnand2__parameterized0__32 
Detailed RTL Component Info : 
Module grnand2__parameterized0__33 
Detailed RTL Component Info : 
Module grnand2__parameterized0__34 
Detailed RTL Component Info : 
Module grnand2__parameterized0__35 
Detailed RTL Component Info : 
Module grnand2__parameterized0__36 
Detailed RTL Component Info : 
Module grnand2__parameterized0__37 
Detailed RTL Component Info : 
Module grnand2__parameterized0__38 
Detailed RTL Component Info : 
Module grnand2__parameterized0__39 
Detailed RTL Component Info : 
Module grnand2__parameterized0__40 
Detailed RTL Component Info : 
Module grnand2__parameterized0__41 
Detailed RTL Component Info : 
Module grnand2__parameterized0__42 
Detailed RTL Component Info : 
Module grnand2__parameterized0__43 
Detailed RTL Component Info : 
Module grnand2__parameterized0__44 
Detailed RTL Component Info : 
Module grnand2__parameterized0__45 
Detailed RTL Component Info : 
Module grnand2__parameterized0__46 
Detailed RTL Component Info : 
Module grnand2__parameterized0__47 
Detailed RTL Component Info : 
Module grnand2__parameterized0__48 
Detailed RTL Component Info : 
Module grnand2__parameterized0__49 
Detailed RTL Component Info : 
Module grnand2__parameterized0__50 
Detailed RTL Component Info : 
Module grnand2__parameterized0__51 
Detailed RTL Component Info : 
Module grnand2__parameterized0__52 
Detailed RTL Component Info : 
Module grnand2__parameterized0__53 
Detailed RTL Component Info : 
Module grnand2__parameterized0__54 
Detailed RTL Component Info : 
Module grnand2__parameterized0__55 
Detailed RTL Component Info : 
Module grnand2__parameterized0__56 
Detailed RTL Component Info : 
Module grnand2__parameterized0__57 
Detailed RTL Component Info : 
Module grnand2__parameterized0__58 
Detailed RTL Component Info : 
Module grnand2__parameterized0__59 
Detailed RTL Component Info : 
Module grnand2__parameterized0__60 
Detailed RTL Component Info : 
Module grnand2__parameterized0__61 
Detailed RTL Component Info : 
Module grnand2__parameterized0__62 
Detailed RTL Component Info : 
Module grnand2__parameterized0__63 
Detailed RTL Component Info : 
Module grnand2__parameterized0__64 
Detailed RTL Component Info : 
Module grnand2__parameterized0__65 
Detailed RTL Component Info : 
Module grnand2__parameterized0__66 
Detailed RTL Component Info : 
Module grnand2__parameterized0__67 
Detailed RTL Component Info : 
Module grnand2__parameterized0__68 
Detailed RTL Component Info : 
Module grnand2__parameterized0__69 
Detailed RTL Component Info : 
Module grnand2__parameterized0__70 
Detailed RTL Component Info : 
Module grnand2__parameterized0__71 
Detailed RTL Component Info : 
Module grnand2__parameterized0__72 
Detailed RTL Component Info : 
Module grnand2__parameterized0__73 
Detailed RTL Component Info : 
Module grnand2__parameterized0__74 
Detailed RTL Component Info : 
Module grnand2__parameterized0__75 
Detailed RTL Component Info : 
Module grnand2__parameterized0__76 
Detailed RTL Component Info : 
Module grnand2__parameterized0__77 
Detailed RTL Component Info : 
Module grnand2__parameterized0__78 
Detailed RTL Component Info : 
Module grnand2__parameterized0__79 
Detailed RTL Component Info : 
Module grnand2__parameterized0__80 
Detailed RTL Component Info : 
Module grnand2__parameterized0__81 
Detailed RTL Component Info : 
Module grnand2__parameterized0__82 
Detailed RTL Component Info : 
Module grnand2__parameterized0__83 
Detailed RTL Component Info : 
Module grnand2__parameterized0__84 
Detailed RTL Component Info : 
Module grnand2__parameterized0__85 
Detailed RTL Component Info : 
Module grnand2__parameterized0__86 
Detailed RTL Component Info : 
Module grnand2__parameterized0__87 
Detailed RTL Component Info : 
Module grnand2__parameterized0__88 
Detailed RTL Component Info : 
Module grnand2__parameterized0__89 
Detailed RTL Component Info : 
Module grnand2__parameterized0__90 
Detailed RTL Component Info : 
Module grnand2__parameterized0__91 
Detailed RTL Component Info : 
Module grnand2__parameterized0__92 
Detailed RTL Component Info : 
Module grnand2__parameterized0__93 
Detailed RTL Component Info : 
Module grnand2__parameterized0__94 
Detailed RTL Component Info : 
Module grnand2__parameterized0__95 
Detailed RTL Component Info : 
Module grnand2__parameterized0__96 
Detailed RTL Component Info : 
Module grnand2__parameterized0__97 
Detailed RTL Component Info : 
Module grnand2__parameterized0__98 
Detailed RTL Component Info : 
Module grnand2__parameterized0 
Detailed RTL Component Info : 
Module jtagcom2__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 27    
Module ahbjtag__parameterized0 
Detailed RTL Component Info : 
Module gptimer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 41    
	   4 Input      1 Bit        Muxes := 11    
Module grgpio__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 2     
Module apbuart__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 40    
	   2 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   6 Input      4 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 45    
	   2 Input      1 Bit        Muxes := 123   
Module ahbstat__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module ahbrom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	 126 Input     32 Bit        Muxes := 1     
	 126 Input      7 Bit        Muxes := 1     
Module irqmp__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               15 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 5     
	   4 Input     15 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   7 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\r_reg[diag_op] ) is unused and will be removed from module mmu_dcache__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][63] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][62] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][61] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][60] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][59] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][58] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][57] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][56] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][55] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][54] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][53] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][52] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][51] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][50] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][49] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][48] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][47] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][46] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][45] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][44] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][43] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][42] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][41] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][40] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][39] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][38] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][37] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][36] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][35] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][34] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][33] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][32] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][31] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][30] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][29] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][28] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][27] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][26] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][25] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][24] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][23] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][22] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][21] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][20] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][19] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][18] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][17] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][16] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][15] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][14] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][13] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][12] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][11] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][10] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][9] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][8] ) is unused and will be removed from module mmulru__parameterized0.
WARNING: [Synth 8-3936] Found unconnected internal register 'syncrregs.r_reg[clear]' and it is trimmed from '64' to '8' bits. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:152]
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[walk_transdata][data][1] ) is unused and will be removed from module mmutlb__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[walk_transdata][data][0] ) is unused and will be removed from module mmutlb__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[walk_transdata][subit] ) is unused and will be removed from module mmutlb__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[walk_transdata][data][1] ) is unused and will be removed from module mmutlb__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[walk_transdata][data][0] ) is unused and will be removed from module mmutlb__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][63] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][62] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][61] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][60] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][59] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][58] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][57] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][56] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][55] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][54] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][53] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][52] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][51] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][50] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][49] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][48] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][47] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][46] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][45] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][44] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][43] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][42] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][41] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][40] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][39] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][38] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][37] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][36] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][35] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][34] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][33] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][32] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][31] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][30] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][29] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][28] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][27] ) is unused and will be removed from module mmulru__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (\syncrregs.r_reg[clear][26] ) is unused and will be removed from module mmulru__parameterized0__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'syncrregs.r_reg[clear]' and it is trimmed from '64' to '8' bits. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:152]
WARNING: [Synth 8-3936] Found unconnected internal register 'dsugen.dsur_reg[itfiltmask]' and it is trimmed from '8' to '5' bits. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4912]
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator p_1_out is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator p_0_out is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator p_1_out is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator p_0_out is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
INFO: [Synth 8-4471] merging register 'vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[address][7:0]' into 'vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[address][7:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:164]
INFO: [Synth 8-4471] merging register 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/rwcol0/r2_reg[address][6:0]' into 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/rwcol0/r1_reg[address][6:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:164]
INFO: [Synth 8-4471] merging register 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags0/rwcol0/r2_reg[address][6:0]' into 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/rwcol0/r2_reg[address][6:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:164]
INFO: [Synth 8-4471] merging register 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags0/rwcol0/r1_reg[address][6:0]' into 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/rwcol0/r1_reg[address][6:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:157]
INFO: [Synth 8-4471] merging register 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags1/rwcol0/r2_reg[address][6:0]' into 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/rwcol0/r1_reg[address][6:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:164]
INFO: [Synth 8-4471] merging register 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags1/rwcol0/r1_reg[address][6:0]' into 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/rwcol0/r1_reg[address][6:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:157]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1390.645 ; gain = 744.617
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+----------------------------------+--------------------+----------------------+--------------+-------------------------+
|Module Name | RTL Object                       | Inference Criteria | Size (depth X width) | Primitives   | Hierarchical Name       | 
+------------+----------------------------------+--------------------+----------------------+--------------+-------------------------+
|mmutlb      | dataram/xc2v.x0/a0.r0/memarr_reg | Implied            | 8 X 30               | RAM32M x 5   | mmu_cache/mmutlb/ram__3 | 
|mmutlb      | dataram/xc2v.x0/a0.r0/memarr_reg | Implied            | 8 X 30               | RAM32M x 5   | mmu_cache/mmutlb/ram__4 | 
|ahb2axi3b   | ahb2axibx/wbuffer/inf.x0/rfd_reg | Implied            | 2 X 32               | RAM32M x 6   | ahb2axi3b/ram__5        | 
+------------+----------------------------------+--------------------+----------------------+--------------+-------------------------+

Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
DSP:
+--------------+-------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|Module Name   | OP MODE           | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
+--------------+-------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|gen_mult_pipe | A*B               | No           | 18 (N)           | 17 (Y) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
|gen_mult_pipe | ((PCIN>>17)+A*B)' | No           | 17 (Y)           | 17 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 1    | 
|gen_mult_pipe | A*B               | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
|gen_mult_pipe | ((PCIN>>17)+A*B)' | No           | 18 (N)           | 17 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 1    | 
+--------------+-------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\lru0.lru/syncrregs.r_reg[clear][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\lru0.lru/syncrregs.r_reg[clear][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tw0/FSM_onehot_syncrregs.r_reg[state][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\syncrregs.r_reg[tlbdis_data][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\syncrregs.r_reg[tlbdis_data][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[5].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[6].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[3].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[4].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[0].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[7].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[2].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[1].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\FSM_onehot_syncrregs.r_reg[s2_tlbstate][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[7].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[0].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[1].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[2].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[3].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[4].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[6].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[5].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\FSM_onehot_syncrregs.r_reg[s2_tlbstate][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /dcache0/\sn2.rs_reg[snhit][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /dcache0/\r_reg[reqst] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /icache0/\r_reg[subit_mmu] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\syncrregs.r_reg[s2_read] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\syncrregs.r_reg[s2_isid] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\syncrregs.r_reg[walk_fault][fault_access] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\syncrregs.r_reg[s2_isid] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\syncrregs.r_reg[walk_fault][fault_access] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\lru0.lru/syncrregs.r_reg[clear][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\lru0.lru/syncrregs.r_reg[clear][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\syncrregs.r_reg[s2_needsync] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vhdl.p0i_0 /\mgen.div0/FSM_onehot_syncrregs.r_reg[state][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vhdl.p0i_0 /iu/\r_reg[d][rexpos][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vhdl.p0i_0 /iu/\r_reg[w][s][ec] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vhdl.p0i_0 /iu/\r_reg[d][rexen] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/\dsugen.dsu0 /\x0/r_reg[dsuen][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ua1.uart1 /\r_reg[ctsn][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ua1.uart1 /\FSM_onehot_r_reg[rxstate][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\gpio0.grgpio0 /\r_reg[din1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\dsugen.dsu0 /\x0/tb0.tr_reg[hmaster][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/ahb2axi3/\ahb2axibx/syncregs.r_reg[aximout][aw][len][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\apb0/apbx /\FSM_onehot_syncrregs.r_reg[p][0][state][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/ahb2axi3/\ahb2axibx/syncregs.r_reg[aximout][ar][cache][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ahbs.ahbstat0 /\r_reg[hmaster][0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ahbs.ahbstat0 /\r_reg[multierr][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/ahb0/\syncrregs.r_reg[ldefmst] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/ahb2axi3/\ahb2axibx/syncregs.r_reg[ahbsout][hresp][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\apb0/apbx /\syncrregs.r_reg[p][0][hresp][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/ahb0/\syncrregs.r_reg[hslave][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/\dsugen.dsu0 /\x0/r_reg[dsuen][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ua1.uart1 /\r_reg[ctsn][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\gpio0.grgpio0 /\r_reg[din1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ua1.uart1 /\r_reg[rxf][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/\dsugen.dsu0 /\x0/r_reg[dsuen][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ua1.uart1 /\r_reg[rxf][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ua1.uart1 /\r_reg[rxf][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /dcache0/\r_reg[flushl2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /a0/\r_reg[retry] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/ahb2axi3/\ahb2axibx/syncregs.r_reg[ahbin_reg_b2b][hburst][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\dsugen.dsu0 /\x0/tb0.tr_reg[hsize][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\ahbs.ahbstat0 /\r_reg[hsize][0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/\dsugen.dsu0 /\x0/r_reg[en][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/ahb0/\syncrregs.r_reg[hrdatam][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/ahb2axi3/\ahb2axibx/syncregs.r_reg[aximout][aw][burst][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vhdl.p0i_0 /iu/\r_reg[d][set][0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:07:08 ; elapsed = 00:07:13 . Memory (MB): peak = 1836.770 ; gain = 1190.742
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:14 ; elapsed = 00:07:19 . Memory (MB): peak = 1924.770 ; gain = 1278.742
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:18 ; elapsed = 00:07:23 . Memory (MB): peak = 1944.777 ; gain = 1298.750
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:06 ; elapsed = 00:08:16 . Memory (MB): peak = 1965.777 ; gain = 1319.750
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:08 ; elapsed = 00:08:18 . Memory (MB): peak = 1965.777 ; gain = 1319.750
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:08 ; elapsed = 00:08:18 . Memory (MB): peak = 1965.777 ; gain = 1319.750
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:10 ; elapsed = 00:08:20 . Memory (MB): peak = 1965.777 ; gain = 1319.750
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|leon3mp     | leon3_0.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][itrhit]        | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|leon3mp     | leon3_0.cpu[0].u0/leon3x0/vhdl.p0/iu/dsugen.dsur_reg[cfc][4] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |BIBUF          |   130|
|2     |BSCANE2        |     2|
|3     |BUFG           |     3|
|4     |CARRY4         |   106|
|5     |DSP48E1_1      |     2|
|6     |DSP48E1_2      |     2|
|7     |GND            |     1|
|8     |INV            |     1|
|9     |LUT1           |   164|
|10    |LUT2           |   620|
|11    |LUT3           |  1129|
|12    |LUT4           |  1299|
|13    |LUT5           |  1966|
|14    |LUT6           |  5617|
|15    |MUXF7          |   211|
|16    |MUXF8          |    11|
|17    |PS7            |     1|
|18    |RAM32M         |    16|
|19    |RAMB16_S18     |     4|
|20    |RAMB16_S36_S36 |    12|
|21    |RAMB16_S9      |     8|
|22    |SRL16E         |     3|
|23    |FDCE           |    39|
|24    |FDPE           |     1|
|25    |FDRE           |  5262|
|26    |FDSE           |    94|
|27    |IBUF           |     4|
|28    |IOBUF          |     8|
|29    |OBUF           |     8|
+------+---------------+------+

Report Instance Areas: 
+------+----------------------------------------------+-----------------------------------------------------------+------+
|      |Instance                                      |Module                                                     |Cells |
+------+----------------------------------------------+-----------------------------------------------------------+------+
|1     |top                                           |                                                           | 16724|
|2     |  leon3_zc702_stub_i                          |leon3_zc702_stub                                           |   223|
|3     |    processing_system7_0                      |leon3_zc702_stub_processing_system7_0_0                    |   222|
|4     |      U0                                      |processing_system7_v5_3_processing_system7__parameterized0 |   222|
|5     |  \gpio0.pio_pads2[9].pio_pad                 |inpad__parameterized0                                      |     1|
|6     |    \xcv.x0                                   |unisim_inpad__parameterized0_84                            |     1|
|7     |  \gpio0.pio_pads3[14].pio_pad                |outpad__parameterized0                                     |     1|
|8     |    \xcv.x0                                   |unisim_outpad__parameterized0_83                           |     1|
|9     |  \gpio0.pio_pads2[10].pio_pad                |inpad__parameterized0_0                                    |     1|
|10    |    \xcv.x0                                   |unisim_inpad__parameterized0_82                            |     1|
|11    |  apb0                                        |apbctrl__parameterized0                                    |   481|
|12    |    apbx                                      |apbctrlx__parameterized0                                   |   480|
|13    |  \irqgen.irqctrl.irqctrl0                    |irqmp__parameterized0                                      |   172|
|14    |  \gpio0.pio_pads[7].pio_pad                  |iopad__parameterized0                                      |     1|
|15    |    \xcv.x0                                   |unisim_iopad__parameterized0_81                            |     1|
|16    |  \gpio0.pio_pads[3].pio_pad                  |iopad__parameterized0_1                                    |     1|
|17    |    \xcv.x0                                   |unisim_iopad__parameterized0_80                            |     1|
|18    |  hready_pad                                  |outpad__parameterized0_2                                   |     1|
|19    |    \xcv.x0                                   |unisim_outpad__parameterized0_79                           |     1|
|20    |  \gpio0.pio_pads3[11].pio_pad                |outpad__parameterized0_3                                   |     1|
|21    |    \xcv.x0                                   |unisim_outpad__parameterized0_78                           |     1|
|22    |  \leon3_0.cpu[0].u0                          |leon3s__parameterized0                                     | 12317|
|23    |    leon3x0                                   |leon3x__parameterized0                                     | 12317|
|24    |      \vhdl.tbmem_gen.tbmem_1p.tbmem0         |tbufmem__parameterized0_29                                 |    34|
|25    |        \mem32[0].ram0                        |syncram64__parameterized0_74                               |    33|
|26    |          \nopar.s64.xc2v.x0                  |unisim_syncram64__parameterized0_77                        |    33|
|27    |        \mem32[1].ram0                        |syncram64__parameterized0_75                               |     1|
|28    |          \nopar.s64.xc2v.x0                  |unisim_syncram64__parameterized0_76                        |     1|
|29    |      \vhdl.rf0                               |regfile_3p_l3__parameterized0                              |   154|
|30    |        \s1.rhu                               |regfile_3p__parameterized0                                 |   154|
|31    |          \s1.dp.x1                           |syncram_2p__parameterized0                                 |     9|
|32    |            \xc2v.x0                          |unisim_syncram_2p__parameterized0_71                       |     1|
|33    |              \a6.x0                          |unisim_syncram_dp__parameterized0_73                       |     1|
|34    |            rwcol0                            |memrwcol__parameterized0_72                                |     8|
|35    |          \s1.dp.x0                           |syncram_2p__parameterized0_70                              |   145|
|36    |            \xc2v.x0                          |unisim_syncram_2p__parameterized0                          |     1|
|37    |              \a6.x0                          |unisim_syncram_dp__parameterized0                          |     1|
|38    |            rwcol0                            |memrwcol__parameterized0                                   |   144|
|39    |      \vhdl.cmem0                             |cachemem__parameterized0                                   |   431|
|40    |        \dme.dtags1.mdt1.fast.mdt0[1].dtags0  |syncram_2p__parameterized2                                 |    71|
|41    |          \xc2v.x0                            |unisim_syncram_2p__parameterized2_67                       |    14|
|42    |            \a6.x0                            |unisim_syncram_dp__parameterized2_69                       |    14|
|43    |          rwcol0                              |memrwcol__parameterized2_68                                |    57|
|44    |        \dme.dtags1.mdt1.fast.mdt0[0].dtags0  |syncram_2p__parameterized2_56                              |   110|
|45    |          \xc2v.x0                            |unisim_syncram_2p__parameterized2                          |     1|
|46    |            \a6.x0                            |unisim_syncram_dp__parameterized2                          |     1|
|47    |          rwcol0                              |memrwcol__parameterized2                                   |   109|
|48    |        \dme.dtags1.mdt1.fast.mdt0[1].dtags1  |syncram_2p__parameterized4                                 |    45|
|49    |          \xc2v.x0                            |unisim_syncram_2p__parameterized4_64                       |     1|
|50    |            \a6.x0                            |unisim_syncram_dp__parameterized4_66                       |     1|
|51    |          rwcol0                              |memrwcol__parameterized4_65                                |    44|
|52    |        \dme.dtags1.mdt1.fast.mdt0[0].dtags1  |syncram_2p__parameterized4_57                              |    59|
|53    |          \xc2v.x0                            |unisim_syncram_2p__parameterized4                          |     1|
|54    |            \a6.x0                            |unisim_syncram_dp__parameterized4                          |     1|
|55    |          rwcol0                              |memrwcol__parameterized4                                   |    58|
|56    |        \dme.dd0[0].ddsram.ddata0             |syncram__parameterized6                                    |     2|
|57    |          \xc2v.x0                            |unisim_syncram__parameterized6_63                          |     2|
|58    |        \dme.dd0[1].ddsram.ddata0             |syncram__parameterized6_58                                 |    10|
|59    |          \xc2v.x0                            |unisim_syncram__parameterized6                             |    10|
|60    |        \ime.im0[1].itags0                    |syncram__parameterized2                                    |    35|
|61    |          \xc2v.x0                            |unisim_syncram__parameterized2_62                          |    35|
|62    |        \ime.im0[1].idata0                    |syncram__parameterized4                                    |    16|
|63    |          \xc2v.x0                            |unisim_syncram__parameterized4_61                          |    16|
|64    |        \ime.im0[0].idata0                    |syncram__parameterized4_59                                 |     4|
|65    |          \xc2v.x0                            |unisim_syncram__parameterized4                             |     4|
|66    |        \ime.im0[0].itags0                    |syncram__parameterized2_60                                 |    17|
|67    |          \xc2v.x0                            |unisim_syncram__parameterized2                             |    17|
|68    |      \vhdl.p0                                |proc3__parameterized0                                      | 11697|
|69    |        iu                                    |iu3__parameterized0                                        |  5429|
|70    |        c0mmu                                 |mmu_cache__parameterized0                                  |  5772|
|71    |          \mmugen.m0                          |mmu__parameterized0                                        |  2972|
|72    |            \tlbsplit0.itlb0                  |mmutlb__parameterized0                                     |  1180|
|73    |              \tlbcam0[3].tag0                |mmutlbcam__parameterized0                                  |   166|
|74    |              \tlbcam0[0].tag0                |mmutlbcam__parameterized0_37                               |    81|
|75    |              \tlbcam0[7].tag0                |mmutlbcam__parameterized0_38                               |   120|
|76    |              \tlbcam0[5].tag0                |mmutlbcam__parameterized0_39                               |    92|
|77    |              \tlbcam0[2].tag0                |mmutlbcam__parameterized0_40                               |    81|
|78    |              dataram                         |syncram__parameterized0_41                                 |    19|
|79    |                \xc2v.x0                      |unisim_syncram__parameterized0_54                          |    19|
|80    |                  \a0.r0                      |generic_syncram__parameterized0_55                         |    19|
|81    |              \tlbcam0[6].tag0                |mmutlbcam__parameterized0_42                               |    97|
|82    |              \lru0.lru                       |mmulru__parameterized0_43                                  |    88|
|83    |                \lrue0[2].l1                  |mmulrue__parameterized10_46                                |    10|
|84    |                \lrue0[6].l1                  |mmulrue__parameterized2_47                                 |    21|
|85    |                \lrue0[3].l1                  |mmulrue__parameterized8_48                                 |    10|
|86    |                \lrue0[1].l1                  |mmulrue__parameterized12_49                                |     8|
|87    |                \lrue0[7].l1                  |mmulrue__parameterized0_50                                 |     3|
|88    |                \lrue0[5].l1                  |mmulrue__parameterized4_51                                 |    10|
|89    |                \lrue0[0].l1                  |mmulrue__parameterized14_52                                |    16|
|90    |                \lrue0[4].l1                  |mmulrue__parameterized6_53                                 |    10|
|91    |              \tlbcam0[4].tag0                |mmutlbcam__parameterized0_44                               |    81|
|92    |              \tlbcam0[1].tag0                |mmutlbcam__parameterized0_45                               |   118|
|93    |            \tlbsplit0.dtlb0                  |mmutlb__parameterized2                                     |  1485|
|94    |              \tlbcam0[3].tag0                |mmutlbcam__parameterized2                                  |   235|
|95    |              \tlbcam0[0].tag0                |mmutlbcam__parameterized2_30                               |    96|
|96    |              \tlbcam0[7].tag0                |mmutlbcam__parameterized2_31                               |   233|
|97    |              \tlbcam0[5].tag0                |mmutlbcam__parameterized2_32                               |   109|
|98    |              \tlbcam0[2].tag0                |mmutlbcam__parameterized2_33                               |   120|
|99    |              dataram                         |syncram__parameterized0                                    |    33|
|100   |                \xc2v.x0                      |unisim_syncram__parameterized0                             |    33|
|101   |                  \a0.r0                      |generic_syncram__parameterized0                            |    33|
|102   |              \tlbcam0[6].tag0                |mmutlbcam__parameterized2_34                               |   127|
|103   |              \lru0.lru                       |mmulru__parameterized0                                     |    87|
|104   |                \lrue0[2].l1                  |mmulrue__parameterized10                                   |    10|
|105   |                \lrue0[6].l1                  |mmulrue__parameterized2                                    |    21|
|106   |                \lrue0[3].l1                  |mmulrue__parameterized8                                    |    10|
|107   |                \lrue0[1].l1                  |mmulrue__parameterized12                                   |     8|
|108   |                \lrue0[7].l1                  |mmulrue__parameterized0                                    |     3|
|109   |                \lrue0[5].l1                  |mmulrue__parameterized4                                    |    10|
|110   |                \lrue0[0].l1                  |mmulrue__parameterized14                                   |    15|
|111   |                \lrue0[4].l1                  |mmulrue__parameterized6                                    |    10|
|112   |              \tlbcam0[4].tag0                |mmutlbcam__parameterized2_35                               |   101|
|113   |              \tlbcam0[1].tag0                |mmutlbcam__parameterized2_36                               |   106|
|114   |            tw0                               |mmutw__parameterized0                                      |   213|
|115   |          icache0                             |mmu_icache__parameterized0                                 |  1055|
|116   |          a0                                  |mmu_acache__parameterized0                                 |   276|
|117   |          dcache0                             |mmu_dcache__parameterized0                                 |  1322|
|118   |        \mgen.mul0                            |mul32__parameterized0                                      |   101|
|119   |          \xm3232.m3232                       |techmult__parameterized0                                   |   101|
|120   |            \pipe2.arch0.dwm                  |gen_mult_pipe__parameterized0                              |   101|
|121   |        \mgen.div0                            |div32__parameterized0                                      |   365|
|122   |  \gpt.timer0                                 |gptimer__parameterized0                                    |   338|
|123   |  led1_pad                                    |outpad__parameterized0_4                                   |     1|
|124   |    \xcv.x0                                   |unisim_outpad__parameterized0_28                           |     1|
|125   |  reset_pad                                   |inpad__parameterized0_5                                    |    10|
|126   |    \xcv.x0                                   |unisim_inpad__parameterized0_27                            |    10|
|127   |  \dsugen.dsu0                                |dsu3__parameterized0                                       |  1197|
|128   |    x0                                        |dsu3x__parameterized0                                      |  1197|
|129   |      \tb0.mem0                               |tbufmem__parameterized0                                    |   221|
|130   |        \mem32[0].ram0                        |syncram64__parameterized0                                  |   133|
|131   |          \nopar.s64.xc2v.x0                  |unisim_syncram64__parameterized0_26                        |   133|
|132   |        \mem32[1].ram0                        |syncram64__parameterized0_25                               |    88|
|133   |          \nopar.s64.xc2v.x0                  |unisim_syncram64__parameterized0                           |    88|
|134   |  ahb2axi3                                    |ahb2axi3b__parameterized0                                  |   673|
|135   |    ahb2axibx                                 |ahb2axib__parameterized0                                   |   673|
|136   |      wbuffer                                 |syncram_2p__parameterized6                                 |   104|
|137   |        \inf.x0                               |generic_syncram_2p__parameterized0                         |   104|
|138   |  ahb0                                        |ahbctrl__parameterized0                                    |   170|
|139   |  \gpio0.pio_pads[4].pio_pad                  |iopad__parameterized0_6                                    |     1|
|140   |    \xcv.x0                                   |unisim_iopad__parameterized0_24                            |     1|
|141   |  \gpio0.pio_pads[0].pio_pad                  |iopad__parameterized0_7                                    |     1|
|142   |    \xcv.x0                                   |unisim_iopad__parameterized0_23                            |     1|
|143   |  \bpromgen.brom                              |ahbrom                                                     |   124|
|144   |  rsti_pad                                    |outpad__parameterized0_8                                   |     1|
|145   |    \xcv.x0                                   |unisim_outpad__parameterized0_22                           |     1|
|146   |  \ahbs.ahbstat0                              |ahbstat__parameterized0                                    |    44|
|147   |  \gpio0.pio_pads3[12].pio_pad                |outpad__parameterized0_9                                   |     1|
|148   |    \xcv.x0                                   |unisim_outpad__parameterized0_21                           |     1|
|149   |  \gpio0.pio_pads[5].pio_pad                  |iopad__parameterized0_10                                   |     1|
|150   |    \xcv.x0                                   |unisim_iopad__parameterized0_20                            |     1|
|151   |  \gpio0.pio_pads2[8].pio_pad                 |inpad__parameterized0_11                                   |     1|
|152   |    \xcv.x0                                   |unisim_inpad__parameterized0                               |     1|
|153   |  \gpio0.pio_pads3[13].pio_pad                |outpad__parameterized0_12                                  |     1|
|154   |    \xcv.x0                                   |unisim_outpad__parameterized0_19                           |     1|
|155   |  \ahbjtaggen0.ahbjtag0                       |ahbjtag__parameterized0                                    |   375|
|156   |    \newcom.jtagcom0                          |jtagcom2__parameterized0                                   |   353|
|157   |    ahbmst0                                   |ahbmst__parameterized0                                     |     7|
|158   |    \gupdff.updff                             |grdff__parameterized0                                      |     1|
|159   |    \gtckbuf.tckbuf                           |techbuf__parameterized0                                    |     1|
|160   |      \xil.xil0                               |clkbuf_xilinx__parameterized0                              |     1|
|161   |    tap0                                      |tap__parameterized0                                        |    13|
|162   |      \zynq7v.u0                              |virtex7_tap                                                |    13|
|163   |  \ua1.uart1                                  |apbuart__parameterized0                                    |   514|
|164   |  \gpio0.pio_pads[1].pio_pad                  |iopad__parameterized0_13                                   |     1|
|165   |    \xcv.x0                                   |unisim_iopad__parameterized0_18                            |     1|
|166   |  dsuact_pad                                  |outpad__parameterized0_14                                  |     1|
|167   |    \xcv.x0                                   |unisim_outpad__parameterized0                              |     1|
|168   |  \gpio0.grgpio0                              |grgpio__parameterized0                                     |    62|
|169   |  \gpio0.pio_pads[2].pio_pad                  |iopad__parameterized0_15                                   |     1|
|170   |    \xcv.x0                                   |unisim_iopad__parameterized0_17                            |     1|
|171   |  \gpio0.pio_pads[6].pio_pad                  |iopad__parameterized0_16                                   |     1|
|172   |    \xcv.x0                                   |unisim_iopad__parameterized0                               |     1|
+------+----------------------------------------------+-----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:12 ; elapsed = 00:08:22 . Memory (MB): peak = 1965.777 ; gain = 1319.750
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 588 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:08:12 ; elapsed = 00:08:22 . Memory (MB): peak = 1965.777 ; gain = 1319.750
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 44 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAMB16_S18 => RAMB18E1: 4 instances
  RAMB16_S36_S36 => RAMB36E1: 12 instances
  RAMB16_S9 => RAMB18E1: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
448 Infos, 393 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:27 ; elapsed = 00:08:37 . Memory (MB): peak = 2035.777 ; gain = 1268.594
# write_checkpoint leon3mp.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file leon3mp_utilization_synth.rpt -pb leon3mp_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2035.777 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 01:48:56 2019...
[Mon Mar 25 01:49:00 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.61 ; elapsed = 00:08:53 . Memory (MB): peak = 1504.824 ; gain = 8.000
# get_ips
# set_property strategy {Vivado Implementation Defaults} [get_runs impl_1]
# set_property steps.write_bitstream.args.mask_file true [get_runs impl_1]
# set_msg_config -suppress -id {Drc 23-20}
# launch_runs impl_1 -to_step write_bitstream
[Mon Mar 25 01:49:00 2019] Launched impl_1...
Run output will be captured here: /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/impl_1/runme.log
# wait_on_run -timeout 360 impl_1
[Mon Mar 25 01:49:00 2019] Waiting for impl_1 to finish (timeout in 360 minutes)...

*** Running vivado
    with args -log leon3mp.rdi -applog -m64 -messageDb vivado.pb -mode batch -source leon3mp.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /opt/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/leon3_zc702_stub_processing_system7_0_0.xdc] for cell 'leon3_zc702_stub_i/processing_system7_0/U0'
Finished Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/leon3_zc702_stub_processing_system7_0_0.xdc] for cell 'leon3_zc702_stub_i/processing_system7_0/U0'
Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
Finished Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/impl_1/.Xil/Vivado-7345-masterHAL/dcp/leon3mp.xdc]
Finished Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/impl_1/.Xil/Vivado-7345-masterHAL/dcp/leon3mp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1427.195 ; gain = 685.766
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1440.223 ; gain = 12.027

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2a3f69f02

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1526.066 ; gain = 85.844

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 3 cells.
Phase 2 Constant Propagation | Checksum: 283a28cf8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1526.066 ; gain = 85.844

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 574 unconnected nets.
INFO: [Opt 31-11] Eliminated 96 unconnected cells.
Phase 3 Sweep | Checksum: 2f41e3571

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1526.066 ; gain = 85.844
Ending Logic Optimization Task | Checksum: 2f41e3571

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1526.066 ; gain = 85.844
Implement Debug Cores | Checksum: 2dbf3452e
Logic Optimization | Checksum: 2dbf3452e

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 2f41e3571

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1530.066 ; gain = 4.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 24 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 48
Ending Power Optimization Task | Checksum: 2d0373705

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1680.090 ; gain = 154.023
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1680.090 ; gain = 252.895
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1680.090 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1680.090 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1680.090 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 15c433ab0

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1680.090 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 15c433ab0

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1680.090 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 15c433ab0

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1680.090 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 18c46509e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.090 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus processing_system7_0_MIO with more than one IO standard is found. Components associated with this bus are: 
	processing_system7_0_MIO[0] of IOStandard LVCMOS18
	processing_system7_0_MIO[1] of IOStandard LVCMOS18
	processing_system7_0_MIO[2] of IOStandard LVCMOS18
	processing_system7_0_MIO[3] of IOStandard LVCMOS18
	processing_system7_0_MIO[4] of IOStandard LVCMOS18
	processing_system7_0_MIO[5] of IOStandard LVCMOS18
	processing_system7_0_MIO[6] of IOStandard LVCMOS18
	processing_system7_0_MIO[7] of IOStandard LVCMOS18
	processing_system7_0_MIO[8] of IOStandard LVCMOS18
	processing_system7_0_MIO[9] of IOStandard LVCMOS18
	processing_system7_0_MIO[10] of IOStandard LVCMOS18
	processing_system7_0_MIO[11] of IOStandard LVCMOS18
	processing_system7_0_MIO[12] of IOStandard LVCMOS18
	processing_system7_0_MIO[13] of IOStandard LVCMOS18
	processing_system7_0_MIO[14] of IOStandard LVCMOS18
	processing_system7_0_MIO[15] of IOStandard LVCMOS18
	processing_system7_0_MIO[16] of IOStandard HSTL_I_18
	processing_system7_0_MIO[17] of IOStandard HSTL_I_18
	processing_system7_0_MIO[18] of IOStandard HSTL_I_18
	processing_system7_0_MIO[19] of IOStandard HSTL_I_18
	processing_system7_0_MIO[20] of IOStandard HSTL_I_18
	processing_system7_0_MIO[21] of IOStandard HSTL_I_18
	processing_system7_0_MIO[22] of IOStandard HSTL_I_18
	processing_system7_0_MIO[23] of IOStandard HSTL_I_18
	processing_system7_0_MIO[24] of IOStandard HSTL_I_18
	processing_system7_0_MIO[25] of IOStandard HSTL_I_18
	processing_system7_0_MIO[26] of IOStandard HSTL_I_18
	processing_system7_0_MIO[27] of IOStandard HSTL_I_18
	processing_system7_0_MIO[28] of IOStandard LVCMOS18
	processing_system7_0_MIO[29] of IOStandard LVCMOS18
	processing_system7_0_MIO[30] of IOStandard LVCMOS18
	processing_system7_0_MIO[31] of IOStandard LVCMOS18
	processing_system7_0_MIO[32] of IOStandard LVCMOS18
	processing_system7_0_MIO[33] of IOStandard LVCMOS18
	processing_system7_0_MIO[34] of IOStandard LVCMOS18
	processing_system7_0_MIO[35] of IOStandard LVCMOS18
	processing_system7_0_MIO[36] of IOStandard LVCMOS18
	processing_system7_0_MIO[37] of IOStandard LVCMOS18
	processing_system7_0_MIO[38] of IOStandard LVCMOS18
	processing_system7_0_MIO[39] of IOStandard LVCMOS18
	processing_system7_0_MIO[40] of IOStandard LVCMOS18
	processing_system7_0_MIO[41] of IOStandard LVCMOS18
	processing_system7_0_MIO[42] of IOStandard LVCMOS18
	processing_system7_0_MIO[43] of IOStandard LVCMOS18
	processing_system7_0_MIO[44] of IOStandard LVCMOS18
	processing_system7_0_MIO[45] of IOStandard LVCMOS18
	processing_system7_0_MIO[46] of IOStandard LVCMOS18
	processing_system7_0_MIO[47] of IOStandard LVCMOS18
	processing_system7_0_MIO[48] of IOStandard LVCMOS18
	processing_system7_0_MIO[49] of IOStandard LVCMOS18
	processing_system7_0_MIO[50] of IOStandard LVCMOS18
	processing_system7_0_MIO[51] of IOStandard LVCMOS18
	processing_system7_0_MIO[52] of IOStandard LVCMOS18
	processing_system7_0_MIO[53] of IOStandard LVCMOS18
Phase 1.1.5 Implementation Feasibility check | Checksum: 18c46509e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1680.090 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: d2e8d3d0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1680.090 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ae1f95f6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1704.102 ; gain = 24.012

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 28480975c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1704.102 ; gain = 24.012
Phase 1.1.8.1 Place Init Design | Checksum: 27678ee9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1704.102 ; gain = 24.012
Phase 1.1.8 Build Placer Netlist Model | Checksum: 27678ee9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1704.102 ; gain = 24.012

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 27678ee9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1704.102 ; gain = 24.012
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 27678ee9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1704.102 ; gain = 24.012
Phase 1.1 Placer Initialization Core | Checksum: 27678ee9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1704.102 ; gain = 24.012
Phase 1 Placer Initialization | Checksum: 27678ee9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1704.102 ; gain = 24.012

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 173abb26e

Time (s): cpu = 00:02:55 ; elapsed = 00:01:08 . Memory (MB): peak = 1704.102 ; gain = 24.012

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 173abb26e

Time (s): cpu = 00:02:55 ; elapsed = 00:01:08 . Memory (MB): peak = 1704.102 ; gain = 24.012

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1df1cab2f

Time (s): cpu = 00:03:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1704.102 ; gain = 24.012

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 161a9208a

Time (s): cpu = 00:03:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1704.102 ; gain = 24.012

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1a69f2924

Time (s): cpu = 00:03:17 ; elapsed = 00:01:15 . Memory (MB): peak = 1704.102 ; gain = 24.012

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1d6cac62e

Time (s): cpu = 00:03:27 ; elapsed = 00:01:24 . Memory (MB): peak = 1728.113 ; gain = 48.023

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d6cac62e

Time (s): cpu = 00:03:29 ; elapsed = 00:01:25 . Memory (MB): peak = 1728.113 ; gain = 48.023
Phase 3 Detail Placement | Checksum: 1d6cac62e

Time (s): cpu = 00:03:29 ; elapsed = 00:01:25 . Memory (MB): peak = 1728.113 ; gain = 48.023

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 20677d287

Time (s): cpu = 00:03:29 ; elapsed = 00:01:25 . Memory (MB): peak = 1728.113 ; gain = 48.023

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 24be2a1c8

Time (s): cpu = 00:05:25 ; elapsed = 00:03:04 . Memory (MB): peak = 1728.113 ; gain = 48.023
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 24be2a1c8

Time (s): cpu = 00:05:25 ; elapsed = 00:03:04 . Memory (MB): peak = 1728.113 ; gain = 48.023
Phase 4.2 Post Placement Optimization | Checksum: 24be2a1c8

Time (s): cpu = 00:05:25 ; elapsed = 00:03:04 . Memory (MB): peak = 1728.113 ; gain = 48.023

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 24be2a1c8

Time (s): cpu = 00:05:25 ; elapsed = 00:03:04 . Memory (MB): peak = 1728.113 ; gain = 48.023

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 24be2a1c8

Time (s): cpu = 00:05:25 ; elapsed = 00:03:05 . Memory (MB): peak = 1728.113 ; gain = 48.023

Phase 4.4.2 Dump Critical Paths 
Phase 4.4.2 Dump Critical Paths  | Checksum: 24be2a1c8

Time (s): cpu = 00:05:26 ; elapsed = 00:03:05 . Memory (MB): peak = 1728.113 ; gain = 48.023

Phase 4.4.3 Restore STA
Phase 4.4.3 Restore STA | Checksum: 24be2a1c8

Time (s): cpu = 00:05:27 ; elapsed = 00:03:05 . Memory (MB): peak = 1728.113 ; gain = 48.023

Phase 4.4.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.049  | TNS=0.000  |

Phase 4.4.4 Print Final WNS | Checksum: 24be2a1c8

Time (s): cpu = 00:05:58 ; elapsed = 00:03:14 . Memory (MB): peak = 1728.113 ; gain = 48.023
Phase 4.4 Placer Reporting | Checksum: 28c8b93b1

Time (s): cpu = 00:05:59 ; elapsed = 00:03:14 . Memory (MB): peak = 1728.113 ; gain = 48.023

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 277ab0f59

Time (s): cpu = 00:05:59 ; elapsed = 00:03:14 . Memory (MB): peak = 1728.113 ; gain = 48.023
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 277ab0f59

Time (s): cpu = 00:05:59 ; elapsed = 00:03:14 . Memory (MB): peak = 1728.113 ; gain = 48.023
Ending Placer Task | Checksum: 18695bb5b

Time (s): cpu = 00:05:59 ; elapsed = 00:03:14 . Memory (MB): peak = 1728.113 ; gain = 48.023
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:01 ; elapsed = 00:03:16 . Memory (MB): peak = 1728.113 ; gain = 48.023
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.72 secs 

report_utilization: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1728.113 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.3 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1728.113 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 18695bb5b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1831.316 ; gain = 103.203
Phase 1 Build RT Design | Checksum: 109755337

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1831.316 ; gain = 103.203

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 109755337

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1831.316 ; gain = 103.203

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 109755337

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1845.371 ; gain = 117.258

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: aea1b697

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1857.371 ; gain = 129.258

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: aea1b697

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1857.371 ; gain = 129.258

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: aea1b697

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 1860.496 ; gain = 132.383
Phase 2.5.1 Update timing with NCN CRPR | Checksum: aea1b697

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 1860.496 ; gain = 132.383
Phase 2.5 Update Timing | Checksum: aea1b697

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 1860.496 ; gain = 132.383
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.137  | TNS=0      | WHS=-0.155 | THS=-98.4  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: aea1b697

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 1860.496 ; gain = 132.383
Phase 2 Router Initialization | Checksum: aea1b697

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 1860.496 ; gain = 132.383

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 199b26156

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1860.496 ; gain = 132.383

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 5258
 Number of Nodes with overlaps = 1417
 Number of Nodes with overlaps = 384
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 234df022

Time (s): cpu = 00:02:26 ; elapsed = 00:01:01 . Memory (MB): peak = 1860.496 ; gain = 132.383

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 234df022

Time (s): cpu = 00:02:30 ; elapsed = 00:01:02 . Memory (MB): peak = 1860.496 ; gain = 132.383
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.474 | TNS=-32.3  | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 1393acc5a

Time (s): cpu = 00:02:31 ; elapsed = 00:01:03 . Memory (MB): peak = 1860.496 ; gain = 132.383

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 174bfd04d

Time (s): cpu = 00:02:31 ; elapsed = 00:01:03 . Memory (MB): peak = 1860.496 ; gain = 132.383

Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: 174bfd04d

Time (s): cpu = 00:02:32 ; elapsed = 00:01:04 . Memory (MB): peak = 1866.512 ; gain = 138.398
Phase 4.1.4 GlobIterForTiming | Checksum: d3c92a70

Time (s): cpu = 00:02:33 ; elapsed = 00:01:05 . Memory (MB): peak = 1866.512 ; gain = 138.398
Phase 4.1 Global Iteration 0 | Checksum: d3c92a70

Time (s): cpu = 00:02:33 ; elapsed = 00:01:05 . Memory (MB): peak = 1866.512 ; gain = 138.398

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 2082
 Number of Nodes with overlaps = 730
 Number of Nodes with overlaps = 262
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_R_X51Y140/IMUX37
Overlapping nets: 2
	leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0[7].tag0/n_0_syncrregs.r[btag][M]_i_25
	leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0[7].tag0/n_0_syncrregs.r_reg[btag][I1][4]
2. INT_L_X54Y131/NW2BEG1
Overlapping nets: 2
	leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/O51[0]
	leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/Q[13]

 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 18794022f

Time (s): cpu = 00:03:14 ; elapsed = 00:01:23 . Memory (MB): peak = 1866.512 ; gain = 138.398

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 18794022f

Time (s): cpu = 00:03:17 ; elapsed = 00:01:24 . Memory (MB): peak = 1866.512 ; gain = 138.398
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.928 | TNS=-66.5  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 797ec2a5

Time (s): cpu = 00:03:17 ; elapsed = 00:01:24 . Memory (MB): peak = 1866.512 ; gain = 138.398
Phase 4 Rip-up And Reroute | Checksum: 797ec2a5

Time (s): cpu = 00:03:17 ; elapsed = 00:01:24 . Memory (MB): peak = 1866.512 ; gain = 138.398

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 797ec2a5

Time (s): cpu = 00:03:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1866.512 ; gain = 138.398
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.342 | TNS=-15.6  | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 161d6f16e

Time (s): cpu = 00:03:31 ; elapsed = 00:01:29 . Memory (MB): peak = 1870.512 ; gain = 142.398

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 161d6f16e

Time (s): cpu = 00:03:40 ; elapsed = 00:01:32 . Memory (MB): peak = 1870.512 ; gain = 142.398
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.307 | TNS=-11.7  | WHS=0.044  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 161d6f16e

Time (s): cpu = 00:03:40 ; elapsed = 00:01:32 . Memory (MB): peak = 1870.512 ; gain = 142.398
Phase 6 Post Hold Fix | Checksum: 161d6f16e

Time (s): cpu = 00:03:40 ; elapsed = 00:01:32 . Memory (MB): peak = 1870.512 ; gain = 142.398

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.70213 %
  Global Horizontal Routing Utilization  = 6.67732 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X53Y100 -> INT_R_X53Y100
East Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y114 -> INT_L_X40Y114
   INT_R_X41Y113 -> INT_R_X41Y113
   INT_L_X50Y109 -> INT_L_X50Y109
West Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X59Y129 -> INT_R_X59Y129
   INT_R_X53Y112 -> INT_R_X53Y112
   INT_L_X56Y109 -> INT_L_X56Y109
   INT_R_X57Y105 -> INT_R_X57Y105
   INT_L_X60Y102 -> INT_L_X60Y102

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 161d6f16e

Time (s): cpu = 00:03:40 ; elapsed = 00:01:32 . Memory (MB): peak = 1870.512 ; gain = 142.398

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 165e57329

Time (s): cpu = 00:03:43 ; elapsed = 00:01:35 . Memory (MB): peak = 1870.512 ; gain = 142.398

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.300 | TNS=-10.750| WHS=0.045  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: 165e57329

Time (s): cpu = 00:04:09 ; elapsed = 00:01:41 . Memory (MB): peak = 1870.512 ; gain = 142.398
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 165e57329

Time (s): cpu = 00:04:09 ; elapsed = 00:01:41 . Memory (MB): peak = 1870.512 ; gain = 142.398

Routing Is Done.

Time (s): cpu = 00:04:09 ; elapsed = 00:01:41 . Memory (MB): peak = 1887.004 ; gain = 158.891
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:14 ; elapsed = 00:01:44 . Memory (MB): peak = 1887.004 ; gain = 158.891
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/impl_1/leon3mp_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1887.004 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1887.004 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 139 Warnings, 5 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./leon3mp.bit...
Creating bitmap...
Creating bitstream...
Writing bitstream ./leon3mp.msk...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
sh: 1: Syntax error: Bad fd number
sh: 1: Syntax error: Bad fd number
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 2173.707 ; gain = 286.703
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 01:56:30 2019...
[Mon Mar 25 01:56:33 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.49 ; elapsed = 00:07:33 . Memory (MB): peak = 1504.824 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 01:56:33 2019...
