{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712512900641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712512900642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  7 20:01:40 2024 " "Processing started: Sun Apr  7 20:01:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712512900642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512900642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAR_test -c SAR_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAR_test -c SAR_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512900642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712512900903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712512900903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit-beh " "Found design unit 1: register_8bit-beh" {  } { { "register_8bit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/register_8bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512906179 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/register_8bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512906179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisp7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdisp7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdisp7seg-rtl " "Found design unit 1: hexdisp7seg-rtl" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/hexdisp7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512906180 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdisp7seg " "Found entity 1: hexdisp7seg" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/hexdisp7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512906180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sar_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_test-test " "Found design unit 1: SAR_test-test" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512906186 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_test " "Found entity 1: SAR_test" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512906186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sar_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_ADC-beh " "Found design unit 1: SAR_ADC-beh" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512906188 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_ADC " "Found entity 1: SAR_ADC" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512906188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mypackage " "Found design unit 1: mypackage" {  } { { "mypackage.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/mypackage.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512906188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAR_test " "Elaborating entity \"SAR_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712512906291 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR SAR_test.vhd(18) " "VHDL Signal Declaration warning at SAR_test.vhd(18): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712512906361 "|SAR_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit register_8bit:sar_to_dac_reg " "Elaborating entity \"register_8bit\" for hierarchy \"register_8bit:sar_to_dac_reg\"" {  } { { "SAR_test.vhd" "sar_to_dac_reg" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712512906467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAR_ADC SAR_ADC:ADC " "Elaborating entity \"SAR_ADC\" for hierarchy \"SAR_ADC:ADC\"" {  } { { "SAR_test.vhd" "ADC" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712512906472 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start SAR_ADC.vhd(40) " "VHDL Process Statement warning at SAR_ADC.vhd(40): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712512906497 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pos SAR_ADC.vhd(54) " "VHDL Process Statement warning at SAR_ADC.vhd(54): signal \"pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712512906497 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result SAR_ADC.vhd(55) " "VHDL Process Statement warning at SAR_ADC.vhd(55): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712512906497 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask SAR_ADC.vhd(55) " "VHDL Process Statement warning at SAR_ADC.vhd(55): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712512906497 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask SAR_ADC.vhd(56) " "VHDL Process Statement warning at SAR_ADC.vhd(56): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712512906497 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparator SAR_ADC.vhd(64) " "VHDL Process Statement warning at SAR_ADC.vhd(64): signal \"comparator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712512906497 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pos SAR_ADC.vhd(64) " "VHDL Process Statement warning at SAR_ADC.vhd(64): signal \"pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712512906497 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pos SAR_ADC.vhd(65) " "VHDL Process Statement warning at SAR_ADC.vhd(65): signal \"pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712512906497 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result SAR_ADC.vhd(71) " "VHDL Process Statement warning at SAR_ADC.vhd(71): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712512906497 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pos SAR_ADC.vhd(28) " "VHDL Process Statement warning at SAR_ADC.vhd(28): inferring latch(es) for signal or variable \"pos\", which holds its previous value in one or more paths through the process" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712512906497 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result SAR_ADC.vhd(28) " "VHDL Process Statement warning at SAR_ADC.vhd(28): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712512906497 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mask SAR_ADC.vhd(28) " "VHDL Process Statement warning at SAR_ADC.vhd(28): inferring latch(es) for signal or variable \"mask\", which holds its previous value in one or more paths through the process" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712512906497 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done SAR_ADC.vhd(28) " "VHDL Process Statement warning at SAR_ADC.vhd(28): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712512906497 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_dac SAR_ADC.vhd(28) " "VHDL Process Statement warning at SAR_ADC.vhd(28): inferring latch(es) for signal or variable \"to_dac\", which holds its previous value in one or more paths through the process" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712512906497 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "digital_out SAR_ADC.vhd(28) " "VHDL Process Statement warning at SAR_ADC.vhd(28): inferring latch(es) for signal or variable \"digital_out\", which holds its previous value in one or more paths through the process" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712512906497 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[0\] SAR_ADC.vhd(28) " "Inferred latch for \"digital_out\[0\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[1\] SAR_ADC.vhd(28) " "Inferred latch for \"digital_out\[1\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[2\] SAR_ADC.vhd(28) " "Inferred latch for \"digital_out\[2\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[3\] SAR_ADC.vhd(28) " "Inferred latch for \"digital_out\[3\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[4\] SAR_ADC.vhd(28) " "Inferred latch for \"digital_out\[4\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[5\] SAR_ADC.vhd(28) " "Inferred latch for \"digital_out\[5\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[6\] SAR_ADC.vhd(28) " "Inferred latch for \"digital_out\[6\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[7\] SAR_ADC.vhd(28) " "Inferred latch for \"digital_out\[7\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[0\] SAR_ADC.vhd(28) " "Inferred latch for \"to_dac\[0\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[1\] SAR_ADC.vhd(28) " "Inferred latch for \"to_dac\[1\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[2\] SAR_ADC.vhd(28) " "Inferred latch for \"to_dac\[2\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[3\] SAR_ADC.vhd(28) " "Inferred latch for \"to_dac\[3\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[4\] SAR_ADC.vhd(28) " "Inferred latch for \"to_dac\[4\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[5\] SAR_ADC.vhd(28) " "Inferred latch for \"to_dac\[5\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[6\] SAR_ADC.vhd(28) " "Inferred latch for \"to_dac\[6\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[7\] SAR_ADC.vhd(28) " "Inferred latch for \"to_dac\[7\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done SAR_ADC.vhd(28) " "Inferred latch for \"done\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[0\] SAR_ADC.vhd(28) " "Inferred latch for \"mask\[0\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[1\] SAR_ADC.vhd(28) " "Inferred latch for \"mask\[1\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[2\] SAR_ADC.vhd(28) " "Inferred latch for \"mask\[2\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[3\] SAR_ADC.vhd(28) " "Inferred latch for \"mask\[3\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[4\] SAR_ADC.vhd(28) " "Inferred latch for \"mask\[4\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[5\] SAR_ADC.vhd(28) " "Inferred latch for \"mask\[5\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[6\] SAR_ADC.vhd(28) " "Inferred latch for \"mask\[6\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[7\] SAR_ADC.vhd(28) " "Inferred latch for \"mask\[7\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] SAR_ADC.vhd(28) " "Inferred latch for \"result\[0\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] SAR_ADC.vhd(28) " "Inferred latch for \"result\[1\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] SAR_ADC.vhd(28) " "Inferred latch for \"result\[2\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] SAR_ADC.vhd(28) " "Inferred latch for \"result\[3\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] SAR_ADC.vhd(28) " "Inferred latch for \"result\[4\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] SAR_ADC.vhd(28) " "Inferred latch for \"result\[5\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] SAR_ADC.vhd(28) " "Inferred latch for \"result\[6\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] SAR_ADC.vhd(28) " "Inferred latch for \"result\[7\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[0\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[0\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[1\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[1\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[2\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[2\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[3\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[3\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[4\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[4\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[5\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[5\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[6\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[6\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[7\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[7\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[8\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[8\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[9\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[9\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[10\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[10\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[11\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[11\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[12\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[12\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[13\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[13\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[14\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[14\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[15\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[15\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[16\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[16\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[17\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[17\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[18\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[18\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[19\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[19\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[20\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[20\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[21\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[21\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[22\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[22\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[23\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[23\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[24\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[24\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[25\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[25\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[26\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[26\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[27\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[27\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[28\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[28\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906498 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[29\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[29\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906499 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[30\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[30\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906499 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[31\] SAR_ADC.vhd(28) " "Inferred latch for \"pos\[31\]\" at SAR_ADC.vhd(28)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512906499 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisp7seg hexdisp7seg:h0 " "Elaborating entity \"hexdisp7seg\" for hierarchy \"hexdisp7seg:h0\"" {  } { { "SAR_test.vhd" "h0" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712512906499 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712512907398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[35\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712512907398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[28\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712512907398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[29\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712512907398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[30\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712512907398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712512907398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[32\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712512907398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[33\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712512907398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[34\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712512907398 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[35\]\" and its non-tri-state driver." {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712512907398 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1712512907398 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712512907399 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1712512907399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|done " "Latch SAR_ADC:ADC\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.FIN " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.FIN" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907400 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result\[0\] " "Latch SAR_ADC:ADC\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907400 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result\[1\] " "Latch SAR_ADC:ADC\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907400 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result\[2\] " "Latch SAR_ADC:ADC\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907400 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result\[3\] " "Latch SAR_ADC:ADC\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907400 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result\[4\] " "Latch SAR_ADC:ADC\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907400 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result\[5\] " "Latch SAR_ADC:ADC\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907400 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result\[6\] " "Latch SAR_ADC:ADC\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907400 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result\[7\] " "Latch SAR_ADC:ADC\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907400 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[0\] " "Latch SAR_ADC:ADC\|mask\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.EVALUATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.EVALUATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907400 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[31\] " "Latch SAR_ADC:ADC\|pos\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907400 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[1\] " "Latch SAR_ADC:ADC\|mask\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.EVALUATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.EVALUATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907400 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[2\] " "Latch SAR_ADC:ADC\|mask\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.EVALUATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.EVALUATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907400 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[3\] " "Latch SAR_ADC:ADC\|mask\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.EVALUATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.EVALUATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[4\] " "Latch SAR_ADC:ADC\|mask\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.EVALUATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.EVALUATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[5\] " "Latch SAR_ADC:ADC\|mask\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.EVALUATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.EVALUATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[6\] " "Latch SAR_ADC:ADC\|mask\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.EVALUATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.EVALUATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[7\] " "Latch SAR_ADC:ADC\|mask\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.EVALUATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.EVALUATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[0\] " "Latch SAR_ADC:ADC\|pos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[1\] " "Latch SAR_ADC:ADC\|pos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[2\] " "Latch SAR_ADC:ADC\|pos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[30\] " "Latch SAR_ADC:ADC\|pos\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[29\] " "Latch SAR_ADC:ADC\|pos\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[28\] " "Latch SAR_ADC:ADC\|pos\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[27\] " "Latch SAR_ADC:ADC\|pos\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[26\] " "Latch SAR_ADC:ADC\|pos\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[25\] " "Latch SAR_ADC:ADC\|pos\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[24\] " "Latch SAR_ADC:ADC\|pos\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[23\] " "Latch SAR_ADC:ADC\|pos\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[22\] " "Latch SAR_ADC:ADC\|pos\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[21\] " "Latch SAR_ADC:ADC\|pos\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[20\] " "Latch SAR_ADC:ADC\|pos\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[19\] " "Latch SAR_ADC:ADC\|pos\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[18\] " "Latch SAR_ADC:ADC\|pos\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[17\] " "Latch SAR_ADC:ADC\|pos\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[16\] " "Latch SAR_ADC:ADC\|pos\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[15\] " "Latch SAR_ADC:ADC\|pos\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[14\] " "Latch SAR_ADC:ADC\|pos\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[13\] " "Latch SAR_ADC:ADC\|pos\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[12\] " "Latch SAR_ADC:ADC\|pos\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[11\] " "Latch SAR_ADC:ADC\|pos\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[10\] " "Latch SAR_ADC:ADC\|pos\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907401 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[9\] " "Latch SAR_ADC:ADC\|pos\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907402 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[8\] " "Latch SAR_ADC:ADC\|pos\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907402 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[7\] " "Latch SAR_ADC:ADC\|pos\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907402 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[6\] " "Latch SAR_ADC:ADC\|pos\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907402 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[5\] " "Latch SAR_ADC:ADC\|pos\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907402 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[4\] " "Latch SAR_ADC:ADC\|pos\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907402 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|pos\[3\] " "Latch SAR_ADC:ADC\|pos\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.UPDATE " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.UPDATE" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712512907402 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712512907402 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712512907419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[35\]~synth " "Node \"GPIO_0\[35\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712512907419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[28\]~synth " "Node \"GPIO_1\[28\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712512907419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712512907419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[30\]~synth " "Node \"GPIO_1\[30\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712512907419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712512907419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[32\]~synth " "Node \"GPIO_1\[32\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712512907419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[33\]~synth " "Node \"GPIO_1\[33\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712512907419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[34\]~synth " "Node \"GPIO_1\[34\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712512907419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[35\]~synth " "Node \"GPIO_1\[35\]~synth\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712512907419 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712512907419 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712512907419 "|SAR_test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712512907419 "|SAR_test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712512907419 "|SAR_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712512907419 "|SAR_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712512907419 "|SAR_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712512907419 "|SAR_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712512907419 "|SAR_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712512907419 "|SAR_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712512907419 "|SAR_test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712512907419 "|SAR_test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712512907419 "|SAR_test|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712512907419 "|SAR_test|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712512907419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712512907477 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712512908076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712512908076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712512908438 "|SAR_test|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712512908438 "|SAR_test|KEY_N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712512908438 "|SAR_test|KEY_N[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712512908438 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712512908440 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712512908440 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1712512908440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712512908440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712512908440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 217 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 217 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712512908458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr  7 20:01:48 2024 " "Processing ended: Sun Apr  7 20:01:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712512908458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712512908458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712512908458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512908458 ""}
