/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [4:0] _05_;
  wire [4:0] _06_;
  wire [14:0] _07_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [30:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire [9:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [8:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [30:0] celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire [11:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_43z;
  wire [6:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [3:0] celloutsig_0_63z;
  wire [21:0] celloutsig_0_64z;
  wire [2:0] celloutsig_0_65z;
  wire [22:0] celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_70z;
  wire [9:0] celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_93z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_24z[7] ? celloutsig_0_11z[1] : 1'h1;
  assign celloutsig_0_53z = celloutsig_0_8z ? celloutsig_0_31z[4] : _00_;
  assign celloutsig_0_16z = celloutsig_0_6z ? celloutsig_0_8z : celloutsig_0_0z;
  assign celloutsig_0_0z = ~(in_data[94] & in_data[16]);
  assign celloutsig_0_37z = ~(celloutsig_0_29z & celloutsig_0_22z[10]);
  assign celloutsig_0_52z = ~(celloutsig_0_38z & celloutsig_0_27z);
  assign celloutsig_0_68z = ~(celloutsig_0_46z & _03_);
  assign celloutsig_1_18z = ~(celloutsig_1_7z & celloutsig_1_11z);
  assign celloutsig_0_13z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_19z = ~(celloutsig_0_14z[19] & celloutsig_0_15z[0]);
  assign celloutsig_0_23z = ~(celloutsig_0_0z & celloutsig_0_5z[0]);
  assign celloutsig_0_38z = ~(_04_ | celloutsig_0_30z);
  assign celloutsig_0_8z = ~((celloutsig_0_6z | celloutsig_0_2z[8]) & (celloutsig_0_4z | celloutsig_0_6z));
  assign celloutsig_1_7z = ~((celloutsig_1_1z | celloutsig_1_0z) & (in_data[96] | celloutsig_1_4z[2]));
  assign celloutsig_1_11z = ~((celloutsig_1_8z | celloutsig_1_2z) & (celloutsig_1_6z[5] | celloutsig_1_1z));
  assign celloutsig_0_61z = celloutsig_0_16z | ~(celloutsig_0_29z);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(in_data[158]);
  assign celloutsig_0_93z = celloutsig_0_70z[11] | celloutsig_0_27z;
  assign celloutsig_0_30z = celloutsig_0_19z | celloutsig_0_22z[11];
  reg [4:0] _27_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _27_ <= 5'h00;
    else _27_ <= in_data[47:43];
  assign { _05_[4:3], _01_, _00_, _05_[0] } = _27_;
  reg [7:0] _28_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _28_ <= 8'h00;
    else _28_ <= celloutsig_0_84z[8:1];
  assign out_data[7:0] = _28_;
  reg [4:0] _29_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _29_ <= 5'h00;
    else _29_ <= { _05_[4:3], _01_, _00_, _05_[0] };
  assign { _06_[4], _04_, _06_[2:0] } = _29_;
  reg [14:0] _30_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _30_ <= 15'h0000;
    else _30_ <= { celloutsig_0_0z, celloutsig_0_2z };
  assign { _07_[14:12], _02_, _07_[10:5], _03_, _07_[3:0] } = _30_;
  assign celloutsig_1_12z = in_data[118:114] & { celloutsig_1_6z[4:3], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_2z[13:5] === { celloutsig_0_1z[7:0], celloutsig_0_0z };
  assign celloutsig_0_46z = { celloutsig_0_11z[1], celloutsig_0_11z, celloutsig_0_45z } === { _07_[13:12], _02_, _07_[10:5], _03_, _07_[3] };
  assign celloutsig_0_29z = { celloutsig_0_15z[6], _05_[4:3], _01_, _00_, _05_[0] } || { celloutsig_0_18z[6:3], celloutsig_0_19z, celloutsig_0_6z };
  assign celloutsig_0_26z = _07_[9:5] % { 1'h1, celloutsig_0_1z[7:4] };
  assign celloutsig_0_70z = { celloutsig_0_26z, celloutsig_0_68z, celloutsig_0_4z, celloutsig_0_5z } * { celloutsig_0_67z[12:10], celloutsig_0_26z, celloutsig_0_40z };
  assign celloutsig_1_5z = in_data[140:138] * { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_4z[9:0] * celloutsig_1_4z[11:2];
  assign celloutsig_0_15z = { celloutsig_0_1z[8:5], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_8z } * { celloutsig_0_10z[10:5], celloutsig_0_6z };
  assign celloutsig_1_8z = { celloutsig_1_4z[4], celloutsig_1_5z } != in_data[168:165];
  assign celloutsig_0_43z = - { celloutsig_0_39z[23:21], celloutsig_0_27z };
  assign celloutsig_0_40z = - celloutsig_0_10z[8:5];
  assign celloutsig_0_10z = - { celloutsig_0_5z[4:1], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_18z = - { celloutsig_0_12z[8], _05_[4:3], _01_, _00_, _05_[0], celloutsig_0_0z };
  assign celloutsig_0_22z = - { celloutsig_0_3z[4:0], celloutsig_0_3z };
  assign celloutsig_0_45z = ~ { celloutsig_0_41z[9:8], celloutsig_0_34z, celloutsig_0_41z[6:3] };
  assign celloutsig_0_64z = ~ { celloutsig_0_43z[0], celloutsig_0_30z, celloutsig_0_35z, celloutsig_0_63z[3:1], celloutsig_0_27z, celloutsig_0_45z };
  assign celloutsig_0_84z = ~ { celloutsig_0_64z[10:7], celloutsig_0_32z };
  assign celloutsig_1_4z = ~ { in_data[123:109], celloutsig_1_2z };
  assign celloutsig_0_47z = celloutsig_0_29z & celloutsig_0_39z[12];
  assign celloutsig_0_6z = celloutsig_0_5z[1] & celloutsig_0_4z;
  assign celloutsig_1_0z = in_data[149] & in_data[98];
  assign celloutsig_1_2z = in_data[129] & celloutsig_1_1z;
  assign celloutsig_1_19z = celloutsig_1_12z[2] & celloutsig_1_8z;
  assign celloutsig_0_27z = celloutsig_0_10z[14] & celloutsig_0_1z[5];
  assign celloutsig_0_2z = { celloutsig_0_1z[5:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } >> in_data[37:24];
  assign celloutsig_0_65z = { celloutsig_0_34z, celloutsig_0_47z, 1'h1 } <<< { celloutsig_0_15z[1:0], celloutsig_0_61z };
  assign celloutsig_0_24z = { _07_[9:5], _03_, _07_[3], celloutsig_0_16z } <<< celloutsig_0_20z;
  assign celloutsig_0_3z = in_data[65:59] ~^ { in_data[8:3], celloutsig_0_0z };
  assign celloutsig_0_32z = { celloutsig_0_3z[5:1], celloutsig_0_27z } ~^ { celloutsig_0_18z[5:2], celloutsig_0_27z, celloutsig_0_30z };
  assign celloutsig_0_33z = celloutsig_0_12z ~^ celloutsig_0_10z[15:6];
  assign celloutsig_0_35z = celloutsig_0_10z[11:3] ~^ { celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_39z = { celloutsig_0_10z[13:12], celloutsig_0_8z, celloutsig_0_31z[5:2], celloutsig_0_10z[8], celloutsig_0_31z[0], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_37z, celloutsig_0_24z } ~^ { celloutsig_0_15z[2:1], celloutsig_0_35z, celloutsig_0_0z, celloutsig_0_33z, _06_[4], _04_, _06_[2:0], celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_5z = celloutsig_0_1z[5:1] ~^ in_data[12:8];
  assign celloutsig_0_67z = { celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_26z, celloutsig_0_40z, celloutsig_0_65z, celloutsig_0_35z } ~^ { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_53z };
  assign celloutsig_0_11z = { _06_[1], celloutsig_0_0z, celloutsig_0_0z } ~^ celloutsig_0_5z[3:1];
  assign celloutsig_0_1z = in_data[75:67] ~^ in_data[10:2];
  assign celloutsig_0_12z = in_data[43:34] ~^ { in_data[19:11], celloutsig_0_4z };
  assign celloutsig_0_14z = in_data[81:51] ~^ { _06_[4], _04_, _06_[2:1], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z, _05_[4:3], _01_, _00_, _05_[0], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_10z[3], celloutsig_0_18z } ~^ { celloutsig_0_12z[6:4], celloutsig_0_5z };
  assign { celloutsig_0_31z[5:2], celloutsig_0_31z[0] } = { celloutsig_0_10z[12:9], celloutsig_0_4z } ~^ { celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_13z };
  assign { celloutsig_0_41z[6:0], celloutsig_0_41z[11:8] } = { celloutsig_0_15z, celloutsig_0_1z[5:2] } ~^ { _05_[4:3], _01_, _00_, _05_[0], celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_14z[9:6] };
  assign celloutsig_0_63z[3:1] = celloutsig_0_5z[4:2] ~^ { celloutsig_0_26z[1:0], celloutsig_0_52z };
  assign _05_[2:1] = { _01_, _00_ };
  assign _06_[3] = _04_;
  assign { _07_[11], _07_[4] } = { _02_, _03_ };
  assign celloutsig_0_31z[1] = celloutsig_0_10z[8];
  assign celloutsig_0_41z[7] = celloutsig_0_34z;
  assign celloutsig_0_63z[0] = celloutsig_0_27z;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z };
endmodule
