# UART Transmitter

## 📝 Description
A simple UART transmitter module in Verilog that transmits 8-bit serial data with start and stop bits.

## 🧠 Learning Outcomes
- Serial communication protocols
- Shift register logic
- FSM design for transmission

## 🔧 Files
- `uart_tx.v` – UART Transmitter RTL
- `uart_tx_tb.v` – Testbench

## 🛠️ Tools Used
- ModelSim / QuestaSim
- Icarus Verilog / GTKWave
- EDA Playground

## 📗 How to Run
1. Compile `uart_tx.v` and `uart_tx_tb.v`
2. Simulate and observe `tx` output waveform

---

*Feel free to use or contribute!*
