

================================================================
== Vivado HLS Report for 'conv_1d_cl_array_array_ap_fixed_16u_config2_s'
================================================================
* Date:           Tue Jan 10 13:48:27 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 3.644 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |      600|    11400| 2.186 us | 41.542 us |  600|  11400|   none  |
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputWidth  |      599|    11399|  3 ~ 57  |          -|          -|   200|    no    |
        | + ReuseLoop      |       52|       52|         6|          1|          1|    48|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 11 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 5 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3621, i32 0, i32 0, [1 x i8]* @p_str3622, [1 x i8]* @p_str3623, [1 x i8]* @p_str3624, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3625, [1 x i8]* @p_str3626)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3614, i32 0, i32 0, [1 x i8]* @p_str3615, [1 x i8]* @p_str3616, [1 x i8]* @p_str3617, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3618, [1 x i8]* @p_str3619)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3607, i32 0, i32 0, [1 x i8]* @p_str3608, [1 x i8]* @p_str3609, [1 x i8]* @p_str3610, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3611, [1 x i8]* @p_str3612)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3600, i32 0, i32 0, [1 x i8]* @p_str3601, [1 x i8]* @p_str3602, [1 x i8]* @p_str3603, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3604, [1 x i8]* @p_str3605)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3593, i32 0, i32 0, [1 x i8]* @p_str3594, [1 x i8]* @p_str3595, [1 x i8]* @p_str3596, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3597, [1 x i8]* @p_str3598)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3586, i32 0, i32 0, [1 x i8]* @p_str3587, [1 x i8]* @p_str3588, [1 x i8]* @p_str3589, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3590, [1 x i8]* @p_str3591)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3579, i32 0, i32 0, [1 x i8]* @p_str3580, [1 x i8]* @p_str3581, [1 x i8]* @p_str3582, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3583, [1 x i8]* @p_str3584)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3572, i32 0, i32 0, [1 x i8]* @p_str3573, [1 x i8]* @p_str3574, [1 x i8]* @p_str3575, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3576, [1 x i8]* @p_str3577)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3565, i32 0, i32 0, [1 x i8]* @p_str3566, [1 x i8]* @p_str3567, [1 x i8]* @p_str3568, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3569, [1 x i8]* @p_str3570)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3558, i32 0, i32 0, [1 x i8]* @p_str3559, [1 x i8]* @p_str3560, [1 x i8]* @p_str3561, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3562, [1 x i8]* @p_str3563)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3551, i32 0, i32 0, [1 x i8]* @p_str3552, [1 x i8]* @p_str3553, [1 x i8]* @p_str3554, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3555, [1 x i8]* @p_str3556)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3544, i32 0, i32 0, [1 x i8]* @p_str3545, [1 x i8]* @p_str3546, [1 x i8]* @p_str3547, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3548, [1 x i8]* @p_str3549)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3537, i32 0, i32 0, [1 x i8]* @p_str3538, [1 x i8]* @p_str3539, [1 x i8]* @p_str3540, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3541, [1 x i8]* @p_str3542)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3530, i32 0, i32 0, [1 x i8]* @p_str3531, [1 x i8]* @p_str3532, [1 x i8]* @p_str3533, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3534, [1 x i8]* @p_str3535)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3523, i32 0, i32 0, [1 x i8]* @p_str3524, [1 x i8]* @p_str3525, [1 x i8]* @p_str3526, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3527, [1 x i8]* @p_str3528)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3516, i32 0, i32 0, [1 x i8]* @p_str3517, [1 x i8]* @p_str3518, [1 x i8]* @p_str3519, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3520, [1 x i8]* @p_str3521)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_window_0_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv1d_stream.h:34->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 29 'alloca' 'data_window_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2934, [1 x i8]* @p_str2934, i32 99, i32 99, i16* %data_window_0_V_V, i16* %data_window_0_V_V)"   --->   Operation 30 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2935, i32 0, i32 0, [1 x i8]* @p_str2936, [1 x i8]* @p_str2937, [1 x i8]* @p_str2938, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2939, [1 x i8]* @p_str2940)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_window_1_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv1d_stream.h:34->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 32 'alloca' 'data_window_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_846 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2941, [1 x i8]* @p_str2941, i32 99, i32 99, i16* %data_window_1_V_V, i16* %data_window_1_V_V)"   --->   Operation 33 'specchannel' 'empty_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2942, i32 0, i32 0, [1 x i8]* @p_str2943, [1 x i8]* @p_str2944, [1 x i8]* @p_str2945, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2946, [1 x i8]* @p_str2947)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_window_2_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv1d_stream.h:34->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 35 'alloca' 'data_window_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_847 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2948, [1 x i8]* @p_str2948, i32 99, i32 99, i16* %data_window_2_V_V, i16* %data_window_2_V_V)"   --->   Operation 36 'specchannel' 'empty_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2949, i32 0, i32 0, [1 x i8]* @p_str2950, [1 x i8]* @p_str2951, [1 x i8]* @p_str2952, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2953, [1 x i8]* @p_str2954)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_848 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)"   --->   Operation 38 'speclooptripcount' 'empty_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.85ns)   --->   "br label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.85>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%wp_idx51 = phi i8 [ 0, %.preheader.preheader ], [ %i_iw, %ReadInputWidth_end ]"   --->   Operation 40 'phi' 'wp_idx51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%trunc_ln49 = trunc i8 %wp_idx51 to i1" [firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 41 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.86ns)   --->   "%icmp_ln20 = icmp eq i8 %wp_idx51, 0" [firmware/nnet_utils/nnet_conv_stream.h:20->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 42 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.86ns)   --->   "%icmp_ln26 = icmp ugt i8 %wp_idx51, -58" [firmware/nnet_utils/nnet_conv_stream.h:26->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 43 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.35ns)   --->   "%r = sub i8 -57, %wp_idx51" [firmware/nnet_utils/nnet_conv_stream.h:30->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 44 'sub' 'r' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_454 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %r, i32 1, i32 7)" [firmware/nnet_utils/nnet_conv_stream.h:31->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 45 'partselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.86ns)   --->   "%icmp_ln31 = icmp eq i7 %tmp_454, 0" [firmware/nnet_utils/nnet_conv_stream.h:31->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 46 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i8 %r to i3" [firmware/nnet_utils/nnet_conv_stream.h:32->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 47 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%select_ln35 = select i1 %trunc_ln49, i3 1, i3 2" [firmware/nnet_utils/nnet_conv_stream.h:35->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 48 'select' 'select_ln35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%or_ln26 = or i1 %icmp_ln20, %icmp_ln26" [firmware/nnet_utils/nnet_conv_stream.h:26->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 49 'or' 'or_ln26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%xor_ln26 = xor i1 %or_ln26, true" [firmware/nnet_utils/nnet_conv_stream.h:26->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 50 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%and_ln31 = and i1 %icmp_ln31, %xor_ln26" [firmware/nnet_utils/nnet_conv_stream.h:31->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 51 'and' 'and_ln31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.93ns)   --->   "%sub_ln31 = sub i3 -3, %trunc_ln32" [firmware/nnet_utils/nnet_conv_stream.h:31->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 52 'sub' 'sub_ln31' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.51ns) (out node of the LUT)   --->   "%select_ln31 = select i1 %and_ln31, i3 %sub_ln31, i3 %select_ln35" [firmware/nnet_utils/nnet_conv_stream.h:31->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 53 'select' 'select_ln31' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str47) nounwind" [firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 54 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str47)" [firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln26)   --->   "%xor_ln20 = xor i1 %icmp_ln20, true" [firmware/nnet_utils/nnet_conv_stream.h:20->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 56 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln26 = and i1 %icmp_ln26, %xor_ln20" [firmware/nnet_utils/nnet_conv_stream.h:26->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 57 'and' 'and_ln26' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%select_ln321 = select i1 %and_ln26, i3 -3, i3 0" [firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 58 'select' 'select_ln321' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%or_ln321 = or i1 %and_ln26, %icmp_ln20" [firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 59 'or' 'or_ln321' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%select_ln321_1 = select i1 %or_ln321, i3 %select_ln321, i3 %select_ln31" [firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 60 'select' 'select_ln321_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.16ns) (out node of the LUT)   --->   "%p_Val2_s = call i3 @_ssdm_op_Mux.ap_auto.8i3.i3(i3 1, i3 2, i3 -3, i3 2, i3 -4, i3 0, i3 0, i3 0, i3 %select_ln321_1)" [firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 61 'mux' 'p_Val2_s' <Predicate = true> <Delay = 1.16> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i3 %p_Val2_s to i1" [firmware/nnet_utils/nnet_conv1d_stream.h:13->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 62 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_0_V_5 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_V_data_V)" [firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 63 'read' 'tmp_data_0_V_5' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str34) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:133->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.35ns)   --->   "%i_iw = add i8 1, %wp_idx51" [firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 65 'add' 'i_iw' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %trunc_ln13, label %0, label %._crit_edge.i.i.0" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_0_V_V, i16 %tmp_data_0_V_5)" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 67 'write' <Predicate = (trunc_ln13)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i.0" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 68 'br' <Predicate = (trunc_ln13)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_455 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %p_Val2_s, i32 1)" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 69 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %tmp_455, label %1, label %._crit_edge.i.i.1" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_1_V_V, i16 %tmp_data_0_V_5)" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 71 'write' <Predicate = (tmp_455)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i.1" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 72 'br' <Predicate = (tmp_455)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %p_Val2_s, i32 2)" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 73 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_456, label %2, label %._crit_edge.i.i.2" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_2_V_V, i16 %tmp_data_0_V_5)" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 75 'write' <Predicate = (tmp_456)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i.2" [firmware/nnet_utils/nnet_conv_stream.h:139->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 76 'br' <Predicate = (tmp_456)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %p_Val2_s, i32 2)" [firmware/nnet_utils/nnet_conv_stream.h:142->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 77 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %p_Result_s, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin", label %ReadInputWidth_end" [firmware/nnet_utils/nnet_conv_stream.h:142->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 79 [1/1] (1.45ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_0_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 79 'read' 'tmp_V' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 80 [1/1] (1.45ns)   --->   "%tmp_V_1024 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_1_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 80 'read' 'tmp_V_1024' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 81 [1/1] (1.45ns)   --->   "%tmp_V_1025 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_2_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 81 'read' 'tmp_V_1025' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%rbegin3_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC_2) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 82 'specregionbegin' 'rbegin3_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.85ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.85>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%w_index50 = phi i6 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %w_index, %ReuseLoop_end ]"   --->   Operation 84 'phi' 'w_index50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%in_index_0_i_i_i_i_i49 = phi i32 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %select_ln168, %ReuseLoop_end ]" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 85 'phi' 'in_index_0_i_i_i_i_i49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i6 %w_index50 to i64" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 86 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%outidx_addr = getelementptr [48 x i4]* @outidx, i64 0, i64 %zext_ln155" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 87 'getelementptr' 'outidx_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (2.26ns)   --->   "%out_index = load i4* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 88 'load' 'out_index' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 48> <ROM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [48 x i10]* @w2_V, i64 0, i64 %zext_ln155" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 89 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [2/2] (2.26ns)   --->   "%w2_V_load = load i10* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 90 'load' 'w2_V_load' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 48> <ROM>
ST_5 : Operation 91 [1/1] (1.18ns)   --->   "%w_index = add i6 1, %w_index50" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 91 'add' 'w_index' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (1.51ns)   --->   "%in_index = add nsw i32 %in_index_0_i_i_i_i_i49, 1" [firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 92 'add' 'in_index' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.26ns)   --->   "%icmp_ln168 = icmp sgt i32 %in_index, 2" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 93 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.86ns)   --->   "%icmp_ln151 = icmp eq i6 %w_index50, -17" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 94 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln151, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end", label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 96 [1/2] (2.26ns)   --->   "%out_index = load i4* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 96 'load' 'out_index' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 48> <ROM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i32 %in_index_0_i_i_i_i_i49 to i2" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 97 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.86ns)   --->   "%tmp_385 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %tmp_V, i16 %tmp_V_1024, i16 %tmp_V_1025, i2 %trunc_ln160)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 98 'mux' 'tmp_385' <Predicate = true> <Delay = 0.86> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/2] (2.26ns)   --->   "%w2_V_load = load i10* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 99 'load' 'w2_V_load' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 48> <ROM>
ST_6 : Operation 100 [1/1] (0.87ns)   --->   "%select_ln168 = select i1 %icmp_ln168, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 100 'select' 'select_ln168' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.94>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %tmp_385 to i26" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 101 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %w2_V_load to i26" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 102 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [3/3] (2.94ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 103 'mul' 'r_V' <Predicate = true> <Delay = 2.94> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.94>
ST_8 : Operation 104 [2/3] (2.94ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 104 'mul' 'r_V' <Predicate = true> <Delay = 2.94> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 105 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 105 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.21>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_data_0_V_1148 = phi i16 [ 13, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_0_V, %ReuseLoop_end ]"   --->   Operation 106 'phi' 'tmp_data_0_V_1148' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_data_1_V_846 = phi i16 [ -74, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_1_V, %ReuseLoop_end ]"   --->   Operation 107 'phi' 'tmp_data_1_V_846' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_data_2_V_844 = phi i16 [ 121, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_2_V, %ReuseLoop_end ]"   --->   Operation 108 'phi' 'tmp_data_2_V_844' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_data_3_V_842 = phi i16 [ 88, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_3_V, %ReuseLoop_end ]"   --->   Operation 109 'phi' 'tmp_data_3_V_842' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_data_4_V_840 = phi i16 [ 116, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_4_V, %ReuseLoop_end ]"   --->   Operation 110 'phi' 'tmp_data_4_V_840' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_data_5_V_838 = phi i16 [ -75, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_5_V, %ReuseLoop_end ]"   --->   Operation 111 'phi' 'tmp_data_5_V_838' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_data_6_V_836 = phi i16 [ 127, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_6_V, %ReuseLoop_end ]"   --->   Operation 112 'phi' 'tmp_data_6_V_836' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_data_7_V_834 = phi i16 [ -46, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_7_V, %ReuseLoop_end ]"   --->   Operation 113 'phi' 'tmp_data_7_V_834' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_data_8_V_832 = phi i16 [ 128, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_8_V, %ReuseLoop_end ]"   --->   Operation 114 'phi' 'tmp_data_8_V_832' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_data_9_V_830 = phi i16 [ 147, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_9_V, %ReuseLoop_end ]"   --->   Operation 115 'phi' 'tmp_data_9_V_830' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_data_10_V_828 = phi i16 [ 135, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_10_V, %ReuseLoop_end ]"   --->   Operation 116 'phi' 'tmp_data_10_V_828' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_data_11_V_826 = phi i16 [ -62, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_11_V, %ReuseLoop_end ]"   --->   Operation 117 'phi' 'tmp_data_11_V_826' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_data_12_V_824 = phi i16 [ -166, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_12_V, %ReuseLoop_end ]"   --->   Operation 118 'phi' 'tmp_data_12_V_824' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_data_13_V_822 = phi i16 [ -57, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_13_V, %ReuseLoop_end ]"   --->   Operation 119 'phi' 'tmp_data_13_V_822' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_data_14_V_820 = phi i16 [ -47, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_14_V, %ReuseLoop_end ]"   --->   Operation 120 'phi' 'tmp_data_14_V_820' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_data_15_V_818 = phi i16 [ 102, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_data_15_V, %ReuseLoop_end ]"   --->   Operation 121 'phi' 'tmp_data_15_V_818' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str33) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 122 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str33)" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 123 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 124 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 125 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (1.04ns)   --->   "%tmp_386 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 %tmp_data_0_V_1148, i16 %tmp_data_1_V_846, i16 %tmp_data_2_V_844, i16 %tmp_data_3_V_842, i16 %tmp_data_4_V_840, i16 %tmp_data_5_V_838, i16 %tmp_data_6_V_836, i16 %tmp_data_7_V_834, i16 %tmp_data_8_V_832, i16 %tmp_data_9_V_830, i16 %tmp_data_10_V_828, i16 %tmp_data_11_V_826, i16 %tmp_data_12_V_824, i16 %tmp_data_13_V_822, i16 %tmp_data_14_V_820, i16 %tmp_data_15_V_818, i4 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 126 'mux' 'tmp_386' <Predicate = true> <Delay = 1.04> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (1.30ns)   --->   "%acc_0_V = add i16 %tmp_386, %trunc_ln9" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 127 'add' 'acc_0_V' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.86ns)   --->   "switch i4 %out_index, label %branch15 [
    i4 0, label %ReuseLoop_end
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 128 'switch' <Predicate = true> <Delay = 0.86>
ST_10 : Operation 129 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 129 'br' <Predicate = (out_index == 14)> <Delay = 0.85>
ST_10 : Operation 130 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 130 'br' <Predicate = (out_index == 13)> <Delay = 0.85>
ST_10 : Operation 131 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 131 'br' <Predicate = (out_index == 12)> <Delay = 0.85>
ST_10 : Operation 132 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 132 'br' <Predicate = (out_index == 11)> <Delay = 0.85>
ST_10 : Operation 133 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 133 'br' <Predicate = (out_index == 10)> <Delay = 0.85>
ST_10 : Operation 134 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 134 'br' <Predicate = (out_index == 9)> <Delay = 0.85>
ST_10 : Operation 135 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 135 'br' <Predicate = (out_index == 8)> <Delay = 0.85>
ST_10 : Operation 136 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 136 'br' <Predicate = (out_index == 7)> <Delay = 0.85>
ST_10 : Operation 137 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 137 'br' <Predicate = (out_index == 6)> <Delay = 0.85>
ST_10 : Operation 138 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 138 'br' <Predicate = (out_index == 5)> <Delay = 0.85>
ST_10 : Operation 139 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 139 'br' <Predicate = (out_index == 4)> <Delay = 0.85>
ST_10 : Operation 140 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 140 'br' <Predicate = (out_index == 3)> <Delay = 0.85>
ST_10 : Operation 141 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 141 'br' <Predicate = (out_index == 2)> <Delay = 0.85>
ST_10 : Operation 142 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 142 'br' <Predicate = (out_index == 1)> <Delay = 0.85>
ST_10 : Operation 143 [1/1] (0.85ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 143 'br' <Predicate = (out_index == 15)> <Delay = 0.85>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_data_15_V = phi i16 [ %acc_0_V, %branch15 ], [ %tmp_data_15_V_818, %branch14 ], [ %tmp_data_15_V_818, %branch13 ], [ %tmp_data_15_V_818, %branch12 ], [ %tmp_data_15_V_818, %branch11 ], [ %tmp_data_15_V_818, %branch10 ], [ %tmp_data_15_V_818, %branch9 ], [ %tmp_data_15_V_818, %branch8 ], [ %tmp_data_15_V_818, %branch7 ], [ %tmp_data_15_V_818, %branch6 ], [ %tmp_data_15_V_818, %branch5 ], [ %tmp_data_15_V_818, %branch4 ], [ %tmp_data_15_V_818, %branch3 ], [ %tmp_data_15_V_818, %branch2 ], [ %tmp_data_15_V_818, %branch1 ], [ %tmp_data_15_V_818, %ReuseLoop_begin ]"   --->   Operation 144 'phi' 'tmp_data_15_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_data_14_V = phi i16 [ %tmp_data_14_V_820, %branch15 ], [ %acc_0_V, %branch14 ], [ %tmp_data_14_V_820, %branch13 ], [ %tmp_data_14_V_820, %branch12 ], [ %tmp_data_14_V_820, %branch11 ], [ %tmp_data_14_V_820, %branch10 ], [ %tmp_data_14_V_820, %branch9 ], [ %tmp_data_14_V_820, %branch8 ], [ %tmp_data_14_V_820, %branch7 ], [ %tmp_data_14_V_820, %branch6 ], [ %tmp_data_14_V_820, %branch5 ], [ %tmp_data_14_V_820, %branch4 ], [ %tmp_data_14_V_820, %branch3 ], [ %tmp_data_14_V_820, %branch2 ], [ %tmp_data_14_V_820, %branch1 ], [ %tmp_data_14_V_820, %ReuseLoop_begin ]"   --->   Operation 145 'phi' 'tmp_data_14_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_data_13_V = phi i16 [ %tmp_data_13_V_822, %branch15 ], [ %tmp_data_13_V_822, %branch14 ], [ %acc_0_V, %branch13 ], [ %tmp_data_13_V_822, %branch12 ], [ %tmp_data_13_V_822, %branch11 ], [ %tmp_data_13_V_822, %branch10 ], [ %tmp_data_13_V_822, %branch9 ], [ %tmp_data_13_V_822, %branch8 ], [ %tmp_data_13_V_822, %branch7 ], [ %tmp_data_13_V_822, %branch6 ], [ %tmp_data_13_V_822, %branch5 ], [ %tmp_data_13_V_822, %branch4 ], [ %tmp_data_13_V_822, %branch3 ], [ %tmp_data_13_V_822, %branch2 ], [ %tmp_data_13_V_822, %branch1 ], [ %tmp_data_13_V_822, %ReuseLoop_begin ]"   --->   Operation 146 'phi' 'tmp_data_13_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_data_12_V = phi i16 [ %tmp_data_12_V_824, %branch15 ], [ %tmp_data_12_V_824, %branch14 ], [ %tmp_data_12_V_824, %branch13 ], [ %acc_0_V, %branch12 ], [ %tmp_data_12_V_824, %branch11 ], [ %tmp_data_12_V_824, %branch10 ], [ %tmp_data_12_V_824, %branch9 ], [ %tmp_data_12_V_824, %branch8 ], [ %tmp_data_12_V_824, %branch7 ], [ %tmp_data_12_V_824, %branch6 ], [ %tmp_data_12_V_824, %branch5 ], [ %tmp_data_12_V_824, %branch4 ], [ %tmp_data_12_V_824, %branch3 ], [ %tmp_data_12_V_824, %branch2 ], [ %tmp_data_12_V_824, %branch1 ], [ %tmp_data_12_V_824, %ReuseLoop_begin ]"   --->   Operation 147 'phi' 'tmp_data_12_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_data_11_V = phi i16 [ %tmp_data_11_V_826, %branch15 ], [ %tmp_data_11_V_826, %branch14 ], [ %tmp_data_11_V_826, %branch13 ], [ %tmp_data_11_V_826, %branch12 ], [ %acc_0_V, %branch11 ], [ %tmp_data_11_V_826, %branch10 ], [ %tmp_data_11_V_826, %branch9 ], [ %tmp_data_11_V_826, %branch8 ], [ %tmp_data_11_V_826, %branch7 ], [ %tmp_data_11_V_826, %branch6 ], [ %tmp_data_11_V_826, %branch5 ], [ %tmp_data_11_V_826, %branch4 ], [ %tmp_data_11_V_826, %branch3 ], [ %tmp_data_11_V_826, %branch2 ], [ %tmp_data_11_V_826, %branch1 ], [ %tmp_data_11_V_826, %ReuseLoop_begin ]"   --->   Operation 148 'phi' 'tmp_data_11_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_data_10_V = phi i16 [ %tmp_data_10_V_828, %branch15 ], [ %tmp_data_10_V_828, %branch14 ], [ %tmp_data_10_V_828, %branch13 ], [ %tmp_data_10_V_828, %branch12 ], [ %tmp_data_10_V_828, %branch11 ], [ %acc_0_V, %branch10 ], [ %tmp_data_10_V_828, %branch9 ], [ %tmp_data_10_V_828, %branch8 ], [ %tmp_data_10_V_828, %branch7 ], [ %tmp_data_10_V_828, %branch6 ], [ %tmp_data_10_V_828, %branch5 ], [ %tmp_data_10_V_828, %branch4 ], [ %tmp_data_10_V_828, %branch3 ], [ %tmp_data_10_V_828, %branch2 ], [ %tmp_data_10_V_828, %branch1 ], [ %tmp_data_10_V_828, %ReuseLoop_begin ]"   --->   Operation 149 'phi' 'tmp_data_10_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_data_9_V = phi i16 [ %tmp_data_9_V_830, %branch15 ], [ %tmp_data_9_V_830, %branch14 ], [ %tmp_data_9_V_830, %branch13 ], [ %tmp_data_9_V_830, %branch12 ], [ %tmp_data_9_V_830, %branch11 ], [ %tmp_data_9_V_830, %branch10 ], [ %acc_0_V, %branch9 ], [ %tmp_data_9_V_830, %branch8 ], [ %tmp_data_9_V_830, %branch7 ], [ %tmp_data_9_V_830, %branch6 ], [ %tmp_data_9_V_830, %branch5 ], [ %tmp_data_9_V_830, %branch4 ], [ %tmp_data_9_V_830, %branch3 ], [ %tmp_data_9_V_830, %branch2 ], [ %tmp_data_9_V_830, %branch1 ], [ %tmp_data_9_V_830, %ReuseLoop_begin ]"   --->   Operation 150 'phi' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_data_8_V = phi i16 [ %tmp_data_8_V_832, %branch15 ], [ %tmp_data_8_V_832, %branch14 ], [ %tmp_data_8_V_832, %branch13 ], [ %tmp_data_8_V_832, %branch12 ], [ %tmp_data_8_V_832, %branch11 ], [ %tmp_data_8_V_832, %branch10 ], [ %tmp_data_8_V_832, %branch9 ], [ %acc_0_V, %branch8 ], [ %tmp_data_8_V_832, %branch7 ], [ %tmp_data_8_V_832, %branch6 ], [ %tmp_data_8_V_832, %branch5 ], [ %tmp_data_8_V_832, %branch4 ], [ %tmp_data_8_V_832, %branch3 ], [ %tmp_data_8_V_832, %branch2 ], [ %tmp_data_8_V_832, %branch1 ], [ %tmp_data_8_V_832, %ReuseLoop_begin ]"   --->   Operation 151 'phi' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_data_7_V = phi i16 [ %tmp_data_7_V_834, %branch15 ], [ %tmp_data_7_V_834, %branch14 ], [ %tmp_data_7_V_834, %branch13 ], [ %tmp_data_7_V_834, %branch12 ], [ %tmp_data_7_V_834, %branch11 ], [ %tmp_data_7_V_834, %branch10 ], [ %tmp_data_7_V_834, %branch9 ], [ %tmp_data_7_V_834, %branch8 ], [ %acc_0_V, %branch7 ], [ %tmp_data_7_V_834, %branch6 ], [ %tmp_data_7_V_834, %branch5 ], [ %tmp_data_7_V_834, %branch4 ], [ %tmp_data_7_V_834, %branch3 ], [ %tmp_data_7_V_834, %branch2 ], [ %tmp_data_7_V_834, %branch1 ], [ %tmp_data_7_V_834, %ReuseLoop_begin ]"   --->   Operation 152 'phi' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_data_6_V = phi i16 [ %tmp_data_6_V_836, %branch15 ], [ %tmp_data_6_V_836, %branch14 ], [ %tmp_data_6_V_836, %branch13 ], [ %tmp_data_6_V_836, %branch12 ], [ %tmp_data_6_V_836, %branch11 ], [ %tmp_data_6_V_836, %branch10 ], [ %tmp_data_6_V_836, %branch9 ], [ %tmp_data_6_V_836, %branch8 ], [ %tmp_data_6_V_836, %branch7 ], [ %acc_0_V, %branch6 ], [ %tmp_data_6_V_836, %branch5 ], [ %tmp_data_6_V_836, %branch4 ], [ %tmp_data_6_V_836, %branch3 ], [ %tmp_data_6_V_836, %branch2 ], [ %tmp_data_6_V_836, %branch1 ], [ %tmp_data_6_V_836, %ReuseLoop_begin ]"   --->   Operation 153 'phi' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_data_5_V = phi i16 [ %tmp_data_5_V_838, %branch15 ], [ %tmp_data_5_V_838, %branch14 ], [ %tmp_data_5_V_838, %branch13 ], [ %tmp_data_5_V_838, %branch12 ], [ %tmp_data_5_V_838, %branch11 ], [ %tmp_data_5_V_838, %branch10 ], [ %tmp_data_5_V_838, %branch9 ], [ %tmp_data_5_V_838, %branch8 ], [ %tmp_data_5_V_838, %branch7 ], [ %tmp_data_5_V_838, %branch6 ], [ %acc_0_V, %branch5 ], [ %tmp_data_5_V_838, %branch4 ], [ %tmp_data_5_V_838, %branch3 ], [ %tmp_data_5_V_838, %branch2 ], [ %tmp_data_5_V_838, %branch1 ], [ %tmp_data_5_V_838, %ReuseLoop_begin ]"   --->   Operation 154 'phi' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_data_4_V = phi i16 [ %tmp_data_4_V_840, %branch15 ], [ %tmp_data_4_V_840, %branch14 ], [ %tmp_data_4_V_840, %branch13 ], [ %tmp_data_4_V_840, %branch12 ], [ %tmp_data_4_V_840, %branch11 ], [ %tmp_data_4_V_840, %branch10 ], [ %tmp_data_4_V_840, %branch9 ], [ %tmp_data_4_V_840, %branch8 ], [ %tmp_data_4_V_840, %branch7 ], [ %tmp_data_4_V_840, %branch6 ], [ %tmp_data_4_V_840, %branch5 ], [ %acc_0_V, %branch4 ], [ %tmp_data_4_V_840, %branch3 ], [ %tmp_data_4_V_840, %branch2 ], [ %tmp_data_4_V_840, %branch1 ], [ %tmp_data_4_V_840, %ReuseLoop_begin ]"   --->   Operation 155 'phi' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_data_3_V = phi i16 [ %tmp_data_3_V_842, %branch15 ], [ %tmp_data_3_V_842, %branch14 ], [ %tmp_data_3_V_842, %branch13 ], [ %tmp_data_3_V_842, %branch12 ], [ %tmp_data_3_V_842, %branch11 ], [ %tmp_data_3_V_842, %branch10 ], [ %tmp_data_3_V_842, %branch9 ], [ %tmp_data_3_V_842, %branch8 ], [ %tmp_data_3_V_842, %branch7 ], [ %tmp_data_3_V_842, %branch6 ], [ %tmp_data_3_V_842, %branch5 ], [ %tmp_data_3_V_842, %branch4 ], [ %acc_0_V, %branch3 ], [ %tmp_data_3_V_842, %branch2 ], [ %tmp_data_3_V_842, %branch1 ], [ %tmp_data_3_V_842, %ReuseLoop_begin ]"   --->   Operation 156 'phi' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_data_2_V = phi i16 [ %tmp_data_2_V_844, %branch15 ], [ %tmp_data_2_V_844, %branch14 ], [ %tmp_data_2_V_844, %branch13 ], [ %tmp_data_2_V_844, %branch12 ], [ %tmp_data_2_V_844, %branch11 ], [ %tmp_data_2_V_844, %branch10 ], [ %tmp_data_2_V_844, %branch9 ], [ %tmp_data_2_V_844, %branch8 ], [ %tmp_data_2_V_844, %branch7 ], [ %tmp_data_2_V_844, %branch6 ], [ %tmp_data_2_V_844, %branch5 ], [ %tmp_data_2_V_844, %branch4 ], [ %tmp_data_2_V_844, %branch3 ], [ %acc_0_V, %branch2 ], [ %tmp_data_2_V_844, %branch1 ], [ %tmp_data_2_V_844, %ReuseLoop_begin ]"   --->   Operation 157 'phi' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_data_1_V = phi i16 [ %tmp_data_1_V_846, %branch15 ], [ %tmp_data_1_V_846, %branch14 ], [ %tmp_data_1_V_846, %branch13 ], [ %tmp_data_1_V_846, %branch12 ], [ %tmp_data_1_V_846, %branch11 ], [ %tmp_data_1_V_846, %branch10 ], [ %tmp_data_1_V_846, %branch9 ], [ %tmp_data_1_V_846, %branch8 ], [ %tmp_data_1_V_846, %branch7 ], [ %tmp_data_1_V_846, %branch6 ], [ %tmp_data_1_V_846, %branch5 ], [ %tmp_data_1_V_846, %branch4 ], [ %tmp_data_1_V_846, %branch3 ], [ %tmp_data_1_V_846, %branch2 ], [ %acc_0_V, %branch1 ], [ %tmp_data_1_V_846, %ReuseLoop_begin ]"   --->   Operation 158 'phi' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_data_0_V = phi i16 [ %tmp_data_0_V_1148, %branch15 ], [ %tmp_data_0_V_1148, %branch14 ], [ %tmp_data_0_V_1148, %branch13 ], [ %tmp_data_0_V_1148, %branch12 ], [ %tmp_data_0_V_1148, %branch11 ], [ %tmp_data_0_V_1148, %branch10 ], [ %tmp_data_0_V_1148, %branch9 ], [ %tmp_data_0_V_1148, %branch8 ], [ %tmp_data_0_V_1148, %branch7 ], [ %tmp_data_0_V_1148, %branch6 ], [ %tmp_data_0_V_1148, %branch5 ], [ %tmp_data_0_V_1148, %branch4 ], [ %tmp_data_0_V_1148, %branch3 ], [ %tmp_data_0_V_1148, %branch2 ], [ %tmp_data_0_V_1148, %branch1 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 159 'phi' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%empty_849 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str33, i32 %tmp_s)" [firmware/nnet_utils/nnet_dense_resource.h:172->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 160 'specregionend' 'empty_849' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%empty_850 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 161 'speclooptripcount' 'empty_850' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%rend4_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC_2, i32 %rbegin3_i_i_i) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 162 'specregionend' 'rend4_i_i_i' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V, i16 %tmp_data_10_V, i16 %tmp_data_11_V, i16 %tmp_data_12_V, i16 %tmp_data_13_V, i16 %tmp_data_14_V, i16 %tmp_data_15_V)" [firmware/nnet_utils/nnet_conv_stream.h:109->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 163 'write' <Predicate = (p_Result_s)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end" [firmware/nnet_utils/nnet_conv_stream.h:144->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 164 'br' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%empty_851 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str47, i32 %tmp)" [firmware/nnet_utils/nnet_conv1d_stream.h:56->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 165 'specregionend' 'empty_851' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.86ns)   --->   "%icmp_ln49 = icmp eq i8 %wp_idx51, -57" [firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 166 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%empty_852 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)"   --->   Operation 167 'speclooptripcount' 'empty_852' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %"conv_1d_encoded_cl<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 16u>, config2>.exit", label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv1d_stream.h:93]   --->   Operation 169 'ret' <Predicate = (icmp_ln49)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 0.85ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_iw') with incoming values : ('i_iw', firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90) [51]  (0.85 ns)

 <State 2>: 2.8ns
The critical path consists of the following:
	'phi' operation ('i_iw') with incoming values : ('i_iw', firmware/nnet_utils/nnet_conv1d_stream.h:49->firmware/nnet_utils/nnet_conv1d_stream.h:90) [51]  (0 ns)
	'sub' operation ('r', firmware/nnet_utils/nnet_conv_stream.h:30->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) [57]  (1.36 ns)
	'sub' operation ('sub_ln31', firmware/nnet_utils/nnet_conv_stream.h:31->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) [65]  (0.931 ns)
	'select' operation ('select_ln31', firmware/nnet_utils/nnet_conv_stream.h:31->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) [66]  (0.51 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'xor' operation ('xor_ln20', firmware/nnet_utils/nnet_conv_stream.h:20->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) [67]  (0 ns)
	'and' operation ('and_ln26', firmware/nnet_utils/nnet_conv_stream.h:26->firmware/nnet_utils/nnet_conv_stream.h:65->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) [68]  (0.485 ns)
	'select' operation ('select_ln321', firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) [69]  (0 ns)
	'select' operation ('select_ln321_1', firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) [71]  (0 ns)
	'mux' operation ('pixel_idx.V', firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) [72]  (1.17 ns)

 <State 4>: 1.46ns
The critical path consists of the following:
	fifo read on port 'data_window[0].V.V', firmware/nnet_utils/nnet_conv1d_stream.h:34->firmware/nnet_utils/nnet_conv1d_stream.h:90 (firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [97]  (1.46 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'phi' operation ('in_index_0_i_i_i_i_i49', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) with incoming values : ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [104]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [186]  (1.51 ns)
	'icmp' operation ('icmp_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [187]  (1.26 ns)

 <State 6>: 3.64ns
The critical path consists of the following:
	'select' operation ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [188]  (0.87 ns)
	'phi' operation ('in_index_0_i_i_i_i_i49', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) with incoming values : ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [104]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [186]  (1.51 ns)
	'icmp' operation ('icmp_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [187]  (1.26 ns)

 <State 7>: 2.94ns
The critical path consists of the following:
	'mul' operation of DSP[133] ('r.V', firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [133]  (2.94 ns)

 <State 8>: 2.94ns
The critical path consists of the following:
	'mul' operation of DSP[133] ('r.V', firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [133]  (2.94 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 3.22ns
The critical path consists of the following:
	'phi' operation ('tmp.data[0].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [105]  (0 ns)
	'mux' operation ('tmp_386', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [135]  (1.04 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [136]  (1.31 ns)
	multiplexor before 'phi' operation ('acc[0].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [185]  (0.867 ns)
	'phi' operation ('acc[0].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [185]  (0 ns)

 <State 11>: 1.46ns
The critical path consists of the following:
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_conv_stream.h:109->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [195]  (1.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
