#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 16 14:31:30 2020
# Process ID: 9908
# Current directory: C:/Users/Daniele/Downloads/RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18892 C:\Users\Daniele\Downloads\RAM\RAM.xpr
# Log file: C:/Users/Daniele/Downloads/RAM/vivado.log
# Journal file: C:/Users/Daniele/Downloads/RAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Daniele/Downloads/RAM/RAM.xpr
update_compile_order -fileset sources_1
launch_simulation
source Test_MyRAM.tcl
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
add_files -norecurse -scan_for_includes {{C:/Users/Daniele/Desktop/universit/elettronica digitale/vivado/progetto_3/progetto_3.srcs/sources_1/imports/Downloads/Registro.vhd} {C:/Users/Daniele/Desktop/universit/elettronica digitale/vivado/progetto_3/progetto_3.srcs/sources_1/new/Mul.vhd} {C:/Users/Daniele/Desktop/universit/elettronica digitale/vivado/progetto_3/progetto_3.srcs/sources_1/imports/new/RegAdder.vhd}}
import_files -norecurse {{C:/Users/Daniele/Desktop/universit/elettronica digitale/vivado/progetto_3/progetto_3.srcs/sources_1/imports/Downloads/Registro.vhd} {C:/Users/Daniele/Desktop/universit/elettronica digitale/vivado/progetto_3/progetto_3.srcs/sources_1/new/Mul.vhd} {C:/Users/Daniele/Desktop/universit/elettronica digitale/vivado/progetto_3/progetto_3.srcs/sources_1/imports/new/RegAdder.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
synth_design -rtl -name rtl_1
launch_simulation
source Test_MyRAM.tcl
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
restart
run 1000 ns
run 1000 ns
run all
close_sim
close_design
launch_simulation
source Test_MyRAM.tcl
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
launch_simulation
source Test_MyRAM.tcl
close_sim
