<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/impl/gwsynthesis/a2mega.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Feb  6 22:09:06 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>39529</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>25035</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>4</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>45.606(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>54.000(MHz)</td>
<td>58.668(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.474</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>16.753</td>
</tr>
<tr>
<td>2</td>
<td>1.474</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>16.753</td>
</tr>
<tr>
<td>3</td>
<td>1.596</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[11]_6_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>16.611</td>
</tr>
<tr>
<td>4</td>
<td>1.596</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[11]_7_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>16.611</td>
</tr>
<tr>
<td>5</td>
<td>1.789</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[11]_5_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>16.419</td>
</tr>
<tr>
<td>6</td>
<td>1.798</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[11]_0_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.419</td>
</tr>
<tr>
<td>7</td>
<td>1.798</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[11]_1_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.419</td>
</tr>
<tr>
<td>8</td>
<td>1.948</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_right/irq_flags_3_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.269</td>
</tr>
<tr>
<td>9</td>
<td>1.984</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[11]_4_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>16.224</td>
</tr>
<tr>
<td>10</td>
<td>2.046</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>16.180</td>
</tr>
<tr>
<td>11</td>
<td>2.226</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_right/timer_a_count_4_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>16.247</td>
</tr>
<tr>
<td>12</td>
<td>2.250</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[9]_0_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.966</td>
</tr>
<tr>
<td>13</td>
<td>2.250</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[9]_2_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.966</td>
</tr>
<tr>
<td>14</td>
<td>2.250</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[9]_3_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.966</td>
</tr>
<tr>
<td>15</td>
<td>2.253</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[9]_1_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.964</td>
</tr>
<tr>
<td>16</td>
<td>2.253</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[9]_4_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.964</td>
</tr>
<tr>
<td>17</td>
<td>2.292</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[8]_1_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.925</td>
</tr>
<tr>
<td>18</td>
<td>2.292</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[8]_4_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.925</td>
</tr>
<tr>
<td>19</td>
<td>2.375</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[11]_2_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.841</td>
</tr>
<tr>
<td>20</td>
<td>2.405</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[12]_5_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.811</td>
</tr>
<tr>
<td>21</td>
<td>2.405</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[12]_6_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.811</td>
</tr>
<tr>
<td>22</td>
<td>2.405</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[12]_7_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.811</td>
</tr>
<tr>
<td>23</td>
<td>2.449</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s6/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>16.006</td>
</tr>
<tr>
<td>24</td>
<td>2.482</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[8]_0_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.735</td>
</tr>
<tr>
<td>25</td>
<td>2.482</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[8]_3_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.735</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.246</td>
<td>sg/glu_mem_addr_r_7_s0/Q</td>
<td>sound_ram/bram/mem_1_mem_1_0_7_s/ADA[7]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.283</td>
</tr>
<tr>
<td>2</td>
<td>0.252</td>
<td>sg/glu_mem_addr_r_5_s0/Q</td>
<td>sound_ram/bram/mem_1_mem_1_0_5_s/ADA[5]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.285</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>esp32_ospi/proto/idle_ctr_3_s1/Q</td>
<td>esp32_ospi/proto/idle_ctr_3_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>esp32_ospi/proto/idle_ctr_10_s1/Q</td>
<td>esp32_ospi/proto/idle_ctr_10_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>esp32_ospi/proto/idle_ctr_17_s1/Q</td>
<td>esp32_ospi/proto/idle_ctr_17_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>esp32_ospi/proto/idle_ctr_21_s1/Q</td>
<td>esp32_ospi/proto/idle_ctr_21_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>esp32_ospi/proto/idle_ctr_25_s1/Q</td>
<td>esp32_ospi/proto/idle_ctr_25_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>esp32_ospi/proto/idle_ctr_26_s1/Q</td>
<td>esp32_ospi/proto/idle_ctr_26_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>esp32_ospi/proto/idle_ctr_31_s1/Q</td>
<td>esp32_ospi/proto/idle_ctr_31_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>esp32_ospi/proto/rd_buf_valid_s0/Q</td>
<td>esp32_ospi/proto/rd_buf_valid_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>esp32_ospi/proto/len_cnt_4_s0/Q</td>
<td>esp32_ospi/proto/len_cnt_4_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>esp32_ospi/proto/len_cnt_7_s0/Q</td>
<td>esp32_ospi/proto/len_cnt_7_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>hdmi/cy_0_s0/Q</td>
<td>hdmi/cy_0_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>audio_timing/acc_fs_9_s0/Q</td>
<td>audio_timing/acc_fs_9_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>audio_timing/acc_fs_10_s0/Q</td>
<td>audio_timing/acc_fs_10_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>audio_timing/acc_fs_17_s0/Q</td>
<td>audio_timing/acc_fs_17_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>apple_speaker/countdown_2_s0/Q</td>
<td>apple_speaker/countdown_2_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>apple_speaker/countdown_6_s0/Q</td>
<td>apple_speaker/countdown_6_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_4_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_4_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_11_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.501</td>
</tr>
<tr>
<td>2</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_12_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.501</td>
</tr>
<tr>
<td>3</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_13_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.501</td>
</tr>
<tr>
<td>4</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_14_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.501</td>
</tr>
<tr>
<td>5</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_15_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.501</td>
</tr>
<tr>
<td>6</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_16_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.501</td>
</tr>
<tr>
<td>7</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_17_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.501</td>
</tr>
<tr>
<td>8</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.501</td>
</tr>
<tr>
<td>9</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_1_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.501</td>
</tr>
<tr>
<td>10</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_2_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.501</td>
</tr>
<tr>
<td>11</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_3_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.501</td>
</tr>
<tr>
<td>12</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_4_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.501</td>
</tr>
<tr>
<td>13</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_5_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.501</td>
</tr>
<tr>
<td>14</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_6_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.501</td>
</tr>
<tr>
<td>15</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_7_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.501</td>
</tr>
<tr>
<td>16</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.511</td>
</tr>
<tr>
<td>17</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.511</td>
</tr>
<tr>
<td>18</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.511</td>
</tr>
<tr>
<td>19</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.511</td>
</tr>
<tr>
<td>20</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.511</td>
</tr>
<tr>
<td>21</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.511</td>
</tr>
<tr>
<td>22</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.511</td>
</tr>
<tr>
<td>23</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.511</td>
</tr>
<tr>
<td>24</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.511</td>
</tr>
<tr>
<td>25</td>
<td>10.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.511</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/fs_pulse_r_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.654</td>
</tr>
<tr>
<td>2</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_2_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.650</td>
</tr>
<tr>
<td>3</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_3_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.650</td>
</tr>
<tr>
<td>4</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_4_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.654</td>
</tr>
<tr>
<td>5</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_5_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.654</td>
</tr>
<tr>
<td>6</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_6_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.654</td>
</tr>
<tr>
<td>7</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_7_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.654</td>
</tr>
<tr>
<td>8</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_8_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.654</td>
</tr>
<tr>
<td>9</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_9_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.654</td>
</tr>
<tr>
<td>10</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_10_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.654</td>
</tr>
<tr>
<td>11</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_11_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.654</td>
</tr>
<tr>
<td>12</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_16_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.650</td>
</tr>
<tr>
<td>13</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_17_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.650</td>
</tr>
<tr>
<td>14</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_18_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.650</td>
</tr>
<tr>
<td>15</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_19_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.650</td>
</tr>
<tr>
<td>16</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_20_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.650</td>
</tr>
<tr>
<td>17</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_21_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.654</td>
</tr>
<tr>
<td>18</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_23_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.650</td>
</tr>
<tr>
<td>19</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_1_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.650</td>
</tr>
<tr>
<td>20</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_2_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.650</td>
</tr>
<tr>
<td>21</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_5_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.654</td>
</tr>
<tr>
<td>22</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_6_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.654</td>
</tr>
<tr>
<td>23</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_7_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.654</td>
</tr>
<tr>
<td>24</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_8_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.654</td>
</tr>
<tr>
<td>25</td>
<td>0.671</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_1_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.650</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.531</td>
<td>7.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>6.531</td>
<td>7.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>6.531</td>
<td>7.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>6.531</td>
<td>7.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>6.531</td>
<td>7.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>sound_ram/bram/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>6.531</td>
<td>7.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>sound_ram/bram/mem_0_mem_0_0_2_s</td>
</tr>
<tr>
<td>7</td>
<td>6.531</td>
<td>7.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>sound_ram/bram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>6.531</td>
<td>7.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>sound_ram/bram/mem_1_mem_1_0_2_s</td>
</tr>
<tr>
<td>9</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.355</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.393</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[3][B]</td>
<td>supersprite/ssp_psg/n2460_s0/I3</td>
</tr>
<tr>
<td>20.914</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s0/F</td>
</tr>
<tr>
<td>22.882</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.666</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0/CLK</td>
</tr>
<tr>
<td>24.355</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C77[3][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.706, 22.124%; route: 12.664, 75.593%; tC2Q: 0.382, 2.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.355</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.393</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[3][B]</td>
<td>supersprite/ssp_psg/n2460_s0/I3</td>
</tr>
<tr>
<td>20.914</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s0/F</td>
</tr>
<tr>
<td>22.882</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.666</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[1][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0/CLK</td>
</tr>
<tr>
<td>24.355</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C77[1][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.706, 22.124%; route: 12.664, 75.593%; tC2Q: 0.382, 2.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[11]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.795</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C104[0][B]</td>
<td>supersprite/ssp_psg/n2428_s0/I3</td>
</tr>
<tr>
<td>21.312</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C104[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2428_s0/F</td>
</tr>
<tr>
<td>22.740</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C103[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[11]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C103[0][B]</td>
<td>supersprite/ssp_psg/ymreg[11]_6_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C103[0][B]</td>
<td>supersprite/ssp_psg/ymreg[11]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.701, 22.282%; route: 12.528, 75.416%; tC2Q: 0.382, 2.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[11]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.795</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C104[0][B]</td>
<td>supersprite/ssp_psg/n2428_s0/I3</td>
</tr>
<tr>
<td>21.312</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C104[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2428_s0/F</td>
</tr>
<tr>
<td>22.740</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C103[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[11]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C103[1][A]</td>
<td>supersprite/ssp_psg/ymreg[11]_7_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C103[1][A]</td>
<td>supersprite/ssp_psg/ymreg[11]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.701, 22.282%; route: 12.528, 75.416%; tC2Q: 0.382, 2.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[11]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.795</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C104[0][B]</td>
<td>supersprite/ssp_psg/n2428_s0/I3</td>
</tr>
<tr>
<td>21.312</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C104[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2428_s0/F</td>
</tr>
<tr>
<td>22.548</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C103[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[11]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C103[0][B]</td>
<td>supersprite/ssp_psg/ymreg[11]_5_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C103[0][B]</td>
<td>supersprite/ssp_psg/ymreg[11]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.701, 22.543%; route: 12.335, 75.128%; tC2Q: 0.382, 2.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[11]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.795</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C104[0][B]</td>
<td>supersprite/ssp_psg/n2428_s0/I3</td>
</tr>
<tr>
<td>21.312</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C104[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2428_s0/F</td>
</tr>
<tr>
<td>22.548</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C104[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[11]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C104[1][B]</td>
<td>supersprite/ssp_psg/ymreg[11]_0_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C104[1][B]</td>
<td>supersprite/ssp_psg/ymreg[11]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.701, 22.543%; route: 12.335, 75.128%; tC2Q: 0.382, 2.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[11]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.795</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C104[0][B]</td>
<td>supersprite/ssp_psg/n2428_s0/I3</td>
</tr>
<tr>
<td>21.312</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C104[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2428_s0/F</td>
</tr>
<tr>
<td>22.548</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C104[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[11]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C104[1][A]</td>
<td>supersprite/ssp_psg/ymreg[11]_1_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C104[1][A]</td>
<td>supersprite/ssp_psg/ymreg[11]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.701, 22.543%; route: 12.335, 75.128%; tC2Q: 0.382, 2.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>15.865</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C90[1][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I1</td>
</tr>
<tr>
<td>16.382</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R55C90[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>18.324</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I2</td>
</tr>
<tr>
<td>18.785</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R69C103[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>19.333</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C105[1][B]</td>
<td>mockingboard/m6522_right/irq_flags_4_s6/I3</td>
</tr>
<tr>
<td>19.794</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R68C105[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_4_s6/F</td>
</tr>
<tr>
<td>20.379</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C101[0][A]</td>
<td>mockingboard/m6522_right/n198_s27/I2</td>
</tr>
<tr>
<td>20.840</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C101[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n198_s27/F</td>
</tr>
<tr>
<td>21.215</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[1][B]</td>
<td>mockingboard/m6522_right/irq_flags_3_s5/I0</td>
</tr>
<tr>
<td>21.742</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C100[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_3_s5/F</td>
</tr>
<tr>
<td>21.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[2][B]</td>
<td>mockingboard/m6522_right/irq_flags_3_s4/I3</td>
</tr>
<tr>
<td>22.260</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C100[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_3_s4/F</td>
</tr>
<tr>
<td>22.398</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[2][A]</td>
<td>mockingboard/m6522_right/irq_flags_3_s1/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C100[2][A]</td>
<td>mockingboard/m6522_right/irq_flags_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.675, 28.736%; route: 11.211, 68.913%; tC2Q: 0.382, 2.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[11]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.795</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C104[0][B]</td>
<td>supersprite/ssp_psg/n2428_s0/I3</td>
</tr>
<tr>
<td>21.312</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C104[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2428_s0/F</td>
</tr>
<tr>
<td>22.353</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C103[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[11]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C103[0][B]</td>
<td>supersprite/ssp_psg/ymreg[11]_4_s0/CLK</td>
</tr>
<tr>
<td>24.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C103[0][B]</td>
<td>supersprite/ssp_psg/ymreg[11]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.701, 22.814%; route: 12.140, 74.829%; tC2Q: 0.382, 2.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.355</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.393</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[3][B]</td>
<td>supersprite/ssp_psg/n2460_s0/I3</td>
</tr>
<tr>
<td>20.914</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s0/F</td>
</tr>
<tr>
<td>22.309</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C81[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.666</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C81[0][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0/CLK</td>
</tr>
<tr>
<td>24.355</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C81[0][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.706, 22.906%; route: 12.091, 74.730%; tC2Q: 0.382, 2.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.603</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>15.865</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C90[1][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I1</td>
</tr>
<tr>
<td>16.382</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R55C90[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>17.937</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[3][B]</td>
<td>mockingboard/m6522_right/n265_s2/I1</td>
</tr>
<tr>
<td>18.352</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R68C100[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s2/F</td>
</tr>
<tr>
<td>19.560</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[2][A]</td>
<td>mockingboard/m6522_right/n304_s2/I3</td>
</tr>
<tr>
<td>20.077</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R63C103[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n304_s2/F</td>
</tr>
<tr>
<td>20.915</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C104[2][B]</td>
<td>mockingboard/m6522_right/n724_s1/I2</td>
</tr>
<tr>
<td>21.432</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C104[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n724_s1/F</td>
</tr>
<tr>
<td>21.860</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C105[0][A]</td>
<td>mockingboard/m6522_right/n724_s0/I0</td>
</tr>
<tr>
<td>22.377</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R64C105[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n724_s0/F</td>
</tr>
<tr>
<td>22.377</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C105[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.666</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C105[0][A]</td>
<td>mockingboard/m6522_right/timer_a_count_4_s1/CLK</td>
</tr>
<tr>
<td>24.603</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C105[0][A]</td>
<td>mockingboard/m6522_right/timer_a_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.213, 25.927%; route: 11.653, 71.719%; tC2Q: 0.382, 2.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[9]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.780</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C104[3][B]</td>
<td>supersprite/ssp_psg/n2412_s0/I3</td>
</tr>
<tr>
<td>21.302</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C104[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2412_s0/F</td>
</tr>
<tr>
<td>22.095</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C104[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[9]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C104[1][A]</td>
<td>supersprite/ssp_psg/ymreg[9]_0_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C104[1][A]</td>
<td>supersprite/ssp_psg/ymreg[9]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.706, 23.213%; route: 11.878, 74.391%; tC2Q: 0.382, 2.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[9]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.780</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C104[3][B]</td>
<td>supersprite/ssp_psg/n2412_s0/I3</td>
</tr>
<tr>
<td>21.302</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C104[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2412_s0/F</td>
</tr>
<tr>
<td>22.095</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C104[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[9]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C104[2][A]</td>
<td>supersprite/ssp_psg/ymreg[9]_2_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C104[2][A]</td>
<td>supersprite/ssp_psg/ymreg[9]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.706, 23.213%; route: 11.878, 74.391%; tC2Q: 0.382, 2.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[9]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.780</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C104[3][B]</td>
<td>supersprite/ssp_psg/n2412_s0/I3</td>
</tr>
<tr>
<td>21.302</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C104[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2412_s0/F</td>
</tr>
<tr>
<td>22.095</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C104[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[9]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C104[1][B]</td>
<td>supersprite/ssp_psg/ymreg[9]_3_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C104[1][B]</td>
<td>supersprite/ssp_psg/ymreg[9]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.706, 23.213%; route: 11.878, 74.391%; tC2Q: 0.382, 2.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[9]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.780</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C104[3][B]</td>
<td>supersprite/ssp_psg/n2412_s0/I3</td>
</tr>
<tr>
<td>21.302</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C104[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2412_s0/F</td>
</tr>
<tr>
<td>22.093</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C104[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[9]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C104[1][B]</td>
<td>supersprite/ssp_psg/ymreg[9]_1_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C104[1][B]</td>
<td>supersprite/ssp_psg/ymreg[9]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.706, 23.217%; route: 11.875, 74.387%; tC2Q: 0.382, 2.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[9]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.780</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C104[3][B]</td>
<td>supersprite/ssp_psg/n2412_s0/I3</td>
</tr>
<tr>
<td>21.302</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C104[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2412_s0/F</td>
</tr>
<tr>
<td>22.093</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C104[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[9]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C104[1][A]</td>
<td>supersprite/ssp_psg/ymreg[9]_4_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C104[1][A]</td>
<td>supersprite/ssp_psg/ymreg[9]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.706, 23.217%; route: 11.875, 74.387%; tC2Q: 0.382, 2.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[8]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.645</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C104[0][A]</td>
<td>supersprite/ssp_psg/n2404_s0/I3</td>
</tr>
<tr>
<td>21.107</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C104[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s0/F</td>
</tr>
<tr>
<td>22.054</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C104[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[8]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C104[1][B]</td>
<td>supersprite/ssp_psg/ymreg[8]_1_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C104[1][B]</td>
<td>supersprite/ssp_psg/ymreg[8]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 22.896%; route: 11.896, 74.702%; tC2Q: 0.382, 2.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[8]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.645</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C104[0][A]</td>
<td>supersprite/ssp_psg/n2404_s0/I3</td>
</tr>
<tr>
<td>21.107</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C104[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s0/F</td>
</tr>
<tr>
<td>22.054</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C104[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[8]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C104[1][A]</td>
<td>supersprite/ssp_psg/ymreg[8]_4_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C104[1][A]</td>
<td>supersprite/ssp_psg/ymreg[8]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 22.896%; route: 11.896, 74.702%; tC2Q: 0.382, 2.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[11]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.795</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C104[0][B]</td>
<td>supersprite/ssp_psg/n2428_s0/I3</td>
</tr>
<tr>
<td>21.312</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C104[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2428_s0/F</td>
</tr>
<tr>
<td>21.970</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[11]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td>supersprite/ssp_psg/ymreg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C104[0][A]</td>
<td>supersprite/ssp_psg/ymreg[11]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.701, 23.365%; route: 11.757, 74.221%; tC2Q: 0.382, 2.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[12]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.415</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C105[3][B]</td>
<td>supersprite/ssp_psg/n2436_s0/I3</td>
</tr>
<tr>
<td>20.937</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s0/F</td>
</tr>
<tr>
<td>21.940</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C104[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[12]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C104[1][B]</td>
<td>supersprite/ssp_psg/ymreg[12]_5_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C104[1][B]</td>
<td>supersprite/ssp_psg/ymreg[12]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.706, 23.441%; route: 11.722, 74.140%; tC2Q: 0.382, 2.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[12]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.415</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C105[3][B]</td>
<td>supersprite/ssp_psg/n2436_s0/I3</td>
</tr>
<tr>
<td>20.937</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s0/F</td>
</tr>
<tr>
<td>21.940</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C104[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[12]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C104[2][A]</td>
<td>supersprite/ssp_psg/ymreg[12]_6_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C104[2][A]</td>
<td>supersprite/ssp_psg/ymreg[12]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.706, 23.441%; route: 11.722, 74.140%; tC2Q: 0.382, 2.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[12]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.415</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C105[3][B]</td>
<td>supersprite/ssp_psg/n2436_s0/I3</td>
</tr>
<tr>
<td>20.937</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s0/F</td>
</tr>
<tr>
<td>21.940</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C104[2][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[12]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C104[2][B]</td>
<td>supersprite/ssp_psg/ymreg[12]_7_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C104[2][B]</td>
<td>supersprite/ssp_psg/ymreg[12]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.706, 23.441%; route: 11.722, 74.140%; tC2Q: 0.382, 2.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>15.865</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C90[1][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I1</td>
</tr>
<tr>
<td>16.382</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R55C90[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>17.937</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[3][B]</td>
<td>mockingboard/m6522_right/n265_s2/I1</td>
</tr>
<tr>
<td>18.352</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R68C100[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s2/F</td>
</tr>
<tr>
<td>19.233</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[0][A]</td>
<td>mockingboard/m6522_right/n713_s5/I3</td>
</tr>
<tr>
<td>19.759</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R63C102[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n713_s5/F</td>
</tr>
<tr>
<td>21.145</td>
<td>1.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C107[2][A]</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s7/I2</td>
</tr>
<tr>
<td>21.672</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C107[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/tmr_a.timer_a_toggle_s7/F</td>
</tr>
<tr>
<td>21.674</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C107[0][A]</td>
<td>mockingboard/m6522_right/n734_s4/I3</td>
</tr>
<tr>
<td>22.135</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C107[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n734_s4/F</td>
</tr>
<tr>
<td>22.135</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C107[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/tmr_a.timer_a_toggle_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C107[0][A]</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s6/CLK</td>
</tr>
<tr>
<td>24.584</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C107[0][A]</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.177, 26.099%; route: 11.446, 71.511%; tC2Q: 0.382, 2.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[8]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.645</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C104[0][A]</td>
<td>supersprite/ssp_psg/n2404_s0/I3</td>
</tr>
<tr>
<td>21.107</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C104[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s0/F</td>
</tr>
<tr>
<td>21.864</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C104[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[8]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C104[0][A]</td>
<td>supersprite/ssp_psg/ymreg[8]_0_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C104[0][A]</td>
<td>supersprite/ssp_psg/ymreg[8]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 23.173%; route: 11.706, 74.396%; tC2Q: 0.382, 2.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[8]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.129</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>6.512</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>9.337</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C105[3][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>9.752</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C105[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C92[2][B]</td>
<td>apple_memory/n173_s3/I3</td>
</tr>
<tr>
<td>11.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C92[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s3/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>slotmaker/slot_if.slot_2_s1/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C89[0][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s1/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[3][B]</td>
<td>data_out_w_7_s8/I3</td>
</tr>
<tr>
<td>14.623</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R58C77[3][B]</td>
<td style=" background: #97FFFF;">data_out_w_7_s8/F</td>
</tr>
<tr>
<td>16.695</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C90[3][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>17.217</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R52C90[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[3][B]</td>
<td>supersprite/ssp_psg/n718_s3/I3</td>
</tr>
<tr>
<td>18.560</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C105[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>19.732</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C106[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>20.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C106[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>20.645</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C104[0][A]</td>
<td>supersprite/ssp_psg/n2404_s0/I3</td>
</tr>
<tr>
<td>21.107</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C104[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s0/F</td>
</tr>
<tr>
<td>21.864</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C104[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[8]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C104[0][B]</td>
<td>supersprite/ssp_psg/ymreg[8]_3_s0/CLK</td>
</tr>
<tr>
<td>24.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C104[0][B]</td>
<td>supersprite/ssp_psg/ymreg[8]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 23.173%; route: 11.706, 74.396%; tC2Q: 0.382, 2.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/glu_mem_addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound_ram/bram/mem_1_mem_1_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C56[2][A]</td>
<td>sg/glu_mem_addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>4.861</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R58C56[2][A]</td>
<td style=" font-weight:bold;">sg/glu_mem_addr_r_7_s0/Q</td>
</tr>
<tr>
<td>5.000</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[12]</td>
<td style=" font-weight:bold;">sound_ram/bram/mem_1_mem_1_0_7_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[12]</td>
<td>sound_ram/bram/mem_1_mem_1_0_7_s/CLKA</td>
</tr>
<tr>
<td>4.754</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[12]</td>
<td>sound_ram/bram/mem_1_mem_1_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.139, 49.117%; tC2Q: 0.144, 50.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/glu_mem_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound_ram/bram/mem_1_mem_1_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][A]</td>
<td>sg/glu_mem_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>4.857</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R58C51[2][A]</td>
<td style=" font-weight:bold;">sg/glu_mem_addr_r_5_s0/Q</td>
</tr>
<tr>
<td>4.998</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[11][A]</td>
<td style=" font-weight:bold;">sound_ram/bram/mem_1_mem_1_0_5_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.709</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[11][A]</td>
<td>sound_ram/bram/mem_1_mem_1_0_5_s/CLKA</td>
</tr>
<tr>
<td>4.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[11][A]</td>
<td>sound_ram/bram/mem_1_mem_1_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 49.474%; tC2Q: 0.144, 50.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/idle_ctr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C81[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_3_s1/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R61C81[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_3_s1/Q</td>
</tr>
<tr>
<td>4.864</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C81[1][A]</td>
<td>esp32_ospi/proto/n107_s4/I3</td>
</tr>
<tr>
<td>5.017</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C81[1][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n107_s4/F</td>
</tr>
<tr>
<td>5.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C81[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C81[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_3_s1/CLK</td>
</tr>
<tr>
<td>4.742</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C81[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/idle_ctr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C78[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_10_s1/CLK</td>
</tr>
<tr>
<td>4.854</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R63C78[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_10_s1/Q</td>
</tr>
<tr>
<td>4.860</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C78[0][A]</td>
<td>esp32_ospi/proto/n100_s4/I3</td>
</tr>
<tr>
<td>5.013</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C78[0][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n100_s4/F</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C78[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C78[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_10_s1/CLK</td>
</tr>
<tr>
<td>4.738</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C78[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/idle_ctr_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.709</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C79[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_17_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R62C79[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_17_s1/Q</td>
</tr>
<tr>
<td>4.856</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C79[1][A]</td>
<td>esp32_ospi/proto/n93_s2/I3</td>
</tr>
<tr>
<td>5.009</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C79[1][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n93_s2/F</td>
</tr>
<tr>
<td>5.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C79[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.709</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C79[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_17_s1/CLK</td>
</tr>
<tr>
<td>4.734</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C79[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/idle_ctr_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C81[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_21_s1/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R62C81[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_21_s1/Q</td>
</tr>
<tr>
<td>4.864</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C81[1][A]</td>
<td>esp32_ospi/proto/n89_s2/I3</td>
</tr>
<tr>
<td>5.017</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C81[1][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n89_s2/F</td>
</tr>
<tr>
<td>5.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C81[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C81[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_21_s1/CLK</td>
</tr>
<tr>
<td>4.742</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C81[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/idle_ctr_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.709</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C79[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_25_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R64C79[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_25_s1/Q</td>
</tr>
<tr>
<td>4.856</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C79[0][A]</td>
<td>esp32_ospi/proto/n85_s4/I3</td>
</tr>
<tr>
<td>5.009</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C79[0][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n85_s4/F</td>
</tr>
<tr>
<td>5.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C79[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.709</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C79[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_25_s1/CLK</td>
</tr>
<tr>
<td>4.734</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R64C79[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/idle_ctr_26_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C80[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_26_s1/CLK</td>
</tr>
<tr>
<td>4.854</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R64C80[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_26_s1/Q</td>
</tr>
<tr>
<td>4.860</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C80[1][A]</td>
<td>esp32_ospi/proto/n84_s4/I2</td>
</tr>
<tr>
<td>5.013</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C80[1][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n84_s4/F</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C80[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C80[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_26_s1/CLK</td>
</tr>
<tr>
<td>4.738</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R64C80[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/idle_ctr_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.709</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C79[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_31_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R63C79[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_31_s1/Q</td>
</tr>
<tr>
<td>4.856</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C79[0][A]</td>
<td>esp32_ospi/proto/n79_s2/I3</td>
</tr>
<tr>
<td>5.009</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C79[0][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n79_s2/F</td>
</tr>
<tr>
<td>5.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C79[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.709</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C79[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_31_s1/CLK</td>
</tr>
<tr>
<td>4.734</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C79[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/rd_buf_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/rd_buf_valid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C85[0][A]</td>
<td>esp32_ospi/proto/rd_buf_valid_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R62C85[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/rd_buf_valid_s0/Q</td>
</tr>
<tr>
<td>4.864</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C85[0][A]</td>
<td>esp32_ospi/proto/n1257_s0/I3</td>
</tr>
<tr>
<td>5.017</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C85[0][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n1257_s0/F</td>
</tr>
<tr>
<td>5.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C85[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/rd_buf_valid_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C85[0][A]</td>
<td>esp32_ospi/proto/rd_buf_valid_s0/CLK</td>
</tr>
<tr>
<td>4.742</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C85[0][A]</td>
<td>esp32_ospi/proto/rd_buf_valid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/len_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/len_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C80[1][A]</td>
<td>esp32_ospi/proto/len_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>4.854</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R68C80[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/len_cnt_4_s0/Q</td>
</tr>
<tr>
<td>4.860</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C80[1][A]</td>
<td>esp32_ospi/proto/n1147_s9/I2</td>
</tr>
<tr>
<td>5.013</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C80[1][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n1147_s9/F</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C80[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/len_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C80[1][A]</td>
<td>esp32_ospi/proto/len_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>4.738</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C80[1][A]</td>
<td>esp32_ospi/proto/len_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/len_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/len_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C81[1][A]</td>
<td>esp32_ospi/proto/len_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R70C81[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/len_cnt_7_s0/Q</td>
</tr>
<tr>
<td>4.864</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C81[1][A]</td>
<td>esp32_ospi/proto/n1141_s9/I2</td>
</tr>
<tr>
<td>5.017</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C81[1][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n1141_s9/F</td>
</tr>
<tr>
<td>5.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C81[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/len_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C81[1][A]</td>
<td>esp32_ospi/proto/len_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>4.742</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C81[1][A]</td>
<td>esp32_ospi/proto/len_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C105[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C105[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C105[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n29_s2/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C105[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n29_s2/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C105[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C105[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C105[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C105[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C105[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C105[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C105[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C105[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C105[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C105[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C87[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C87[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C87[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n783_s2/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C87[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n783_s2/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C87[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C87[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C87[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C82[0][A]</td>
<td>hdmi/cy_0_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R16C82[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_0_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C82[0][A]</td>
<td>hdmi/n350_s3/I0</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C82[0][A]</td>
<td style=" background: #97FFFF;">hdmi/n350_s3/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C82[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C82[0][A]</td>
<td>hdmi/cy_0_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C82[0][A]</td>
<td>hdmi/cy_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C102[1][A]</td>
<td>audio_timing/acc_fs_9_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C102[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_9_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C102[1][A]</td>
<td>audio_timing/n74_s0/I2</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C102[1][A]</td>
<td style=" background: #97FFFF;">audio_timing/n74_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C102[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C102[1][A]</td>
<td>audio_timing/acc_fs_9_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C102[1][A]</td>
<td>audio_timing/acc_fs_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[0][A]</td>
<td>audio_timing/acc_fs_10_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C102[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C102[0][A]</td>
<td>audio_timing/n73_s0/I0</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C102[0][A]</td>
<td style=" background: #97FFFF;">audio_timing/n73_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C102[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[0][A]</td>
<td>audio_timing/acc_fs_10_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C102[0][A]</td>
<td>audio_timing/acc_fs_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[0][A]</td>
<td>audio_timing/acc_fs_17_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C101[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_17_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C101[0][A]</td>
<td>audio_timing/n66_s0/I3</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C101[0][A]</td>
<td style=" background: #97FFFF;">audio_timing/n66_s0/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C101[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[0][A]</td>
<td>audio_timing/acc_fs_17_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C101[0][A]</td>
<td>audio_timing/acc_fs_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C85[0][A]</td>
<td>apple_speaker/countdown_2_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R59C85[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_2_s0/Q</td>
</tr>
<tr>
<td>4.864</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C85[0][A]</td>
<td>apple_speaker/n71_s1/I3</td>
</tr>
<tr>
<td>5.017</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C85[0][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n71_s1/F</td>
</tr>
<tr>
<td>5.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C85[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C85[0][A]</td>
<td>apple_speaker/countdown_2_s0/CLK</td>
</tr>
<tr>
<td>4.742</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C85[0][A]</td>
<td>apple_speaker/countdown_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C86[1][A]</td>
<td>apple_speaker/countdown_6_s0/CLK</td>
</tr>
<tr>
<td>4.854</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R58C86[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_6_s0/Q</td>
</tr>
<tr>
<td>4.860</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C86[1][A]</td>
<td>apple_speaker/n67_s1/I2</td>
</tr>
<tr>
<td>5.013</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C86[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n67_s1/F</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C86[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C86[1][A]</td>
<td>apple_speaker/countdown_6_s0/CLK</td>
</tr>
<tr>
<td>4.738</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C86[1][A]</td>
<td>apple_speaker/countdown_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C80[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>4.854</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R54C80[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_4_s0/Q</td>
</tr>
<tr>
<td>4.860</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C80[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n172_s0/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C80[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n172_s0/F</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C80[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C80[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>4.738</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C80[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C81[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R53C81[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>4.864</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C81[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n164_s0/I2</td>
</tr>
<tr>
<td>5.017</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C81[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n164_s0/F</td>
</tr>
<tr>
<td>5.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C81[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C81[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.742</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C81[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C81[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R54C81[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/Q</td>
</tr>
<tr>
<td>4.864</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C81[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n159_s0/I1</td>
</tr>
<tr>
<td>5.017</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C81[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n159_s0/F</td>
</tr>
<tr>
<td>5.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C81[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C81[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>4.742</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C81[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C81[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R54C81[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_19_s0/Q</td>
</tr>
<tr>
<td>4.864</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C81[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n157_s0/I2</td>
</tr>
<tr>
<td>5.017</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C81[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n157_s0/F</td>
</tr>
<tr>
<td>5.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C81[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C81[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>4.742</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C81[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.640</td>
<td>4.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C79[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C79[0][A]</td>
<td>superserial/COM2/cycle_11_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C79[0][A]</td>
<td>superserial/COM2/cycle_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.099%; route: 6.736, 89.802%; tC2Q: 0.382, 5.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.640</td>
<td>4.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C79[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_12_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C79[0][B]</td>
<td>superserial/COM2/cycle_12_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C79[0][B]</td>
<td>superserial/COM2/cycle_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.099%; route: 6.736, 89.802%; tC2Q: 0.382, 5.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.640</td>
<td>4.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C79[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C79[1][A]</td>
<td>superserial/COM2/cycle_13_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C79[1][A]</td>
<td>superserial/COM2/cycle_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.099%; route: 6.736, 89.802%; tC2Q: 0.382, 5.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.640</td>
<td>4.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C79[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C79[1][B]</td>
<td>superserial/COM2/cycle_14_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C79[1][B]</td>
<td>superserial/COM2/cycle_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.099%; route: 6.736, 89.802%; tC2Q: 0.382, 5.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.640</td>
<td>4.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C79[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C79[2][A]</td>
<td>superserial/COM2/cycle_15_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C79[2][A]</td>
<td>superserial/COM2/cycle_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.099%; route: 6.736, 89.802%; tC2Q: 0.382, 5.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.640</td>
<td>4.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C79[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C79[2][B]</td>
<td>superserial/COM2/cycle_16_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C79[2][B]</td>
<td>superserial/COM2/cycle_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.099%; route: 6.736, 89.802%; tC2Q: 0.382, 5.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.640</td>
<td>4.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C79[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C79[3][A]</td>
<td>superserial/COM2/cycle_17_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C79[3][A]</td>
<td>superserial/COM2/cycle_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.099%; route: 6.736, 89.802%; tC2Q: 0.382, 5.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.640</td>
<td>4.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C83[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[2][A]</td>
<td>superserial/COM2/CTL_REG_0_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C83[2][A]</td>
<td>superserial/COM2/CTL_REG_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.099%; route: 6.736, 89.802%; tC2Q: 0.382, 5.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.640</td>
<td>4.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C83[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[2][B]</td>
<td>superserial/COM2/CTL_REG_1_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C83[2][B]</td>
<td>superserial/COM2/CTL_REG_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.099%; route: 6.736, 89.802%; tC2Q: 0.382, 5.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.640</td>
<td>4.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C83[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[3][A]</td>
<td>superserial/COM2/CTL_REG_2_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C83[3][A]</td>
<td>superserial/COM2/CTL_REG_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.099%; route: 6.736, 89.802%; tC2Q: 0.382, 5.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.640</td>
<td>4.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C83[3][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[3][B]</td>
<td>superserial/COM2/CTL_REG_3_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C83[3][B]</td>
<td>superserial/COM2/CTL_REG_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.099%; route: 6.736, 89.802%; tC2Q: 0.382, 5.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.640</td>
<td>4.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C83[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[0][A]</td>
<td>superserial/COM2/CTL_REG_4_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C83[0][A]</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.099%; route: 6.736, 89.802%; tC2Q: 0.382, 5.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.640</td>
<td>4.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C83[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[0][B]</td>
<td>superserial/COM2/CTL_REG_5_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C83[0][B]</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.099%; route: 6.736, 89.802%; tC2Q: 0.382, 5.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.640</td>
<td>4.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C83[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][A]</td>
<td>superserial/COM2/CTL_REG_6_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C83[1][A]</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.099%; route: 6.736, 89.802%; tC2Q: 0.382, 5.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.640</td>
<td>4.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.648</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/CTL_REG_7_s0/CLK</td>
</tr>
<tr>
<td>24.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.099%; route: 6.736, 89.802%; tC2Q: 0.382, 5.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.649</td>
<td>4.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C80[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C80[3][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C80[3][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.093%; route: 6.746, 89.814%; tC2Q: 0.382, 5.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.649</td>
<td>4.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C80[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C80[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C80[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.093%; route: 6.746, 89.814%; tC2Q: 0.382, 5.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.649</td>
<td>4.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C80[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C80[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C80[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.093%; route: 6.746, 89.814%; tC2Q: 0.382, 5.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.649</td>
<td>4.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C80[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C80[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C80[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.093%; route: 6.746, 89.814%; tC2Q: 0.382, 5.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.649</td>
<td>4.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C80[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C80[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C80[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.093%; route: 6.746, 89.814%; tC2Q: 0.382, 5.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.649</td>
<td>4.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C80[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C80[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C80[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.093%; route: 6.746, 89.814%; tC2Q: 0.382, 5.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.649</td>
<td>4.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C80[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C80[0][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C80[0][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.093%; route: 6.746, 89.814%; tC2Q: 0.382, 5.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.649</td>
<td>4.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C80[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_d0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C80[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C80[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.093%; route: 6.746, 89.814%; tC2Q: 0.382, 5.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.649</td>
<td>4.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C80[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C80[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C80[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.093%; route: 6.746, 89.814%; tC2Q: 0.382, 5.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.138</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.521</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.560</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C82[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C82[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>13.649</td>
<td>4.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C80[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.657</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C80[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLK</td>
</tr>
<tr>
<td>24.309</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C80[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 5.093%; route: 6.746, 89.814%; tC2Q: 0.382, 5.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/fs_pulse_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.404</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C102[2][B]</td>
<td style=" font-weight:bold;">audio_timing/fs_pulse_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C102[2][B]</td>
<td>audio_timing/fs_pulse_r_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C102[2][B]</td>
<td>audio_timing/fs_pulse_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 77.982%; tC2Q: 0.144, 22.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.400</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[2][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[2][A]</td>
<td>audio_timing/acc_fs_2_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C101[2][A]</td>
<td>audio_timing/acc_fs_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 77.846%; tC2Q: 0.144, 22.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.400</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[0][B]</td>
<td>audio_timing/acc_fs_3_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C101[0][B]</td>
<td>audio_timing/acc_fs_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 77.846%; tC2Q: 0.144, 22.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.404</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C102[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C102[0][B]</td>
<td>audio_timing/acc_fs_4_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C102[0][B]</td>
<td>audio_timing/acc_fs_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 77.982%; tC2Q: 0.144, 22.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.404</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C102[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C102[0][A]</td>
<td>audio_timing/acc_fs_5_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C102[0][A]</td>
<td>audio_timing/acc_fs_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 77.982%; tC2Q: 0.144, 22.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.404</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C102[2][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C102[2][A]</td>
<td>audio_timing/acc_fs_6_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C102[2][A]</td>
<td>audio_timing/acc_fs_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 77.982%; tC2Q: 0.144, 22.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.404</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C102[1][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C102[1][B]</td>
<td>audio_timing/acc_fs_7_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C102[1][B]</td>
<td>audio_timing/acc_fs_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 77.982%; tC2Q: 0.144, 22.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.404</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[2][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[2][A]</td>
<td>audio_timing/acc_fs_8_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C102[2][A]</td>
<td>audio_timing/acc_fs_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 77.982%; tC2Q: 0.144, 22.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.404</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C102[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C102[1][A]</td>
<td>audio_timing/acc_fs_9_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C102[1][A]</td>
<td>audio_timing/acc_fs_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 77.982%; tC2Q: 0.144, 22.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.404</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[0][A]</td>
<td>audio_timing/acc_fs_10_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C102[0][A]</td>
<td>audio_timing/acc_fs_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 77.982%; tC2Q: 0.144, 22.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.404</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[0][B]</td>
<td>audio_timing/acc_fs_11_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C102[0][B]</td>
<td>audio_timing/acc_fs_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 77.982%; tC2Q: 0.144, 22.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.400</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[1][A]</td>
<td>audio_timing/acc_fs_16_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C101[1][A]</td>
<td>audio_timing/acc_fs_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 77.846%; tC2Q: 0.144, 22.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.400</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[0][A]</td>
<td>audio_timing/acc_fs_17_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C101[0][A]</td>
<td>audio_timing/acc_fs_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 77.846%; tC2Q: 0.144, 22.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.400</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C101[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C101[0][A]</td>
<td>audio_timing/acc_fs_18_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C101[0][A]</td>
<td>audio_timing/acc_fs_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 77.846%; tC2Q: 0.144, 22.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.400</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C105[2][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C105[2][B]</td>
<td>audio_timing/acc_fs_19_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C105[2][B]</td>
<td>audio_timing/acc_fs_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 77.846%; tC2Q: 0.144, 22.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.400</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C105[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C105[1][A]</td>
<td>audio_timing/acc_fs_20_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C105[1][A]</td>
<td>audio_timing/acc_fs_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 77.846%; tC2Q: 0.144, 22.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.404</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C102[3][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C102[3][A]</td>
<td>audio_timing/acc_fs_21_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C102[3][A]</td>
<td>audio_timing/acc_fs_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 77.982%; tC2Q: 0.144, 22.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.400</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C101[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C101[0][B]</td>
<td>audio_timing/acc_fs_23_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C101[0][B]</td>
<td>audio_timing/acc_fs_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 77.846%; tC2Q: 0.144, 22.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.400</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C77[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C77[0][B]</td>
<td>audio_cdc_right/sync_ff2_1_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C77[0][B]</td>
<td>audio_cdc_right/sync_ff2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 77.846%; tC2Q: 0.144, 22.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.400</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C77[2][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C77[2][B]</td>
<td>audio_cdc_right/sync_ff2_2_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C77[2][B]</td>
<td>audio_cdc_right/sync_ff2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 77.846%; tC2Q: 0.144, 22.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.404</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[0][A]</td>
<td>audio_cdc_right/sync_ff2_5_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C69[0][A]</td>
<td>audio_cdc_right/sync_ff2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 77.982%; tC2Q: 0.144, 22.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.404</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[1][A]</td>
<td>audio_cdc_right/sync_ff2_6_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C69[1][A]</td>
<td>audio_cdc_right/sync_ff2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 77.982%; tC2Q: 0.144, 22.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.404</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[2][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[2][A]</td>
<td>audio_cdc_right/sync_ff2_7_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C69[2][A]</td>
<td>audio_cdc_right/sync_ff2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 77.982%; tC2Q: 0.144, 22.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.404</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[3][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.751</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[3][A]</td>
<td>audio_cdc_right/sync_ff2_8_s0/CLK</td>
</tr>
<tr>
<td>41.786</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.733</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C69[3][A]</td>
<td>audio_cdc_right/sync_ff2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 77.982%; tC2Q: 0.144, 22.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.750</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>41.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>589</td>
<td>R52C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.400</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C77[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.074</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.747</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C77[0][A]</td>
<td>audio_cdc_right/sync_ff1_1_s0/CLK</td>
</tr>
<tr>
<td>41.782</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.729</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C77[0][A]</td>
<td>audio_cdc_right/sync_ff1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 77.846%; tC2Q: 0.144, 22.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.901</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.432</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.901</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.432</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.901</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.432</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.901</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.432</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sound_ram/bram/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.901</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>sound_ram/bram/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.432</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>sound_ram/bram/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sound_ram/bram/mem_0_mem_0_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.901</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>sound_ram/bram/mem_0_mem_0_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.432</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>sound_ram/bram/mem_0_mem_0_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sound_ram/bram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.901</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>sound_ram/bram/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.432</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>sound_ram/bram/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sound_ram/bram/mem_1_mem_1_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.901</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>sound_ram/bram/mem_1_mem_1_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.432</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>sound_ram/bram/mem_1_mem_1_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.643</td>
<td>2.606</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.178</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.643</td>
<td>2.606</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.178</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>6388</td>
<td>a2bus_if.clk_logic</td>
<td>1.474</td>
<td>2.616</td>
</tr>
<tr>
<td>1036</td>
<td>a2bus_if.clk_pixel</td>
<td>10.157</td>
<td>2.273</td>
</tr>
<tr>
<td>589</td>
<td>a2bus_if.device_reset_n</td>
<td>9.024</td>
<td>2.428</td>
</tr>
<tr>
<td>565</td>
<td>n29_13</td>
<td>13.377</td>
<td>2.176</td>
</tr>
<tr>
<td>385</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[0]</td>
<td>30.405</td>
<td>3.630</td>
</tr>
<tr>
<td>372</td>
<td>sg/doc5503/ram_acc_osc_r[4]</td>
<td>9.404</td>
<td>3.311</td>
</tr>
<tr>
<td>265</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current</td>
<td>30.848</td>
<td>2.882</td>
</tr>
<tr>
<td>218</td>
<td>a2bus_if.addr[0]</td>
<td>6.556</td>
<td>6.171</td>
</tr>
<tr>
<td>193</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[1]</td>
<td>31.638</td>
<td>2.711</td>
</tr>
<tr>
<td>188</td>
<td>sg/doc5503/ram_acc_osc_r[3]</td>
<td>9.525</td>
<td>3.271</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C76</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C77</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C105</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C106</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C97</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C98</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C81</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C121</td>
<td>100.00%</td>
</tr>
<tr>
<td>R31C22</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
