# RISCV full 32I single-cylce CPU with pipelining and hazard handling

## Overview
This branch contains a pipelined RISC-V processor compatible with all the RISCV 32I instructions with pipelining implemented that deals with all hazards apart from ecall and ebrake.

### Authors
- **Primary Implementation:** Abraham, Shreeya, Shravan
- **Debugging and Support:** Abraham

## Introduction
The design detials and reasons for the design can be found in the personal statements and also in main's readme.md.

## Design Specifications
### High-Level Design
The diagram below outlines the system's architecture:

![WhatsApp Image 2024-12-11 at 01 50 46_290c75ea](https://github.com/Abeeekoala/IAC-Team-12/blob/main/images/RISCV_pipelined_hazard_final.png)

## Simulation and Testing
This design has been fully tested and validated. Following instructions from main's read.md this testing can be carried out.

