********************************************************************************
* Unified simulation Tcl App stack trace dump
*
* File: .usf.tcl_error.log (Tue Jan 30 21:51:45 2024)
*
* This file is generated by the unified simulation automation and contains the
* tcl stack trace of error returned by the simulator App for the current run.
*
********************************************************************************
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "xcs_exec_script" line 16)
    invoked from within
"xcs_exec_script $scr_file error_log"
    (procedure "usf_launch_script" line 42)
    invoked from within
"usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::compile" line 13)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset sim_1 -mode behavioral -run_dir E:/FPGA-project/divider_odd/vivado_prj/divider_odd/divider_odd.sim/sim_1/behav..."
