-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlator is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    output_signal_i : IN STD_LOGIC_VECTOR (31 downto 0);
    output_signal_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_signal_o_ap_vld : OUT STD_LOGIC;
    input_signal : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of correlator is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "correlator_correlator,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.221929,HLS_SYN_LAT=69363,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=14333,HLS_SYN_LUT=29003,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv30_3FFFFFFF : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111111111111111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_AA : STD_LOGIC_VECTOR (7 downto 0) := "10101010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_1B : STD_LOGIC_VECTOR (11 downto 0) := "000000011011";
    constant ap_const_lv12_FE5 : STD_LOGIC_VECTOR (11 downto 0) := "111111100101";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv12_1E : STD_LOGIC_VECTOR (11 downto 0) := "000000011110";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal bitcast_ln39_fu_951_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_71_reg_2792 : STD_LOGIC_VECTOR (0 downto 0);
    signal ireg_fu_979_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_reg_2797 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal p_Result_s_reg_2803 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln580_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln580_reg_2808 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln597_fu_1001_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln597_reg_2815 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal xor_ln580_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln580_reg_2820 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_input_V_29_0_load_reg_2825 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal temp_input_V_28_0_load_reg_2831 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_27_0_load_reg_2836 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_26_0_load_reg_2841 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_25_0_load_reg_2846 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_24_0_load_reg_2851 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_23_0_load_reg_2856 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_22_0_load_reg_2861 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_21_0_load_reg_2866 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_20_0_load_reg_2871 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_19_0_load_reg_2876 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_18_0_load_reg_2881 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_17_0_load_reg_2886 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_16_0_load_reg_2891 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_15_0_load_reg_2896 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_14_0_load_reg_2901 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_13_0_load_reg_2906 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_12_0_load_reg_2911 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_11_0_load_reg_2916 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_10_0_load_reg_2921 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_9_0_load_reg_2926 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_8_0_load_reg_2931 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_7_0_load_reg_2936 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_6_0_load_reg_2941 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_5_0_load_reg_2946 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_4_0_load_reg_2951 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_3_0_load_reg_2956 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_2_0_load_reg_2961 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_1_0_load_reg_2966 : STD_LOGIC_VECTOR (29 downto 0);
    signal man_V_2_fu_1281_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_2_reg_3073 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln31_fu_1103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln590_fu_1294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln590_reg_3078 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_fu_1312_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_reg_3083 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln591_fu_1320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln591_reg_3090 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln592_fu_1326_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln592_reg_3096 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln590_fu_1475_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln590_reg_3102 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln594_fu_1478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln594_reg_3107 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln591_fu_1509_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln591_reg_3112 : STD_LOGIC_VECTOR (29 downto 0);
    signal and_ln590_fu_1526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln590_reg_3117 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln580_fu_1555_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln580_reg_3122 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal temp_input_V_30_0_load_reg_3127 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_ap_start : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_ap_done : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_ap_idle : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_ap_ready : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_32_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_32_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_31_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_31_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_30_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_30_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_29_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_29_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_28_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_28_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_27_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_27_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_26_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_26_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_25_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_25_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_24_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_24_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_23_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_23_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_22_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_22_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_21_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_21_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_20_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_20_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_19_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_19_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_18_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_18_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_17_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_17_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_16_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_16_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_15_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_15_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_14_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_14_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_13_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_13_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_12_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_12_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_11_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_11_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_10_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_10_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_9_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_9_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_8_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_8_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_7_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_7_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_6_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_6_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_5_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_5_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_4_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_4_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_3_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_3_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_2_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_2_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_1_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_1_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_0_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_0_1_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_ap_start : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_ap_done : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_ap_idle : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_ap_ready : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_32_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_32_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_31_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_31_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_30_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_30_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_29_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_29_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_28_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_28_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_27_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_27_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_26_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_26_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_25_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_25_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_24_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_24_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_23_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_23_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_22_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_22_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_21_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_21_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_20_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_20_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_19_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_19_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_18_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_18_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_17_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_17_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_16_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_16_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_15_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_15_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_14_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_14_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_13_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_13_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_12_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_12_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_11_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_11_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_10_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_10_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_9_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_9_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_8_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_8_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_7_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_7_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_6_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_6_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_5_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_5_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_4_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_4_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_3_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_3_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_2_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_2_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_1_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_1_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_0_3_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_0_3_out_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Find_max_loop_fu_909_ap_start : STD_LOGIC;
    signal grp_correlator_Pipeline_Find_max_loop_fu_909_ap_done : STD_LOGIC;
    signal grp_correlator_Pipeline_Find_max_loop_fu_909_ap_idle : STD_LOGIC;
    signal grp_correlator_Pipeline_Find_max_loop_fu_909_ap_ready : STD_LOGIC;
    signal grp_correlator_Pipeline_Find_max_loop_fu_909_output_signal_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlator_Pipeline_Find_max_loop_fu_909_output_signal_o_ap_vld : STD_LOGIC;
    signal grp_correlator_Pipeline_Find_max_loop_fu_909_grp_fu_948_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlator_Pipeline_Find_max_loop_fu_909_grp_fu_948_p_ce : STD_LOGIC;
    signal grp_correlator_Pipeline_Initialization_loop_fu_672_ap_start_reg : STD_LOGIC := '0';
    signal grp_correlator_Pipeline_Outer_Loop_fu_742_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_correlator_Pipeline_Find_max_loop_fu_909_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal temp_input_V_30_0_fu_146 : STD_LOGIC_VECTOR (29 downto 0);
    signal j_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln31_fu_1109_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_0_0_fu_154 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_1_0_fu_158 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_2_0_fu_162 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_3_0_fu_166 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_4_0_fu_170 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_5_0_fu_174 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_6_0_fu_178 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_7_0_fu_182 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_8_0_fu_186 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_9_0_fu_190 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_10_0_fu_194 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_11_0_fu_198 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_12_0_fu_202 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_13_0_fu_206 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_14_0_fu_210 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_15_0_fu_214 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_16_0_fu_218 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_17_0_fu_222 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_18_0_fu_226 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_19_0_fu_230 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_20_0_fu_234 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_21_0_fu_238 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_22_0_fu_242 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_23_0_fu_246 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_24_0_fu_250 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_25_0_fu_254 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_26_0_fu_258 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_27_0_fu_262 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_28_0_fu_266 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_29_0_fu_270 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_30_0_fu_274 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_31_0_fu_278 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_32_0_fu_282 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_29_0_fu_286 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_28_0_fu_290 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_27_0_fu_294 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_26_0_fu_298 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_25_0_fu_302 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_24_0_fu_306 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_23_0_fu_310 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_22_0_fu_314 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_21_0_fu_318 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_20_0_fu_322 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_19_0_fu_326 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_18_0_fu_330 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_17_0_fu_334 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_16_0_fu_338 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_15_0_fu_342 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_14_0_fu_346 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_13_0_fu_350 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_12_0_fu_354 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_11_0_fu_358 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_10_0_fu_362 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_9_0_fu_366 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_8_0_fu_370 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_7_0_fu_374 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_6_0_fu_378 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_5_0_fu_382 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_4_0_fu_386 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_3_0_fu_390 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_2_0_fu_394 : STD_LOGIC_VECTOR (29 downto 0);
    signal temp_input_V_1_0_fu_398 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_948_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_948_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln566_fu_983_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal exp_tmp_fu_1247_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln574_fu_1260_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_1_fu_1263_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln578_fu_1271_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_1_fu_1275_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln494_fu_1256_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_1288_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln590_fu_1300_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln590_fu_1306_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln590cast_fu_1488_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln612_fu_1483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln613_fu_1492_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal and_ln591_fu_1505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln612_fu_1497_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal or_ln591_fu_1516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln591_fu_1520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln595_fu_1531_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln595_fu_1534_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln595_fu_1539_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln594_fu_1543_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln590_9_fu_1549_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_948_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component correlator_correlator_Pipeline_Initialization_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        acc_V_32_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_31_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_30_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_29_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_28_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_27_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_26_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_25_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_24_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_23_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_22_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_21_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_20_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_19_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_18_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_17_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_16_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_15_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_14_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_13_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_12_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_11_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_10_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_9_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_8_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_7_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_6_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_5_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_4_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_3_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_2_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_1_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_0_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_32_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_32_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_31_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_31_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_30_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_30_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_29_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_29_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_28_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_28_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_27_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_27_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_26_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_26_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_25_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_25_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_24_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_24_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_23_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_23_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_22_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_22_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_21_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_21_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_20_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_20_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_19_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_19_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_18_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_18_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_17_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_17_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_16_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_16_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_15_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_15_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_14_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_14_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_13_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_13_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_12_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_12_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_11_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_11_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_10_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_10_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_9_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_9_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_8_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_8_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_7_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_7_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_6_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_6_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_5_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_5_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_4_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_4_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_3_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_3_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_2_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_2_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_1_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_1_1_out_ap_vld : OUT STD_LOGIC;
        acc_V_0_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_0_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component correlator_correlator_Pipeline_Outer_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        acc_V_32_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_31_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_30_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_29_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_28_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_27_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_26_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_25_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_24_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_23_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_22_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_21_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_20_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_19_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_18_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_17_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_16_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_15_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_14_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_13_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_12_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_11_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_10_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_9_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_8_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_7_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_6_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_5_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_4_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_3_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_2_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_1_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_0_1_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        select_ln580 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_1_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_2_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_3_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_4_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_5_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_6_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_7_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_8_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_9_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_10_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_11_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_12_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_13_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_14_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_15_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_16_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_17_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_18_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_19_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_20_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_21_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_22_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_23_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_24_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_25_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_26_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_27_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_28_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_29_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        temp_input_V_30_0 : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_32_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_32_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_31_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_31_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_30_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_30_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_29_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_29_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_28_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_28_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_27_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_27_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_26_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_26_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_25_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_25_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_24_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_24_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_23_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_23_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_22_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_22_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_21_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_21_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_20_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_20_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_19_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_19_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_18_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_18_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_17_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_17_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_16_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_16_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_15_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_15_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_14_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_14_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_13_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_13_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_12_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_12_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_11_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_11_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_10_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_10_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_9_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_9_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_8_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_8_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_7_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_7_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_6_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_6_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_5_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_5_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_4_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_4_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_3_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_3_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_2_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_2_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_1_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_1_3_out_ap_vld : OUT STD_LOGIC;
        acc_V_0_3_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        acc_V_0_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component correlator_correlator_Pipeline_Find_max_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_signal_i : IN STD_LOGIC_VECTOR (31 downto 0);
        output_signal_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_signal_o_ap_vld : OUT STD_LOGIC;
        acc_V_0_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_1_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_2_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_3_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_4_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_5_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_6_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_7_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_8_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_9_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_10_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_11_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_12_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_13_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_14_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_15_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_16_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_17_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_18_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_19_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_20_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_21_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_22_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_23_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_24_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_25_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_26_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_27_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_28_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_29_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_30_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_31_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        acc_V_32_3_reload : IN STD_LOGIC_VECTOR (29 downto 0);
        grp_fu_948_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_948_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_948_p_ce : OUT STD_LOGIC );
    end component;


    component correlator_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_correlator_Pipeline_Initialization_loop_fu_672 : component correlator_correlator_Pipeline_Initialization_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_correlator_Pipeline_Initialization_loop_fu_672_ap_start,
        ap_done => grp_correlator_Pipeline_Initialization_loop_fu_672_ap_done,
        ap_idle => grp_correlator_Pipeline_Initialization_loop_fu_672_ap_idle,
        ap_ready => grp_correlator_Pipeline_Initialization_loop_fu_672_ap_ready,
        acc_V_32_0 => acc_V_32_0_fu_282,
        acc_V_31_0 => acc_V_31_0_fu_278,
        acc_V_30_0 => acc_V_30_0_fu_274,
        acc_V_29_0 => acc_V_29_0_fu_270,
        acc_V_28_0 => acc_V_28_0_fu_266,
        acc_V_27_0 => acc_V_27_0_fu_262,
        acc_V_26_0 => acc_V_26_0_fu_258,
        acc_V_25_0 => acc_V_25_0_fu_254,
        acc_V_24_0 => acc_V_24_0_fu_250,
        acc_V_23_0 => acc_V_23_0_fu_246,
        acc_V_22_0 => acc_V_22_0_fu_242,
        acc_V_21_0 => acc_V_21_0_fu_238,
        acc_V_20_0 => acc_V_20_0_fu_234,
        acc_V_19_0 => acc_V_19_0_fu_230,
        acc_V_18_0 => acc_V_18_0_fu_226,
        acc_V_17_0 => acc_V_17_0_fu_222,
        acc_V_16_0 => acc_V_16_0_fu_218,
        acc_V_15_0 => acc_V_15_0_fu_214,
        acc_V_14_0 => acc_V_14_0_fu_210,
        acc_V_13_0 => acc_V_13_0_fu_206,
        acc_V_12_0 => acc_V_12_0_fu_202,
        acc_V_11_0 => acc_V_11_0_fu_198,
        acc_V_10_0 => acc_V_10_0_fu_194,
        acc_V_9_0 => acc_V_9_0_fu_190,
        acc_V_8_0 => acc_V_8_0_fu_186,
        acc_V_7_0 => acc_V_7_0_fu_182,
        acc_V_6_0 => acc_V_6_0_fu_178,
        acc_V_5_0 => acc_V_5_0_fu_174,
        acc_V_4_0 => acc_V_4_0_fu_170,
        acc_V_3_0 => acc_V_3_0_fu_166,
        acc_V_2_0 => acc_V_2_0_fu_162,
        acc_V_1_0 => acc_V_1_0_fu_158,
        acc_V_0_0 => acc_V_0_0_fu_154,
        acc_V_32_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_32_1_out,
        acc_V_32_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_32_1_out_ap_vld,
        acc_V_31_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_31_1_out,
        acc_V_31_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_31_1_out_ap_vld,
        acc_V_30_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_30_1_out,
        acc_V_30_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_30_1_out_ap_vld,
        acc_V_29_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_29_1_out,
        acc_V_29_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_29_1_out_ap_vld,
        acc_V_28_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_28_1_out,
        acc_V_28_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_28_1_out_ap_vld,
        acc_V_27_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_27_1_out,
        acc_V_27_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_27_1_out_ap_vld,
        acc_V_26_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_26_1_out,
        acc_V_26_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_26_1_out_ap_vld,
        acc_V_25_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_25_1_out,
        acc_V_25_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_25_1_out_ap_vld,
        acc_V_24_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_24_1_out,
        acc_V_24_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_24_1_out_ap_vld,
        acc_V_23_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_23_1_out,
        acc_V_23_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_23_1_out_ap_vld,
        acc_V_22_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_22_1_out,
        acc_V_22_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_22_1_out_ap_vld,
        acc_V_21_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_21_1_out,
        acc_V_21_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_21_1_out_ap_vld,
        acc_V_20_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_20_1_out,
        acc_V_20_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_20_1_out_ap_vld,
        acc_V_19_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_19_1_out,
        acc_V_19_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_19_1_out_ap_vld,
        acc_V_18_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_18_1_out,
        acc_V_18_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_18_1_out_ap_vld,
        acc_V_17_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_17_1_out,
        acc_V_17_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_17_1_out_ap_vld,
        acc_V_16_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_16_1_out,
        acc_V_16_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_16_1_out_ap_vld,
        acc_V_15_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_15_1_out,
        acc_V_15_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_15_1_out_ap_vld,
        acc_V_14_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_14_1_out,
        acc_V_14_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_14_1_out_ap_vld,
        acc_V_13_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_13_1_out,
        acc_V_13_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_13_1_out_ap_vld,
        acc_V_12_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_12_1_out,
        acc_V_12_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_12_1_out_ap_vld,
        acc_V_11_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_11_1_out,
        acc_V_11_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_11_1_out_ap_vld,
        acc_V_10_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_10_1_out,
        acc_V_10_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_10_1_out_ap_vld,
        acc_V_9_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_9_1_out,
        acc_V_9_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_9_1_out_ap_vld,
        acc_V_8_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_8_1_out,
        acc_V_8_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_8_1_out_ap_vld,
        acc_V_7_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_7_1_out,
        acc_V_7_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_7_1_out_ap_vld,
        acc_V_6_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_6_1_out,
        acc_V_6_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_6_1_out_ap_vld,
        acc_V_5_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_5_1_out,
        acc_V_5_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_5_1_out_ap_vld,
        acc_V_4_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_4_1_out,
        acc_V_4_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_4_1_out_ap_vld,
        acc_V_3_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_3_1_out,
        acc_V_3_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_3_1_out_ap_vld,
        acc_V_2_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_2_1_out,
        acc_V_2_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_2_1_out_ap_vld,
        acc_V_1_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_1_1_out,
        acc_V_1_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_1_1_out_ap_vld,
        acc_V_0_1_out => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_0_1_out,
        acc_V_0_1_out_ap_vld => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_0_1_out_ap_vld);

    grp_correlator_Pipeline_Outer_Loop_fu_742 : component correlator_correlator_Pipeline_Outer_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_correlator_Pipeline_Outer_Loop_fu_742_ap_start,
        ap_done => grp_correlator_Pipeline_Outer_Loop_fu_742_ap_done,
        ap_idle => grp_correlator_Pipeline_Outer_Loop_fu_742_ap_idle,
        ap_ready => grp_correlator_Pipeline_Outer_Loop_fu_742_ap_ready,
        acc_V_32_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_32_1_out,
        acc_V_31_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_31_1_out,
        acc_V_30_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_30_1_out,
        acc_V_29_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_29_1_out,
        acc_V_28_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_28_1_out,
        acc_V_27_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_27_1_out,
        acc_V_26_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_26_1_out,
        acc_V_25_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_25_1_out,
        acc_V_24_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_24_1_out,
        acc_V_23_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_23_1_out,
        acc_V_22_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_22_1_out,
        acc_V_21_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_21_1_out,
        acc_V_20_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_20_1_out,
        acc_V_19_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_19_1_out,
        acc_V_18_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_18_1_out,
        acc_V_17_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_17_1_out,
        acc_V_16_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_16_1_out,
        acc_V_15_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_15_1_out,
        acc_V_14_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_14_1_out,
        acc_V_13_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_13_1_out,
        acc_V_12_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_12_1_out,
        acc_V_11_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_11_1_out,
        acc_V_10_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_10_1_out,
        acc_V_9_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_9_1_out,
        acc_V_8_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_8_1_out,
        acc_V_7_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_7_1_out,
        acc_V_6_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_6_1_out,
        acc_V_5_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_5_1_out,
        acc_V_4_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_4_1_out,
        acc_V_3_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_3_1_out,
        acc_V_2_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_2_1_out,
        acc_V_1_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_1_1_out,
        acc_V_0_1_reload => grp_correlator_Pipeline_Initialization_loop_fu_672_acc_V_0_1_out,
        select_ln580 => select_ln580_reg_3122,
        temp_input_V_1_0 => temp_input_V_1_0_load_reg_2966,
        temp_input_V_2_0 => temp_input_V_2_0_load_reg_2961,
        temp_input_V_3_0 => temp_input_V_3_0_load_reg_2956,
        temp_input_V_4_0 => temp_input_V_4_0_load_reg_2951,
        temp_input_V_5_0 => temp_input_V_5_0_load_reg_2946,
        temp_input_V_6_0 => temp_input_V_6_0_load_reg_2941,
        temp_input_V_7_0 => temp_input_V_7_0_load_reg_2936,
        temp_input_V_8_0 => temp_input_V_8_0_load_reg_2931,
        temp_input_V_9_0 => temp_input_V_9_0_load_reg_2926,
        temp_input_V_10_0 => temp_input_V_10_0_load_reg_2921,
        temp_input_V_11_0 => temp_input_V_11_0_load_reg_2916,
        temp_input_V_12_0 => temp_input_V_12_0_load_reg_2911,
        temp_input_V_13_0 => temp_input_V_13_0_load_reg_2906,
        temp_input_V_14_0 => temp_input_V_14_0_load_reg_2901,
        temp_input_V_15_0 => temp_input_V_15_0_load_reg_2896,
        temp_input_V_16_0 => temp_input_V_16_0_load_reg_2891,
        temp_input_V_17_0 => temp_input_V_17_0_load_reg_2886,
        temp_input_V_18_0 => temp_input_V_18_0_load_reg_2881,
        temp_input_V_19_0 => temp_input_V_19_0_load_reg_2876,
        temp_input_V_20_0 => temp_input_V_20_0_load_reg_2871,
        temp_input_V_21_0 => temp_input_V_21_0_load_reg_2866,
        temp_input_V_22_0 => temp_input_V_22_0_load_reg_2861,
        temp_input_V_23_0 => temp_input_V_23_0_load_reg_2856,
        temp_input_V_24_0 => temp_input_V_24_0_load_reg_2851,
        temp_input_V_25_0 => temp_input_V_25_0_load_reg_2846,
        temp_input_V_26_0 => temp_input_V_26_0_load_reg_2841,
        temp_input_V_27_0 => temp_input_V_27_0_load_reg_2836,
        temp_input_V_28_0 => temp_input_V_28_0_load_reg_2831,
        temp_input_V_29_0 => temp_input_V_29_0_load_reg_2825,
        temp_input_V_30_0 => temp_input_V_30_0_load_reg_3127,
        acc_V_32_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_32_3_out,
        acc_V_32_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_32_3_out_ap_vld,
        acc_V_31_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_31_3_out,
        acc_V_31_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_31_3_out_ap_vld,
        acc_V_30_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_30_3_out,
        acc_V_30_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_30_3_out_ap_vld,
        acc_V_29_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_29_3_out,
        acc_V_29_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_29_3_out_ap_vld,
        acc_V_28_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_28_3_out,
        acc_V_28_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_28_3_out_ap_vld,
        acc_V_27_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_27_3_out,
        acc_V_27_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_27_3_out_ap_vld,
        acc_V_26_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_26_3_out,
        acc_V_26_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_26_3_out_ap_vld,
        acc_V_25_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_25_3_out,
        acc_V_25_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_25_3_out_ap_vld,
        acc_V_24_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_24_3_out,
        acc_V_24_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_24_3_out_ap_vld,
        acc_V_23_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_23_3_out,
        acc_V_23_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_23_3_out_ap_vld,
        acc_V_22_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_22_3_out,
        acc_V_22_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_22_3_out_ap_vld,
        acc_V_21_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_21_3_out,
        acc_V_21_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_21_3_out_ap_vld,
        acc_V_20_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_20_3_out,
        acc_V_20_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_20_3_out_ap_vld,
        acc_V_19_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_19_3_out,
        acc_V_19_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_19_3_out_ap_vld,
        acc_V_18_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_18_3_out,
        acc_V_18_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_18_3_out_ap_vld,
        acc_V_17_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_17_3_out,
        acc_V_17_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_17_3_out_ap_vld,
        acc_V_16_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_16_3_out,
        acc_V_16_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_16_3_out_ap_vld,
        acc_V_15_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_15_3_out,
        acc_V_15_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_15_3_out_ap_vld,
        acc_V_14_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_14_3_out,
        acc_V_14_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_14_3_out_ap_vld,
        acc_V_13_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_13_3_out,
        acc_V_13_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_13_3_out_ap_vld,
        acc_V_12_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_12_3_out,
        acc_V_12_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_12_3_out_ap_vld,
        acc_V_11_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_11_3_out,
        acc_V_11_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_11_3_out_ap_vld,
        acc_V_10_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_10_3_out,
        acc_V_10_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_10_3_out_ap_vld,
        acc_V_9_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_9_3_out,
        acc_V_9_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_9_3_out_ap_vld,
        acc_V_8_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_8_3_out,
        acc_V_8_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_8_3_out_ap_vld,
        acc_V_7_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_7_3_out,
        acc_V_7_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_7_3_out_ap_vld,
        acc_V_6_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_6_3_out,
        acc_V_6_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_6_3_out_ap_vld,
        acc_V_5_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_5_3_out,
        acc_V_5_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_5_3_out_ap_vld,
        acc_V_4_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_4_3_out,
        acc_V_4_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_4_3_out_ap_vld,
        acc_V_3_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_3_3_out,
        acc_V_3_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_3_3_out_ap_vld,
        acc_V_2_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_2_3_out,
        acc_V_2_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_2_3_out_ap_vld,
        acc_V_1_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_1_3_out,
        acc_V_1_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_1_3_out_ap_vld,
        acc_V_0_3_out => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_0_3_out,
        acc_V_0_3_out_ap_vld => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_0_3_out_ap_vld);

    grp_correlator_Pipeline_Find_max_loop_fu_909 : component correlator_correlator_Pipeline_Find_max_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_correlator_Pipeline_Find_max_loop_fu_909_ap_start,
        ap_done => grp_correlator_Pipeline_Find_max_loop_fu_909_ap_done,
        ap_idle => grp_correlator_Pipeline_Find_max_loop_fu_909_ap_idle,
        ap_ready => grp_correlator_Pipeline_Find_max_loop_fu_909_ap_ready,
        output_signal_i => output_signal_i,
        output_signal_o => grp_correlator_Pipeline_Find_max_loop_fu_909_output_signal_o,
        output_signal_o_ap_vld => grp_correlator_Pipeline_Find_max_loop_fu_909_output_signal_o_ap_vld,
        acc_V_0_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_0_3_out,
        acc_V_1_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_1_3_out,
        acc_V_2_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_2_3_out,
        acc_V_3_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_3_3_out,
        acc_V_4_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_4_3_out,
        acc_V_5_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_5_3_out,
        acc_V_6_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_6_3_out,
        acc_V_7_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_7_3_out,
        acc_V_8_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_8_3_out,
        acc_V_9_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_9_3_out,
        acc_V_10_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_10_3_out,
        acc_V_11_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_11_3_out,
        acc_V_12_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_12_3_out,
        acc_V_13_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_13_3_out,
        acc_V_14_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_14_3_out,
        acc_V_15_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_15_3_out,
        acc_V_16_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_16_3_out,
        acc_V_17_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_17_3_out,
        acc_V_18_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_18_3_out,
        acc_V_19_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_19_3_out,
        acc_V_20_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_20_3_out,
        acc_V_21_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_21_3_out,
        acc_V_22_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_22_3_out,
        acc_V_23_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_23_3_out,
        acc_V_24_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_24_3_out,
        acc_V_25_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_25_3_out,
        acc_V_26_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_26_3_out,
        acc_V_27_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_27_3_out,
        acc_V_28_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_28_3_out,
        acc_V_29_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_29_3_out,
        acc_V_30_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_30_3_out,
        acc_V_31_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_31_3_out,
        acc_V_32_3_reload => grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_32_3_out,
        grp_fu_948_p_din0 => grp_correlator_Pipeline_Find_max_loop_fu_909_grp_fu_948_p_din0,
        grp_fu_948_p_dout0 => grp_fu_948_p1,
        grp_fu_948_p_ce => grp_correlator_Pipeline_Find_max_loop_fu_909_grp_fu_948_p_ce);

    fpext_32ns_64_2_no_dsp_1_U312 : component correlator_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_948_p0,
        ce => grp_fu_948_ce,
        dout => grp_fu_948_p1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_correlator_Pipeline_Find_max_loop_fu_909_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_correlator_Pipeline_Find_max_loop_fu_909_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_correlator_Pipeline_Find_max_loop_fu_909_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_correlator_Pipeline_Find_max_loop_fu_909_ap_ready = ap_const_logic_1)) then 
                    grp_correlator_Pipeline_Find_max_loop_fu_909_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_correlator_Pipeline_Initialization_loop_fu_672_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_correlator_Pipeline_Initialization_loop_fu_672_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln31_fu_1103_p2 = ap_const_lv1_0))) then 
                    grp_correlator_Pipeline_Initialization_loop_fu_672_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_correlator_Pipeline_Initialization_loop_fu_672_ap_ready = ap_const_logic_1)) then 
                    grp_correlator_Pipeline_Initialization_loop_fu_672_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_correlator_Pipeline_Outer_Loop_fu_742_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_correlator_Pipeline_Outer_Loop_fu_742_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_correlator_Pipeline_Outer_Loop_fu_742_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_correlator_Pipeline_Outer_Loop_fu_742_ap_ready = ap_const_logic_1)) then 
                    grp_correlator_Pipeline_Outer_Loop_fu_742_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    acc_V_0_0_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                acc_V_0_0_fu_154 <= ap_const_lv30_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                acc_V_0_0_fu_154 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_0_3_out;
            end if; 
        end if;
    end process;

    j_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j_fu_150 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln31_fu_1103_p2 = ap_const_lv1_0))) then 
                j_fu_150 <= add_ln31_fu_1109_p2;
            end if; 
        end if;
    end process;

    temp_input_V_1_0_fu_398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                temp_input_V_1_0_fu_398 <= ap_const_lv30_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                temp_input_V_1_0_fu_398 <= select_ln580_fu_1555_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                acc_V_10_0_fu_194 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_10_3_out;
                acc_V_11_0_fu_198 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_11_3_out;
                acc_V_12_0_fu_202 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_12_3_out;
                acc_V_13_0_fu_206 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_13_3_out;
                acc_V_14_0_fu_210 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_14_3_out;
                acc_V_15_0_fu_214 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_15_3_out;
                acc_V_16_0_fu_218 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_16_3_out;
                acc_V_17_0_fu_222 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_17_3_out;
                acc_V_18_0_fu_226 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_18_3_out;
                acc_V_19_0_fu_230 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_19_3_out;
                acc_V_1_0_fu_158 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_1_3_out;
                acc_V_20_0_fu_234 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_20_3_out;
                acc_V_21_0_fu_238 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_21_3_out;
                acc_V_22_0_fu_242 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_22_3_out;
                acc_V_23_0_fu_246 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_23_3_out;
                acc_V_24_0_fu_250 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_24_3_out;
                acc_V_25_0_fu_254 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_25_3_out;
                acc_V_26_0_fu_258 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_26_3_out;
                acc_V_27_0_fu_262 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_27_3_out;
                acc_V_28_0_fu_266 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_28_3_out;
                acc_V_29_0_fu_270 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_29_3_out;
                acc_V_2_0_fu_162 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_2_3_out;
                acc_V_30_0_fu_274 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_30_3_out;
                acc_V_31_0_fu_278 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_31_3_out;
                acc_V_32_0_fu_282 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_32_3_out;
                acc_V_3_0_fu_166 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_3_3_out;
                acc_V_4_0_fu_170 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_4_3_out;
                acc_V_5_0_fu_174 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_5_3_out;
                acc_V_6_0_fu_178 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_6_3_out;
                acc_V_7_0_fu_182 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_7_3_out;
                acc_V_8_0_fu_186 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_8_3_out;
                acc_V_9_0_fu_190 <= grp_correlator_Pipeline_Outer_Loop_fu_742_acc_V_9_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln580_reg_2808 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                and_ln590_reg_3117 <= and_ln590_fu_1526_p2;
                icmp_ln594_reg_3107 <= icmp_ln594_fu_1478_p2;
                select_ln591_reg_3112 <= select_ln591_fu_1509_p3;
                sext_ln590_reg_3102 <= sext_ln590_fu_1475_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln580_reg_2808 <= icmp_ln580_fu_995_p2;
                ireg_reg_2797 <= ireg_fu_979_p1;
                p_Result_s_reg_2803 <= ireg_fu_979_p1(63 downto 63);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln580_reg_2808 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln31_fu_1103_p2 = ap_const_lv1_0))) then
                icmp_ln590_reg_3078 <= icmp_ln590_fu_1294_p2;
                icmp_ln591_reg_3090 <= icmp_ln591_fu_1320_p2;
                man_V_2_reg_3073 <= man_V_2_fu_1281_p3;
                sh_amt_reg_3083 <= sh_amt_fu_1312_p3;
                trunc_ln592_reg_3096 <= trunc_ln592_fu_1326_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                select_ln580_reg_3122 <= select_ln580_fu_1555_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln580_reg_2808 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                select_ln597_reg_2815 <= select_ln597_fu_1001_p3;
                xor_ln580_reg_2820 <= xor_ln580_fu_1008_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln31_fu_1103_p2 = ap_const_lv1_0))) then
                temp_input_V_10_0_fu_362 <= temp_input_V_9_0_fu_366;
                temp_input_V_11_0_fu_358 <= temp_input_V_10_0_fu_362;
                temp_input_V_12_0_fu_354 <= temp_input_V_11_0_fu_358;
                temp_input_V_13_0_fu_350 <= temp_input_V_12_0_fu_354;
                temp_input_V_14_0_fu_346 <= temp_input_V_13_0_fu_350;
                temp_input_V_15_0_fu_342 <= temp_input_V_14_0_fu_346;
                temp_input_V_16_0_fu_338 <= temp_input_V_15_0_fu_342;
                temp_input_V_17_0_fu_334 <= temp_input_V_16_0_fu_338;
                temp_input_V_18_0_fu_330 <= temp_input_V_17_0_fu_334;
                temp_input_V_19_0_fu_326 <= temp_input_V_18_0_fu_330;
                temp_input_V_20_0_fu_322 <= temp_input_V_19_0_fu_326;
                temp_input_V_21_0_fu_318 <= temp_input_V_20_0_fu_322;
                temp_input_V_22_0_fu_314 <= temp_input_V_21_0_fu_318;
                temp_input_V_23_0_fu_310 <= temp_input_V_22_0_fu_314;
                temp_input_V_24_0_fu_306 <= temp_input_V_23_0_fu_310;
                temp_input_V_25_0_fu_302 <= temp_input_V_24_0_fu_306;
                temp_input_V_26_0_fu_298 <= temp_input_V_25_0_fu_302;
                temp_input_V_27_0_fu_294 <= temp_input_V_26_0_fu_298;
                temp_input_V_28_0_fu_290 <= temp_input_V_27_0_fu_294;
                temp_input_V_29_0_fu_286 <= temp_input_V_28_0_fu_290;
                temp_input_V_2_0_fu_394 <= temp_input_V_1_0_fu_398;
                temp_input_V_3_0_fu_390 <= temp_input_V_2_0_fu_394;
                temp_input_V_4_0_fu_386 <= temp_input_V_3_0_fu_390;
                temp_input_V_5_0_fu_382 <= temp_input_V_4_0_fu_386;
                temp_input_V_6_0_fu_378 <= temp_input_V_5_0_fu_382;
                temp_input_V_7_0_fu_374 <= temp_input_V_6_0_fu_378;
                temp_input_V_8_0_fu_370 <= temp_input_V_7_0_fu_374;
                temp_input_V_9_0_fu_366 <= temp_input_V_8_0_fu_370;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                temp_input_V_10_0_load_reg_2921 <= temp_input_V_10_0_fu_362;
                temp_input_V_11_0_load_reg_2916 <= temp_input_V_11_0_fu_358;
                temp_input_V_12_0_load_reg_2911 <= temp_input_V_12_0_fu_354;
                temp_input_V_13_0_load_reg_2906 <= temp_input_V_13_0_fu_350;
                temp_input_V_14_0_load_reg_2901 <= temp_input_V_14_0_fu_346;
                temp_input_V_15_0_load_reg_2896 <= temp_input_V_15_0_fu_342;
                temp_input_V_16_0_load_reg_2891 <= temp_input_V_16_0_fu_338;
                temp_input_V_17_0_load_reg_2886 <= temp_input_V_17_0_fu_334;
                temp_input_V_18_0_load_reg_2881 <= temp_input_V_18_0_fu_330;
                temp_input_V_19_0_load_reg_2876 <= temp_input_V_19_0_fu_326;
                temp_input_V_1_0_load_reg_2966 <= temp_input_V_1_0_fu_398;
                temp_input_V_20_0_load_reg_2871 <= temp_input_V_20_0_fu_322;
                temp_input_V_21_0_load_reg_2866 <= temp_input_V_21_0_fu_318;
                temp_input_V_22_0_load_reg_2861 <= temp_input_V_22_0_fu_314;
                temp_input_V_23_0_load_reg_2856 <= temp_input_V_23_0_fu_310;
                temp_input_V_24_0_load_reg_2851 <= temp_input_V_24_0_fu_306;
                temp_input_V_25_0_load_reg_2846 <= temp_input_V_25_0_fu_302;
                temp_input_V_26_0_load_reg_2841 <= temp_input_V_26_0_fu_298;
                temp_input_V_27_0_load_reg_2836 <= temp_input_V_27_0_fu_294;
                temp_input_V_28_0_load_reg_2831 <= temp_input_V_28_0_fu_290;
                temp_input_V_29_0_load_reg_2825 <= temp_input_V_29_0_fu_286;
                temp_input_V_2_0_load_reg_2961 <= temp_input_V_2_0_fu_394;
                temp_input_V_3_0_load_reg_2956 <= temp_input_V_3_0_fu_390;
                temp_input_V_4_0_load_reg_2951 <= temp_input_V_4_0_fu_386;
                temp_input_V_5_0_load_reg_2946 <= temp_input_V_5_0_fu_382;
                temp_input_V_6_0_load_reg_2941 <= temp_input_V_6_0_fu_378;
                temp_input_V_7_0_load_reg_2936 <= temp_input_V_7_0_fu_374;
                temp_input_V_8_0_load_reg_2931 <= temp_input_V_8_0_fu_370;
                temp_input_V_9_0_load_reg_2926 <= temp_input_V_9_0_fu_366;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                temp_input_V_30_0_fu_146 <= temp_input_V_29_0_load_reg_2825;
                temp_input_V_30_0_load_reg_3127 <= temp_input_V_30_0_fu_146;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                tmp_71_reg_2792 <= input_signal(31 downto 31);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, icmp_ln31_fu_1103_p2, ap_CS_fsm_state5, grp_correlator_Pipeline_Initialization_loop_fu_672_ap_done, grp_correlator_Pipeline_Outer_Loop_fu_742_ap_done, grp_correlator_Pipeline_Find_max_loop_fu_909_ap_done, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln31_fu_1103_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_correlator_Pipeline_Initialization_loop_fu_672_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_correlator_Pipeline_Outer_Loop_fu_742_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_correlator_Pipeline_Find_max_loop_fu_909_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    F2_fu_1288_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln494_fu_1256_p1));
    add_ln31_fu_1109_p2 <= std_logic_vector(unsigned(j_fu_150) + unsigned(ap_const_lv8_1));
    add_ln590_fu_1300_p2 <= std_logic_vector(unsigned(F2_fu_1288_p2) + unsigned(ap_const_lv12_FE5));
    and_ln590_fu_1526_p2 <= (xor_ln591_fu_1520_p2 and icmp_ln590_reg_3078);
    and_ln591_fu_1505_p2 <= (xor_ln580_reg_2820 and icmp_ln591_reg_3090);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_correlator_Pipeline_Find_max_loop_fu_909_ap_done)
    begin
        if ((grp_correlator_Pipeline_Find_max_loop_fu_909_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_correlator_Pipeline_Initialization_loop_fu_672_ap_done)
    begin
        if ((grp_correlator_Pipeline_Initialization_loop_fu_672_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_correlator_Pipeline_Outer_Loop_fu_742_ap_done)
    begin
        if ((grp_correlator_Pipeline_Outer_Loop_fu_742_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state4, icmp_ln31_fu_1103_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln31_fu_1103_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4, icmp_ln31_fu_1103_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln31_fu_1103_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ashr_ln595_fu_1534_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_3073),to_integer(unsigned('0' & zext_ln595_fu_1531_p1(31-1 downto 0)))));
    bitcast_ln39_fu_951_p1 <= input_signal;
    exp_tmp_fu_1247_p4 <= ireg_reg_2797(62 downto 52);
    grp_correlator_Pipeline_Find_max_loop_fu_909_ap_start <= grp_correlator_Pipeline_Find_max_loop_fu_909_ap_start_reg;
    grp_correlator_Pipeline_Initialization_loop_fu_672_ap_start <= grp_correlator_Pipeline_Initialization_loop_fu_672_ap_start_reg;
    grp_correlator_Pipeline_Outer_Loop_fu_742_ap_start <= grp_correlator_Pipeline_Outer_Loop_fu_742_ap_start_reg;

    grp_fu_948_ce_assign_proc : process(grp_correlator_Pipeline_Find_max_loop_fu_909_grp_fu_948_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_948_ce <= grp_correlator_Pipeline_Find_max_loop_fu_909_grp_fu_948_p_ce;
        else 
            grp_fu_948_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_948_p0_assign_proc : process(ap_CS_fsm_state1, bitcast_ln39_fu_951_p1, grp_correlator_Pipeline_Find_max_loop_fu_909_grp_fu_948_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_948_p0 <= grp_correlator_Pipeline_Find_max_loop_fu_909_grp_fu_948_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_948_p0 <= bitcast_ln39_fu_951_p1;
        else 
            grp_fu_948_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln31_fu_1103_p2 <= "1" when (j_fu_150 = ap_const_lv8_AA) else "0";
    icmp_ln580_fu_995_p2 <= "1" when (trunc_ln566_fu_983_p1 = ap_const_lv63_0) else "0";
    icmp_ln590_fu_1294_p2 <= "1" when (signed(F2_fu_1288_p2) > signed(ap_const_lv12_1B)) else "0";
    icmp_ln591_fu_1320_p2 <= "1" when (F2_fu_1288_p2 = ap_const_lv12_1B) else "0";
    icmp_ln594_fu_1478_p2 <= "1" when (unsigned(sh_amt_reg_3083) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln612_fu_1483_p2 <= "1" when (unsigned(sh_amt_reg_3083) < unsigned(ap_const_lv12_1E)) else "0";
    ireg_fu_979_p1 <= grp_fu_948_p1;
    man_V_1_fu_1275_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln578_fu_1271_p1));
    man_V_2_fu_1281_p3 <= 
        man_V_1_fu_1275_p2 when (p_Result_s_reg_2803(0) = '1') else 
        zext_ln578_fu_1271_p1;
    or_ln591_fu_1516_p2 <= (icmp_ln591_reg_3090 or icmp_ln580_reg_2808);

    output_signal_o_assign_proc : process(output_signal_i, grp_correlator_Pipeline_Find_max_loop_fu_909_output_signal_o, grp_correlator_Pipeline_Find_max_loop_fu_909_output_signal_o_ap_vld, ap_CS_fsm_state10)
    begin
        if (((grp_correlator_Pipeline_Find_max_loop_fu_909_output_signal_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            output_signal_o <= grp_correlator_Pipeline_Find_max_loop_fu_909_output_signal_o;
        else 
            output_signal_o <= output_signal_i;
        end if; 
    end process;

    output_signal_o_ap_vld <= grp_correlator_Pipeline_Find_max_loop_fu_909_output_signal_o_ap_vld;
    p_Result_1_fu_1263_p3 <= (ap_const_lv1_1 & trunc_ln574_fu_1260_p1);
    select_ln580_fu_1555_p3 <= 
        ap_const_lv30_0 when (icmp_ln580_reg_2808(0) = '1') else 
        select_ln590_9_fu_1549_p3;
    select_ln590_9_fu_1549_p3 <= 
        select_ln594_fu_1543_p3 when (and_ln590_reg_3117(0) = '1') else 
        select_ln591_reg_3112;
    select_ln591_fu_1509_p3 <= 
        trunc_ln592_reg_3096 when (and_ln591_fu_1505_p2(0) = '1') else 
        select_ln612_fu_1497_p3;
    select_ln594_fu_1543_p3 <= 
        trunc_ln595_fu_1539_p1 when (icmp_ln594_reg_3107(0) = '1') else 
        select_ln597_reg_2815;
    select_ln597_fu_1001_p3 <= 
        ap_const_lv30_3FFFFFFF when (tmp_71_reg_2792(0) = '1') else 
        ap_const_lv30_0;
    select_ln612_fu_1497_p3 <= 
        shl_ln613_fu_1492_p2 when (icmp_ln612_fu_1483_p2(0) = '1') else 
        ap_const_lv30_0;
        sext_ln590_fu_1475_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_reg_3083),32));

    sext_ln590cast_fu_1488_p1 <= sext_ln590_fu_1475_p1(30 - 1 downto 0);
    sh_amt_fu_1312_p3 <= 
        add_ln590_fu_1300_p2 when (icmp_ln590_fu_1294_p2(0) = '1') else 
        sub_ln590_fu_1306_p2;
    shl_ln613_fu_1492_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln592_reg_3096),to_integer(unsigned('0' & sext_ln590cast_fu_1488_p1(30-1 downto 0)))));
    sub_ln590_fu_1306_p2 <= std_logic_vector(unsigned(ap_const_lv12_1B) - unsigned(F2_fu_1288_p2));
    trunc_ln566_fu_983_p1 <= ireg_fu_979_p1(63 - 1 downto 0);
    trunc_ln574_fu_1260_p1 <= ireg_reg_2797(52 - 1 downto 0);
    trunc_ln592_fu_1326_p1 <= man_V_2_fu_1281_p3(30 - 1 downto 0);
    trunc_ln595_fu_1539_p1 <= ashr_ln595_fu_1534_p2(30 - 1 downto 0);
    xor_ln580_fu_1008_p2 <= (icmp_ln580_reg_2808 xor ap_const_lv1_1);
    xor_ln591_fu_1520_p2 <= (or_ln591_fu_1516_p2 xor ap_const_lv1_1);
    zext_ln494_fu_1256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_fu_1247_p4),12));
    zext_ln578_fu_1271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_1263_p3),54));
    zext_ln595_fu_1531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln590_reg_3102),54));
end behav;
