+---------------------------------------------------------------------+
|  Log file: pa.results.log                                           |
|  Compiler version: 9.6.0                                            |
|  Created on: Mon May 29 15:51:25 2023                               |
|  Run ID: b280d292747592ee                                           |
+---------------------------------------------------------------------+

Allocation state: Final Allocation
-----------------------------------------------------------------------------
|       PHV Group        | Containers Used |  Bits Used   | Bits Available |
| (container bit widths) |     (% used)    |   (% used)   |                |
-----------------------------------------------------------------------------
|         0 (32)         |    7 (43.75%)   | 224 (43.75%) |      512       |
|         1 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|         2 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|         3 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|    Total for 32 bit    |    7 (10.94%)   | 224 (10.94%) |      2048      |
|                        |                 |              |                |
|         4 (8)          |    3 (18.75%)   | 16 (12.50%)  |      128       |
|         5 (8)          |    0 (0.00%)    |  0 (0.00%)   |      128       |
|         6 (8)          |    0 (0.00%)    |  0 (0.00%)   |      128       |
|         7 (8)          |    0 (0.00%)    |  0 (0.00%)   |      128       |
|    Total for 8 bit     |    3 (4.69%)    |  16 (3.12%)  |      512       |
|                        |                 |              |                |
|         8 (16)         |   13 (81.25%)   | 194 (75.78%) |      256       |
|         9 (16)         |    1 (6.25%)    |  9 (3.52%)   |      256       |
|        10 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        11 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        12 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        13 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|    Total for 16 bit    |   14 (14.58%)   | 203 (13.22%) |      1536      |
|                        |                 |              |                |
|       14 (32) T        |    3 (18.75%)   | 96 (18.75%)  |      512       |
|       15 (32) T        |    0 (0.00%)    |  0 (0.00%)   |      512       |
|    Total for 32 bit    |    3 (9.38%)    |  96 (9.38%)  |      1024      |
|                        |                 |              |                |
|        16 (8) T        |    0 (0.00%)    |  0 (0.00%)   |      128       |
|        17 (8) T        |    0 (0.00%)    |  0 (0.00%)   |      128       |
|    Total for 8 bit     |    0 (0.00%)    |  0 (0.00%)   |      256       |
|                        |                 |              |                |
|       18 (16) T        |    1 (6.25%)    |  16 (6.25%)  |      256       |
|       19 (16) T        |    0 (0.00%)    |  0 (0.00%)   |      256       |
|       20 (16) T        |    0 (0.00%)    |  0 (0.00%)   |      256       |
|    Total for 16 bit    |    1 (2.08%)    |  16 (2.08%)  |      768       |
|                        |                 |              |                |
|       MAU total        |   24 (10.71%)   | 443 (10.82%) |      4096      |
|     Tagalong total     |    4 (3.57%)    | 112 (5.47%)  |      2048      |
|     Overall total      |    28 (8.33%)   | 555 (9.03%)  |      6144      |
-----------------------------------------------------------------------------

--------------------------------------------
PHV Allocation
--------------------------------------------

Allocations in Group 0 32 bits
  32-bit PHV 0 (ingress): phv0[31:0] = hdr.ethernet.src_addr[31:0] (deparsed)
  32-bit PHV 1 (ingress): phv1[31:0] = hdr.ethernet.dst_addr[31:0] (deparsed)
  32-bit PHV 2 (ingress): phv2[31:0] = hdr.ipv4.src_addr[31:0] (deparsed)
  32-bit PHV 2 (ingress): phv2[31:0] = hdr.arp.tpa_addr[31:0] (deparsed)
  32-bit PHV 3 (ingress): phv3[31:0] = hdr.ipv4.dst_addr[31:0] (deparsed)
  32-bit PHV 3 (ingress): phv3[31:0] = hdr.arp.spa_addr[31:0] (deparsed)
  32-bit PHV 4 (ingress): phv4[31:0] = temp_ip_0[31:0]
  32-bit PHV 4 (ingress): phv4[0:0] = dst_cloud_0[0:0]
  32-bit PHV 5 (ingress): phv5[31:0] = hdr.arp.sha_addr[31:0] (deparsed)
  32-bit PHV 6 (ingress): phv6[31:0] = hdr.arp.tha_addr[31:0] (deparsed)
  >> 7 in ingress and 0 in egress

Allocations in Group 4 8 bits
  8-bit PHV 64 (ingress): phv64[2:0] = ig_intr_md_for_dprsr.digest_type[2:0] (deparsed)
  8-bit PHV 65 (ingress): phv65[7:2] = ig_md.traffic_type[7:2]
  8-bit PHV 65 (ingress): phv65[1:0] = hdr.vlan_tag.$stkvalid[1:0]
  8-bit PHV 65 (ingress): phv65[1:1] = hdr.vlan_tag[0].$valid[0:0] (deparsed)
  8-bit PHV 65 (ingress): phv65[0:0] = hdr.vlan_tag[1].$valid[0:0] (deparsed)
  8-bit PHV 66 (ingress): phv66[4:3] = ig_md.traffic_type[1:0]
  8-bit PHV 66 (ingress): phv66[2:2] = hdr.arp.$valid[0:0] (deparsed)
  8-bit PHV 66 (ingress): phv66[1:1] = hdr.ipv4.$valid[0:0] (deparsed)
  8-bit PHV 66 (ingress): phv66[0:0] = hdr.ethernet.$valid[0:0] (deparsed)
  >> 3 in ingress and 0 in egress

Allocations in Group 8 16 bits
  16-bit PHV 128 (ingress): phv128[8:0] = ig_intr_md.ingress_port[8:0]
  16-bit PHV 129 (ingress): phv129[15:0] = ig_md.ingress_port[15:0] (deparsed)
  16-bit PHV 130 (ingress): phv130[8:0] = ig_intr_md_for_tm.ucast_egress_port[8:0] (deparsed)
  16-bit PHV 131 (ingress): phv131[15:0] = hdr.arp.opcode[15:0] (deparsed)
  16-bit PHV 132 (ingress): phv132[15:0] = hdr.ethernet.src_addr[47:32] (deparsed)
  16-bit PHV 133 (ingress): phv133[15:0] = hdr.ethernet.dst_addr[47:32] (deparsed)
  16-bit PHV 134 (ingress): phv134[15:0] = hdr.arp.sha_addr[47:32] (deparsed)
  16-bit PHV 135 (ingress): phv135[15:0] = hdr.arp.tha_addr[47:32] (deparsed)
  16-bit PHV 136 (ingress): phv136[15:13] = hdr.vlan_tag[0].pcp[2:0] (deparsed)
  16-bit PHV 136 (ingress): phv136[12:12] = hdr.vlan_tag[0].dei[0:0] (deparsed)
  16-bit PHV 136 (ingress): phv136[11:0] = hdr.vlan_tag[0].vid[11:0] (deparsed)
  16-bit PHV 137 (ingress): phv137[15:13] = hdr.vlan_tag[1].pcp[2:0] (deparsed)
  16-bit PHV 137 (ingress): phv137[12:12] = hdr.vlan_tag[1].dei[0:0] (deparsed)
  16-bit PHV 137 (ingress): phv137[11:0] = hdr.vlan_tag[1].vid[11:0] (deparsed)
  16-bit PHV 138 (ingress): phv138[15:0] = hdr.ethernet.ether_type[15:0] (deparsed)
  16-bit PHV 139 (ingress): phv139[15:0] = hdr.vlan_tag[0].ether_type[15:0] (deparsed)
  16-bit PHV 140 (ingress): phv140[15:0] = hdr.vlan_tag[1].ether_type[15:0] (deparsed)
  >> 13 in ingress and 0 in egress

Allocations in Group 9 16 bits
  16-bit PHV 144 (egress): phv144[8:0] = eg_intr_md.egress_port[8:0] (deparsed)
  >> 0 in ingress and 1 in egress

Allocations in Group 14 32 bits (tagalong)
  32-bit PHV 256 (ingress): phv256[31:28] = hdr.ipv4.version[3:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (ingress): phv256[31:16] = hdr.arp.hw_type[15:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (ingress): phv256[27:24] = hdr.ipv4.ihl[3:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (ingress): phv256[23:16] = hdr.ipv4.diffserv[7:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (ingress): phv256[15:0] = hdr.ipv4.total_len[15:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (ingress): phv256[15:0] = hdr.arp.proto_type[15:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (ingress): phv257[31:24] = hdr.ipv4.ttl[7:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (ingress): phv257[23:16] = hdr.ipv4.protocol[7:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (ingress): phv257[15:0] = hdr.ipv4.hdr_checksum[15:0] (tagalong capable) (deparsed)
  32-bit PHV 258 (ingress): phv258[31:16] = hdr.ipv4.identification[15:0] (tagalong capable) (deparsed)
  32-bit PHV 258 (ingress): phv258[15:13] = hdr.ipv4.flags[2:0] (tagalong capable) (deparsed)
  32-bit PHV 258 (ingress): phv258[12:0] = hdr.ipv4.frag_offset[12:0] (tagalong capable) (deparsed)
  >> 3 in ingress and 0 in egress

Allocations in Group 18 16 bits (tagalong)
  16-bit PHV 320 (ingress): phv320[15:8] = hdr.arp.hw_addr_len[7:0] (tagalong capable) (deparsed)
  16-bit PHV 320 (ingress): phv320[7:0] = hdr.arp.proto_addr_len[7:0] (tagalong capable) (deparsed)
  >> 1 in ingress and 0 in egress


Final POV layout (ingress):

Final POV layout (egress):
