<stg><name>EQ_Pipeline_VITIS_LOOP_98_1</name>


<trans_list>

<trans id="103" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %trunc_ln10_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln10

]]></Node>
<StgValue><ssdm name="trunc_ln10_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %p_lshr_f6_cast_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_lshr_f6_cast

]]></Node>
<StgValue><ssdm name="p_lshr_f6_cast_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i10 1, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body.i:0 %i_5 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i:1 %icmp_ln98 = icmp_ult  i10 %i_5, i10 %p_lshr_f6_cast_read

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 511, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:3 %br_ln98 = br i1 %icmp_ln98, void %_ZL8apply_eqP9complex_ti.exit.loopexit.exitStub, void %for.body.i.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="10">
<![CDATA[
for.body.i.split_ifconv:0 %zext_ln98 = zext i10 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.split_ifconv:1 %specpipeline_ln99 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln99"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split_ifconv:2 %specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln98"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i.split_ifconv:3 %icmp_ln108 = icmp_ult  i10 %i_5, i10 5

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i.split_ifconv:4 %icmp_ln112 = icmp_ult  i10 %i_5, i10 17

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i.split_ifconv:5 %icmp_ln116 = icmp_ult  i10 %i_5, i10 43

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i.split_ifconv:6 %icmp_ln104 = icmp_ne  i10 %i_5, i10 1

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.split_ifconv:7 %and_ln108 = and i1 %icmp_ln108, i1 %icmp_ln104

]]></Node>
<StgValue><ssdm name="and_ln108"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.split_ifconv:8 %xor_ln108 = xor i1 %icmp_ln108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.split_ifconv:9 %and_ln112 = and i1 %icmp_ln112, i1 %xor_ln108

]]></Node>
<StgValue><ssdm name="and_ln112"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body.i.split_ifconv:10 %select_ln112 = select i1 %and_ln112, i3 1, i3 7

]]></Node>
<StgValue><ssdm name="select_ln112"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.split_ifconv:11 %or_ln112 = or i1 %and_ln112, i1 %and_ln108

]]></Node>
<StgValue><ssdm name="or_ln112"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body.i.split_ifconv:12 %select_ln112_1 = select i1 %or_ln112, i3 %select_ln112, i3 2

]]></Node>
<StgValue><ssdm name="select_ln112_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.split_ifconv:13 %or_ln112_1 = or i1 %or_ln112, i1 %icmp_ln116

]]></Node>
<StgValue><ssdm name="or_ln112_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body.i.split_ifconv:14 %mode = select i1 %or_ln112_1, i3 %select_ln112_1, i3 7

]]></Node>
<StgValue><ssdm name="mode"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
for.body.i.split_ifconv:15 %switch_ln126 = switch i3 %mode, void %if.end90.i, i3 2, void %if.then20.i, i3 7, void %if.then53.i

]]></Node>
<StgValue><ssdm name="switch_ln126"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then53.i:0 %buf_re_V_addr_2 = getelementptr i40 %buf_re_V, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="buf_re_V_addr_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="40" op_0_bw="10">
<![CDATA[
if.then53.i:1 %buf_re_V_load_2 = load i10 %buf_re_V_addr_2

]]></Node>
<StgValue><ssdm name="buf_re_V_load_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then53.i:5 %buf_im_V_addr_2 = getelementptr i40 %buf_im_V, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="buf_im_V_addr_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="40" op_0_bw="10">
<![CDATA[
if.then53.i:6 %buf_im_V_load_2 = load i10 %buf_im_V_addr_2

]]></Node>
<StgValue><ssdm name="buf_im_V_load_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then20.i:0 %buf_re_V_addr = getelementptr i40 %buf_re_V, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="buf_re_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="40" op_0_bw="10">
<![CDATA[
if.then20.i:1 %buf_re_V_load = load i10 %buf_re_V_addr

]]></Node>
<StgValue><ssdm name="buf_re_V_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then20.i:4 %buf_im_V_addr = getelementptr i40 %buf_im_V, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="buf_im_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="40" op_0_bw="10">
<![CDATA[
if.then20.i:5 %buf_im_V_load = load i10 %buf_im_V_addr

]]></Node>
<StgValue><ssdm name="buf_im_V_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
_ZL8apply_eqP9complex_ti.exit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="40" op_0_bw="10">
<![CDATA[
if.then53.i:1 %buf_re_V_load_2 = load i10 %buf_re_V_addr_2

]]></Node>
<StgValue><ssdm name="buf_re_V_load_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="39" op_0_bw="39" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then53.i:2 %r_V_25 = partselect i39 @_ssdm_op_PartSelect.i39.i40.i32.i32, i40 %buf_re_V_load_2, i32 1, i32 39

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="40" op_0_bw="39">
<![CDATA[
if.then53.i:3 %sext_ln1534 = sext i39 %r_V_25

]]></Node>
<StgValue><ssdm name="sext_ln1534"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="40" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then53.i:4 %store_ln132 = store i40 %sext_ln1534, i10 %buf_re_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="40" op_0_bw="10">
<![CDATA[
if.then53.i:6 %buf_im_V_load_2 = load i10 %buf_im_V_addr_2

]]></Node>
<StgValue><ssdm name="buf_im_V_load_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="39" op_0_bw="39" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then53.i:7 %r_V_26 = partselect i39 @_ssdm_op_PartSelect.i39.i40.i32.i32, i40 %buf_im_V_load_2, i32 1, i32 39

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="40" op_0_bw="39">
<![CDATA[
if.then53.i:8 %sext_ln1534_1 = sext i39 %r_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1534_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="40" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then53.i:9 %store_ln133 = store i40 %sext_ln1534_1, i10 %buf_im_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="40" op_0_bw="10">
<![CDATA[
if.then20.i:1 %buf_re_V_load = load i10 %buf_re_V_addr

]]></Node>
<StgValue><ssdm name="buf_re_V_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
if.then20.i:2 %r_V = shl i40 %buf_re_V_load, i40 1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="40" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then20.i:3 %store_ln127 = store i40 %r_V, i10 %buf_re_V_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="40" op_0_bw="10">
<![CDATA[
if.then20.i:5 %buf_im_V_load = load i10 %buf_im_V_addr

]]></Node>
<StgValue><ssdm name="buf_im_V_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
if.then20.i:6 %r_V_22 = shl i40 %buf_im_V_load, i40 1

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="40" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then20.i:7 %store_ln128 = store i40 %r_V_22, i10 %buf_im_V_addr

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then53.i:10 %sub_ln134 = sub i10 %trunc_ln10_read, i10 %i_5

]]></Node>
<StgValue><ssdm name="sub_ln134"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="10">
<![CDATA[
if.then53.i:11 %zext_ln1534 = zext i10 %sub_ln134

]]></Node>
<StgValue><ssdm name="zext_ln1534"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then53.i:12 %buf_re_V_addr_3 = getelementptr i40 %buf_re_V, i64 0, i64 %zext_ln1534

]]></Node>
<StgValue><ssdm name="buf_re_V_addr_3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="40" op_0_bw="10" op_1_bw="0">
<![CDATA[
if.then53.i:13 %buf_re_V_load_3 = load i10 %buf_re_V_addr_3

]]></Node>
<StgValue><ssdm name="buf_re_V_load_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then53.i:17 %buf_im_V_addr_3 = getelementptr i40 %buf_im_V, i64 0, i64 %zext_ln1534

]]></Node>
<StgValue><ssdm name="buf_im_V_addr_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="40" op_0_bw="10" op_1_bw="0">
<![CDATA[
if.then53.i:18 %buf_im_V_load_3 = load i10 %buf_im_V_addr_3

]]></Node>
<StgValue><ssdm name="buf_im_V_load_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then20.i:8 %sub_ln129 = sub i10 %trunc_ln10_read, i10 %i_5

]]></Node>
<StgValue><ssdm name="sub_ln129"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="10">
<![CDATA[
if.then20.i:9 %zext_ln1500 = zext i10 %sub_ln129

]]></Node>
<StgValue><ssdm name="zext_ln1500"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then20.i:10 %buf_re_V_addr_1 = getelementptr i40 %buf_re_V, i64 0, i64 %zext_ln1500

]]></Node>
<StgValue><ssdm name="buf_re_V_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="40" op_0_bw="10" op_1_bw="0">
<![CDATA[
if.then20.i:11 %buf_re_V_load_1 = load i10 %buf_re_V_addr_1

]]></Node>
<StgValue><ssdm name="buf_re_V_load_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then20.i:14 %buf_im_V_addr_1 = getelementptr i40 %buf_im_V, i64 0, i64 %zext_ln1500

]]></Node>
<StgValue><ssdm name="buf_im_V_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="40" op_0_bw="10" op_1_bw="0">
<![CDATA[
if.then20.i:15 %buf_im_V_load_1 = load i10 %buf_im_V_addr_1

]]></Node>
<StgValue><ssdm name="buf_im_V_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="40" op_0_bw="10" op_1_bw="0">
<![CDATA[
if.then53.i:13 %buf_re_V_load_3 = load i10 %buf_re_V_addr_3

]]></Node>
<StgValue><ssdm name="buf_re_V_load_3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="39" op_0_bw="39" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then53.i:14 %r_V_27 = partselect i39 @_ssdm_op_PartSelect.i39.i40.i32.i32, i40 %buf_re_V_load_3, i32 1, i32 39

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="40" op_0_bw="39">
<![CDATA[
if.then53.i:15 %sext_ln1534_2 = sext i39 %r_V_27

]]></Node>
<StgValue><ssdm name="sext_ln1534_2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="40" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then53.i:16 %store_ln134 = store i40 %sext_ln1534_2, i10 %buf_re_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="40" op_0_bw="10" op_1_bw="0">
<![CDATA[
if.then53.i:18 %buf_im_V_load_3 = load i10 %buf_im_V_addr_3

]]></Node>
<StgValue><ssdm name="buf_im_V_load_3"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="39" op_0_bw="39" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then53.i:19 %r_V_28 = partselect i39 @_ssdm_op_PartSelect.i39.i40.i32.i32, i40 %buf_im_V_load_3, i32 1, i32 39

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="40" op_0_bw="39">
<![CDATA[
if.then53.i:20 %sext_ln1534_3 = sext i39 %r_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1534_3"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="40" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then53.i:21 %store_ln135 = store i40 %sext_ln1534_3, i10 %buf_im_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
if.then53.i:22 %br_ln136 = br void %if.end90.i

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="40" op_0_bw="10" op_1_bw="0">
<![CDATA[
if.then20.i:11 %buf_re_V_load_1 = load i10 %buf_re_V_addr_1

]]></Node>
<StgValue><ssdm name="buf_re_V_load_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
if.then20.i:12 %r_V_23 = shl i40 %buf_re_V_load_1, i40 1

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="40" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then20.i:13 %store_ln129 = store i40 %r_V_23, i10 %buf_re_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="40" op_0_bw="10" op_1_bw="0">
<![CDATA[
if.then20.i:15 %buf_im_V_load_1 = load i10 %buf_im_V_addr_1

]]></Node>
<StgValue><ssdm name="buf_im_V_load_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
if.then20.i:16 %r_V_24 = shl i40 %buf_im_V_load_1, i40 1

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="40" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then20.i:17 %store_ln130 = store i40 %r_V_24, i10 %buf_im_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
if.then20.i:18 %br_ln131 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
<literal name="mode" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
if.end90.i:0 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i:0 %add_ln98 = add i10 %i_5, i10 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:1 %store_ln98 = store i10 %add_ln98, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:2 %br_ln98 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
