$date
	Thu Oct 27 18:47:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rsh_n_tb $end
$var wire 8 ! b [7:0] $end
$var reg 8 " a [7:0] $end
$var integer 32 # i [31:0] $end
$scope module test $end
$var wire 8 $ a [7:0] $end
$var reg 8 % b [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 %
b1000 $
b0 #
b1000 "
b10 !
$end
#10
b11111011 !
b11111011 %
b11101101 "
b11101101 $
b1 #
#20
b11111101 !
b11111101 %
b11110111 "
b11110111 $
b10 #
#30
b11111000 !
b11111000 %
b11100011 "
b11100011 $
b11 #
#40
b110 !
b110 %
b11011 "
b11011 $
b100 #
#50
b100 !
b100 %
b10001 "
b10001 $
b101 #
#60
b110 #
