module forward_dataflow_in_loop_VITIS_LOOP_7827_1_Loop_VITIS_LOOP_6929_1_proc_Pipeline_VITIS_LO (ap_clk,ap_rst,ap_start,ap_done,ap_idle,ap_ready,sext_ln6929,v6697_7_address0,v6697_7_ce0,v6697_7_q0,v6697_6_address0,v6697_6_ce0,v6697_6_q0,v6697_5_address0,v6697_5_ce0,v6697_5_q0,v6697_4_address0,v6697_4_ce0,v6697_4_q0,v6697_3_address0,v6697_3_ce0,v6697_3_q0,v6697_2_address0,v6697_2_ce0,v6697_2_q0,v6697_1_address0,v6697_1_ce0,v6697_1_q0,v6697_address0,v6697_ce0,v6697_q0,v6696_63_address0,v6696_63_ce0,v6696_63_q0,v6696_55_address0,v6696_55_ce0,v6696_55_q0,v6696_47_address0,v6696_47_ce0,v6696_47_q0,v6696_39_address0,v6696_39_ce0,v6696_39_q0,v6696_31_address0,v6696_31_ce0,v6696_31_q0,v6696_23_address0,v6696_23_ce0,v6696_23_q0,v6696_15_address0,v6696_15_ce0,v6696_15_q0,v6696_7_address0,v6696_7_ce0,v6696_7_q0,v6696_62_address0,v6696_62_ce0,v6696_62_q0,v6696_54_address0,v6696_54_ce0,v6696_54_q0,v6696_46_address0,v6696_46_ce0,v6696_46_q0,v6696_38_address0,v6696_38_ce0,v6696_38_q0,v6696_30_address0,v6696_30_ce0,v6696_30_q0,v6696_22_address0,v6696_22_ce0,v6696_22_q0,v6696_14_address0,v6696_14_ce0,v6696_14_q0,v6696_6_address0,v6696_6_ce0,v6696_6_q0,v6696_61_address0,v6696_61_ce0,v6696_61_q0,v6696_53_address0,v6696_53_ce0,v6696_53_q0,v6696_45_address0,v6696_45_ce0,v6696_45_q0,v6696_37_address0,v6696_37_ce0,v6696_37_q0,v6696_29_address0,v6696_29_ce0,v6696_29_q0,v6696_21_address0,v6696_21_ce0,v6696_21_q0,v6696_13_address0,v6696_13_ce0,v6696_13_q0,v6696_5_address0,v6696_5_ce0,v6696_5_q0,v6696_60_address0,v6696_60_ce0,v6696_60_q0,v6696_52_address0,v6696_52_ce0,v6696_52_q0,v6696_44_address0,v6696_44_ce0,v6696_44_q0,v6696_36_address0,v6696_36_ce0,v6696_36_q0,v6696_28_address0,v6696_28_ce0,v6696_28_q0,v6696_20_address0,v6696_20_ce0,v6696_20_q0,v6696_12_address0,v6696_12_ce0,v6696_12_q0,v6696_4_address0,v6696_4_ce0,v6696_4_q0,v6696_59_address0,v6696_59_ce0,v6696_59_q0,v6696_51_address0,v6696_51_ce0,v6696_51_q0,v6696_43_address0,v6696_43_ce0,v6696_43_q0,v6696_35_address0,v6696_35_ce0,v6696_35_q0,v6696_27_address0,v6696_27_ce0,v6696_27_q0,v6696_19_address0,v6696_19_ce0,v6696_19_q0,v6696_11_address0,v6696_11_ce0,v6696_11_q0,v6696_3_address0,v6696_3_ce0,v6696_3_q0,v6696_58_address0,v6696_58_ce0,v6696_58_q0,v6696_50_address0,v6696_50_ce0,v6696_50_q0,v6696_42_address0,v6696_42_ce0,v6696_42_q0,v6696_34_address0,v6696_34_ce0,v6696_34_q0,v6696_26_address0,v6696_26_ce0,v6696_26_q0,v6696_18_address0,v6696_18_ce0,v6696_18_q0,v6696_10_address0,v6696_10_ce0,v6696_10_q0,v6696_2_address0,v6696_2_ce0,v6696_2_q0,v6696_57_address0,v6696_57_ce0,v6696_57_q0,v6696_49_address0,v6696_49_ce0,v6696_49_q0,v6696_41_address0,v6696_41_ce0,v6696_41_q0,v6696_33_address0,v6696_33_ce0,v6696_33_q0,v6696_25_address0,v6696_25_ce0,v6696_25_q0,v6696_17_address0,v6696_17_ce0,v6696_17_q0,v6696_9_address0,v6696_9_ce0,v6696_9_q0,v6696_1_address0,v6696_1_ce0,v6696_1_q0,v6696_56_address0,v6696_56_ce0,v6696_56_q0,v6696_48_address0,v6696_48_ce0,v6696_48_q0,v6696_40_address0,v6696_40_ce0,v6696_40_q0,v6696_32_address0,v6696_32_ce0,v6696_32_q0,v6696_24_address0,v6696_24_ce0,v6696_24_q0,v6696_16_address0,v6696_16_ce0,v6696_16_q0,v6696_8_address0,v6696_8_ce0,v6696_8_q0,v6696_address0,v6696_ce0,v6696_q0,v6695_7_address0,v6695_7_ce0,v6695_7_q0,v6698_7_address0,v6698_7_ce0,v6698_7_we0,v6698_7_d0,v6698_7_address1,v6698_7_ce1,v6698_7_q1,v6695_6_address0,v6695_6_ce0,v6695_6_q0,v6698_6_address0,v6698_6_ce0,v6698_6_we0,v6698_6_d0,v6698_6_address1,v6698_6_ce1,v6698_6_q1,v6695_5_address0,v6695_5_ce0,v6695_5_q0,v6698_5_address0,v6698_5_ce0,v6698_5_we0,v6698_5_d0,v6698_5_address1,v6698_5_ce1,v6698_5_q1,v6695_4_address0,v6695_4_ce0,v6695_4_q0,v6698_4_address0,v6698_4_ce0,v6698_4_we0,v6698_4_d0,v6698_4_address1,v6698_4_ce1,v6698_4_q1,v6695_3_address0,v6695_3_ce0,v6695_3_q0,v6698_3_address0,v6698_3_ce0,v6698_3_we0,v6698_3_d0,v6698_3_address1,v6698_3_ce1,v6698_3_q1,v6695_2_address0,v6695_2_ce0,v6695_2_q0,v6698_2_address0,v6698_2_ce0,v6698_2_we0,v6698_2_d0,v6698_2_address1,v6698_2_ce1,v6698_2_q1,v6695_1_address0,v6695_1_ce0,v6695_1_q0,v6698_1_address0,v6698_1_ce0,v6698_1_we0,v6698_1_d0,v6698_1_address1,v6698_1_ce1,v6698_1_q1,v6695_address0,v6695_ce0,v6695_q0,v6698_address0,v6698_ce0,v6698_we0,v6698_d0,v6698_address1,v6698_ce1,v6698_q1); 
parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [9:0] sext_ln6929;
output  [1:0] v6697_7_address0;
output   v6697_7_ce0;
input  [7:0] v6697_7_q0;
output  [1:0] v6697_6_address0;
output   v6697_6_ce0;
input  [7:0] v6697_6_q0;
output  [1:0] v6697_5_address0;
output   v6697_5_ce0;
input  [7:0] v6697_5_q0;
output  [1:0] v6697_4_address0;
output   v6697_4_ce0;
input  [7:0] v6697_4_q0;
output  [1:0] v6697_3_address0;
output   v6697_3_ce0;
input  [7:0] v6697_3_q0;
output  [1:0] v6697_2_address0;
output   v6697_2_ce0;
input  [7:0] v6697_2_q0;
output  [1:0] v6697_1_address0;
output   v6697_1_ce0;
input  [7:0] v6697_1_q0;
output  [1:0] v6697_address0;
output   v6697_ce0;
input  [7:0] v6697_q0;
output  [3:0] v6696_63_address0;
output   v6696_63_ce0;
input  [7:0] v6696_63_q0;
output  [3:0] v6696_55_address0;
output   v6696_55_ce0;
input  [7:0] v6696_55_q0;
output  [3:0] v6696_47_address0;
output   v6696_47_ce0;
input  [7:0] v6696_47_q0;
output  [3:0] v6696_39_address0;
output   v6696_39_ce0;
input  [7:0] v6696_39_q0;
output  [3:0] v6696_31_address0;
output   v6696_31_ce0;
input  [7:0] v6696_31_q0;
output  [3:0] v6696_23_address0;
output   v6696_23_ce0;
input  [7:0] v6696_23_q0;
output  [3:0] v6696_15_address0;
output   v6696_15_ce0;
input  [7:0] v6696_15_q0;
output  [3:0] v6696_7_address0;
output   v6696_7_ce0;
input  [7:0] v6696_7_q0;
output  [3:0] v6696_62_address0;
output   v6696_62_ce0;
input  [7:0] v6696_62_q0;
output  [3:0] v6696_54_address0;
output   v6696_54_ce0;
input  [7:0] v6696_54_q0;
output  [3:0] v6696_46_address0;
output   v6696_46_ce0;
input  [7:0] v6696_46_q0;
output  [3:0] v6696_38_address0;
output   v6696_38_ce0;
input  [7:0] v6696_38_q0;
output  [3:0] v6696_30_address0;
output   v6696_30_ce0;
input  [7:0] v6696_30_q0;
output  [3:0] v6696_22_address0;
output   v6696_22_ce0;
input  [7:0] v6696_22_q0;
output  [3:0] v6696_14_address0;
output   v6696_14_ce0;
input  [7:0] v6696_14_q0;
output  [3:0] v6696_6_address0;
output   v6696_6_ce0;
input  [7:0] v6696_6_q0;
output  [3:0] v6696_61_address0;
output   v6696_61_ce0;
input  [7:0] v6696_61_q0;
output  [3:0] v6696_53_address0;
output   v6696_53_ce0;
input  [7:0] v6696_53_q0;
output  [3:0] v6696_45_address0;
output   v6696_45_ce0;
input  [7:0] v6696_45_q0;
output  [3:0] v6696_37_address0;
output   v6696_37_ce0;
input  [7:0] v6696_37_q0;
output  [3:0] v6696_29_address0;
output   v6696_29_ce0;
input  [7:0] v6696_29_q0;
output  [3:0] v6696_21_address0;
output   v6696_21_ce0;
input  [7:0] v6696_21_q0;
output  [3:0] v6696_13_address0;
output   v6696_13_ce0;
input  [7:0] v6696_13_q0;
output  [3:0] v6696_5_address0;
output   v6696_5_ce0;
input  [7:0] v6696_5_q0;
output  [3:0] v6696_60_address0;
output   v6696_60_ce0;
input  [7:0] v6696_60_q0;
output  [3:0] v6696_52_address0;
output   v6696_52_ce0;
input  [7:0] v6696_52_q0;
output  [3:0] v6696_44_address0;
output   v6696_44_ce0;
input  [7:0] v6696_44_q0;
output  [3:0] v6696_36_address0;
output   v6696_36_ce0;
input  [7:0] v6696_36_q0;
output  [3:0] v6696_28_address0;
output   v6696_28_ce0;
input  [7:0] v6696_28_q0;
output  [3:0] v6696_20_address0;
output   v6696_20_ce0;
input  [7:0] v6696_20_q0;
output  [3:0] v6696_12_address0;
output   v6696_12_ce0;
input  [7:0] v6696_12_q0;
output  [3:0] v6696_4_address0;
output   v6696_4_ce0;
input  [7:0] v6696_4_q0;
output  [3:0] v6696_59_address0;
output   v6696_59_ce0;
input  [7:0] v6696_59_q0;
output  [3:0] v6696_51_address0;
output   v6696_51_ce0;
input  [7:0] v6696_51_q0;
output  [3:0] v6696_43_address0;
output   v6696_43_ce0;
input  [7:0] v6696_43_q0;
output  [3:0] v6696_35_address0;
output   v6696_35_ce0;
input  [7:0] v6696_35_q0;
output  [3:0] v6696_27_address0;
output   v6696_27_ce0;
input  [7:0] v6696_27_q0;
output  [3:0] v6696_19_address0;
output   v6696_19_ce0;
input  [7:0] v6696_19_q0;
output  [3:0] v6696_11_address0;
output   v6696_11_ce0;
input  [7:0] v6696_11_q0;
output  [3:0] v6696_3_address0;
output   v6696_3_ce0;
input  [7:0] v6696_3_q0;
output  [3:0] v6696_58_address0;
output   v6696_58_ce0;
input  [7:0] v6696_58_q0;
output  [3:0] v6696_50_address0;
output   v6696_50_ce0;
input  [7:0] v6696_50_q0;
output  [3:0] v6696_42_address0;
output   v6696_42_ce0;
input  [7:0] v6696_42_q0;
output  [3:0] v6696_34_address0;
output   v6696_34_ce0;
input  [7:0] v6696_34_q0;
output  [3:0] v6696_26_address0;
output   v6696_26_ce0;
input  [7:0] v6696_26_q0;
output  [3:0] v6696_18_address0;
output   v6696_18_ce0;
input  [7:0] v6696_18_q0;
output  [3:0] v6696_10_address0;
output   v6696_10_ce0;
input  [7:0] v6696_10_q0;
output  [3:0] v6696_2_address0;
output   v6696_2_ce0;
input  [7:0] v6696_2_q0;
output  [3:0] v6696_57_address0;
output   v6696_57_ce0;
input  [7:0] v6696_57_q0;
output  [3:0] v6696_49_address0;
output   v6696_49_ce0;
input  [7:0] v6696_49_q0;
output  [3:0] v6696_41_address0;
output   v6696_41_ce0;
input  [7:0] v6696_41_q0;
output  [3:0] v6696_33_address0;
output   v6696_33_ce0;
input  [7:0] v6696_33_q0;
output  [3:0] v6696_25_address0;
output   v6696_25_ce0;
input  [7:0] v6696_25_q0;
output  [3:0] v6696_17_address0;
output   v6696_17_ce0;
input  [7:0] v6696_17_q0;
output  [3:0] v6696_9_address0;
output   v6696_9_ce0;
input  [7:0] v6696_9_q0;
output  [3:0] v6696_1_address0;
output   v6696_1_ce0;
input  [7:0] v6696_1_q0;
output  [3:0] v6696_56_address0;
output   v6696_56_ce0;
input  [7:0] v6696_56_q0;
output  [3:0] v6696_48_address0;
output   v6696_48_ce0;
input  [7:0] v6696_48_q0;
output  [3:0] v6696_40_address0;
output   v6696_40_ce0;
input  [7:0] v6696_40_q0;
output  [3:0] v6696_32_address0;
output   v6696_32_ce0;
input  [7:0] v6696_32_q0;
output  [3:0] v6696_24_address0;
output   v6696_24_ce0;
input  [7:0] v6696_24_q0;
output  [3:0] v6696_16_address0;
output   v6696_16_ce0;
input  [7:0] v6696_16_q0;
output  [3:0] v6696_8_address0;
output   v6696_8_ce0;
input  [7:0] v6696_8_q0;
output  [3:0] v6696_address0;
output   v6696_ce0;
input  [7:0] v6696_q0;
output  [1:0] v6695_7_address0;
output   v6695_7_ce0;
input  [7:0] v6695_7_q0;
output  [1:0] v6698_7_address0;
output   v6698_7_ce0;
output   v6698_7_we0;
output  [7:0] v6698_7_d0;
output  [1:0] v6698_7_address1;
output   v6698_7_ce1;
input  [7:0] v6698_7_q1;
output  [1:0] v6695_6_address0;
output   v6695_6_ce0;
input  [7:0] v6695_6_q0;
output  [1:0] v6698_6_address0;
output   v6698_6_ce0;
output   v6698_6_we0;
output  [7:0] v6698_6_d0;
output  [1:0] v6698_6_address1;
output   v6698_6_ce1;
input  [7:0] v6698_6_q1;
output  [1:0] v6695_5_address0;
output   v6695_5_ce0;
input  [7:0] v6695_5_q0;
output  [1:0] v6698_5_address0;
output   v6698_5_ce0;
output   v6698_5_we0;
output  [7:0] v6698_5_d0;
output  [1:0] v6698_5_address1;
output   v6698_5_ce1;
input  [7:0] v6698_5_q1;
output  [1:0] v6695_4_address0;
output   v6695_4_ce0;
input  [7:0] v6695_4_q0;
output  [1:0] v6698_4_address0;
output   v6698_4_ce0;
output   v6698_4_we0;
output  [7:0] v6698_4_d0;
output  [1:0] v6698_4_address1;
output   v6698_4_ce1;
input  [7:0] v6698_4_q1;
output  [1:0] v6695_3_address0;
output   v6695_3_ce0;
input  [7:0] v6695_3_q0;
output  [1:0] v6698_3_address0;
output   v6698_3_ce0;
output   v6698_3_we0;
output  [7:0] v6698_3_d0;
output  [1:0] v6698_3_address1;
output   v6698_3_ce1;
input  [7:0] v6698_3_q1;
output  [1:0] v6695_2_address0;
output   v6695_2_ce0;
input  [7:0] v6695_2_q0;
output  [1:0] v6698_2_address0;
output   v6698_2_ce0;
output   v6698_2_we0;
output  [7:0] v6698_2_d0;
output  [1:0] v6698_2_address1;
output   v6698_2_ce1;
input  [7:0] v6698_2_q1;
output  [1:0] v6695_1_address0;
output   v6695_1_ce0;
input  [7:0] v6695_1_q0;
output  [1:0] v6698_1_address0;
output   v6698_1_ce0;
output   v6698_1_we0;
output  [7:0] v6698_1_d0;
output  [1:0] v6698_1_address1;
output   v6698_1_ce1;
input  [7:0] v6698_1_q1;
output  [1:0] v6695_address0;
output   v6695_ce0;
input  [7:0] v6695_q0;
output  [1:0] v6698_address0;
output   v6698_ce0;
output   v6698_we0;
output  [7:0] v6698_d0;
output  [1:0] v6698_address1;
output   v6698_ce1;
input  [7:0] v6698_q1;
reg ap_idle;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln6929_fu_1473_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] icmp_ln6931528_reg_1434;
wire  signed [10:0] sext_ln6929_cast_fu_1445_p1;
reg  signed [10:0] sext_ln6929_cast_reg_2462;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln6929_reg_2467;
reg   [0:0] icmp_ln6929_reg_2467_pp0_iter1_reg;
wire   [63:0] zext_ln6929_fu_1522_p1;
reg   [63:0] zext_ln6929_reg_2471;
reg   [63:0] zext_ln6929_reg_2471_pp0_iter2_reg;
wire   [0:0] cmp13_i_i_fu_1531_p2;
reg   [0:0] cmp13_i_i_reg_2482;
reg   [0:0] cmp13_i_i_reg_2482_pp0_iter2_reg;
reg   [0:0] cmp13_i_i_reg_2482_pp0_iter3_reg;
reg   [0:0] cmp13_i_i_reg_2482_pp0_iter4_reg;
wire   [0:0] cmp1590_i_i_fu_1550_p2;
reg   [0:0] cmp1590_i_i_reg_2494;
reg   [0:0] cmp1590_i_i_reg_2494_pp0_iter2_reg;
reg   [0:0] cmp1590_i_i_reg_2494_pp0_iter3_reg;
reg   [0:0] cmp1590_i_i_reg_2494_pp0_iter4_reg;
reg   [0:0] cmp1590_i_i_reg_2494_pp0_iter5_reg;
reg   [0:0] cmp1590_i_i_reg_2494_pp0_iter6_reg;
wire   [1:0] lshr_ln8_fu_1556_p4;
reg   [1:0] lshr_ln8_reg_2511;
reg   [1:0] lshr_ln8_reg_2511_pp0_iter2_reg;
reg   [1:0] lshr_ln8_reg_2511_pp0_iter3_reg;
wire   [63:0] zext_ln6934_fu_1580_p1;
reg   [63:0] zext_ln6934_reg_2516;
reg   [63:0] zext_ln6934_reg_2516_pp0_iter2_reg;
wire   [0:0] xor_ln6931_fu_1606_p2;
reg   [0:0] xor_ln6931_reg_2616;
wire   [7:0] mul_ln7423_3_fu_1622_p2;
reg   [7:0] mul_ln7423_3_reg_3161;
wire   [7:0] mul_ln7433_3_fu_1628_p2;
reg   [7:0] mul_ln7433_3_reg_3171;
wire   [7:0] mul_ln7443_3_fu_1634_p2;
reg   [7:0] mul_ln7443_3_reg_3181;
wire   [7:0] mul_ln7453_3_fu_1640_p2;
reg   [7:0] mul_ln7453_3_reg_3191;
wire   [7:0] mul_ln7463_3_fu_1646_p2;
reg   [7:0] mul_ln7463_3_reg_3201;
wire   [7:0] mul_ln7473_3_fu_1652_p2;
reg   [7:0] mul_ln7473_3_reg_3211;
wire   [7:0] mul_ln7483_3_fu_1658_p2;
reg   [7:0] mul_ln7483_3_reg_3221;
wire   [7:0] mul_ln7493_3_fu_1664_p2;
reg   [7:0] mul_ln7493_3_reg_3231;
reg   [1:0] v6698_7_addr_reg_3241;
reg   [1:0] v6698_7_addr_reg_3241_pp0_iter5_reg;
reg   [1:0] v6698_7_addr_reg_3241_pp0_iter6_reg;
reg   [1:0] v6698_6_addr_reg_3252;
reg   [1:0] v6698_6_addr_reg_3252_pp0_iter5_reg;
reg   [1:0] v6698_6_addr_reg_3252_pp0_iter6_reg;
reg   [1:0] v6698_5_addr_reg_3263;
reg   [1:0] v6698_5_addr_reg_3263_pp0_iter5_reg;
reg   [1:0] v6698_5_addr_reg_3263_pp0_iter6_reg;
reg   [1:0] v6698_4_addr_reg_3274;
reg   [1:0] v6698_4_addr_reg_3274_pp0_iter5_reg;
reg   [1:0] v6698_4_addr_reg_3274_pp0_iter6_reg;
reg   [1:0] v6698_3_addr_reg_3285;
reg   [1:0] v6698_3_addr_reg_3285_pp0_iter5_reg;
reg   [1:0] v6698_3_addr_reg_3285_pp0_iter6_reg;
reg   [1:0] v6698_2_addr_reg_3296;
reg   [1:0] v6698_2_addr_reg_3296_pp0_iter5_reg;
reg   [1:0] v6698_2_addr_reg_3296_pp0_iter6_reg;
reg   [1:0] v6698_1_addr_reg_3307;
reg   [1:0] v6698_1_addr_reg_3307_pp0_iter5_reg;
reg   [1:0] v6698_1_addr_reg_3307_pp0_iter6_reg;
reg   [1:0] v6698_addr_reg_3318;
reg   [1:0] v6698_addr_reg_3318_pp0_iter5_reg;
reg   [1:0] v6698_addr_reg_3318_pp0_iter6_reg;
wire   [7:0] mul_ln7423_2_fu_1689_p2;
reg   [7:0] mul_ln7423_2_reg_3324;
wire   [7:0] mul_ln7423_5_fu_1695_p2;
reg   [7:0] mul_ln7423_5_reg_3329;
wire   [7:0] mul_ln7433_2_fu_1701_p2;
reg   [7:0] mul_ln7433_2_reg_3334;
wire   [7:0] mul_ln7433_5_fu_1707_p2;
reg   [7:0] mul_ln7433_5_reg_3339;
wire   [7:0] mul_ln7443_2_fu_1713_p2;
reg   [7:0] mul_ln7443_2_reg_3344;
wire   [7:0] mul_ln7443_5_fu_1719_p2;
reg   [7:0] mul_ln7443_5_reg_3349;
wire   [7:0] mul_ln7453_2_fu_1725_p2;
reg   [7:0] mul_ln7453_2_reg_3354;
wire   [7:0] mul_ln7453_5_fu_1731_p2;
reg   [7:0] mul_ln7453_5_reg_3359;
wire   [7:0] mul_ln7463_2_fu_1737_p2;
reg   [7:0] mul_ln7463_2_reg_3364;
wire   [7:0] mul_ln7463_5_fu_1743_p2;
reg   [7:0] mul_ln7463_5_reg_3369;
wire   [7:0] mul_ln7473_2_fu_1749_p2;
reg   [7:0] mul_ln7473_2_reg_3374;
wire   [7:0] mul_ln7473_5_fu_1755_p2;
reg   [7:0] mul_ln7473_5_reg_3379;
wire   [7:0] mul_ln7483_2_fu_1761_p2;
reg   [7:0] mul_ln7483_2_reg_3384;
wire   [7:0] mul_ln7483_5_fu_1767_p2;
reg   [7:0] mul_ln7483_5_reg_3389;
wire   [7:0] mul_ln7493_2_fu_1773_p2;
reg   [7:0] mul_ln7493_2_reg_3394;
wire   [7:0] mul_ln7493_5_fu_1779_p2;
reg   [7:0] mul_ln7493_5_reg_3399;
wire   [7:0] grp_fu_2113_p3;
wire   [7:0] grp_fu_2120_p3;
wire   [7:0] grp_fu_2127_p3;
wire   [7:0] grp_fu_2134_p3;
wire   [7:0] grp_fu_2141_p3;
wire   [7:0] grp_fu_2148_p3;
wire   [7:0] grp_fu_2155_p3;
wire   [7:0] grp_fu_2162_p3;
wire   [7:0] v6512_fu_1849_p2;
reg   [7:0] v6512_reg_3484;
wire   [7:0] v6522_fu_1863_p2;
reg   [7:0] v6522_reg_3490;
wire   [7:0] v6532_fu_1877_p2;
reg   [7:0] v6532_reg_3496;
wire   [7:0] v6542_fu_1891_p2;
reg   [7:0] v6542_reg_3502;
wire   [7:0] v6552_fu_1905_p2;
reg   [7:0] v6552_reg_3508;
wire   [7:0] v6562_fu_1919_p2;
reg   [7:0] v6562_reg_3514;
wire   [7:0] v6572_fu_1933_p2;
reg   [7:0] v6572_reg_3520;
wire   [7:0] v6582_fu_1947_p2;
reg   [7:0] v6582_reg_3526;
reg   [0:0] ap_phi_mux_icmp_ln6931528_phi_fu_1437_p4;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln6931_fu_1670_p1;
reg   [3:0] indvar_flatten525_fu_240;
wire   [3:0] add_ln6929_1_fu_1467_p2;
reg   [3:0] ap_sig_allocacmp_indvar_flatten525_load;
reg   [5:0] v5937526_fu_244;
wire   [5:0] v5937_fu_1504_p3;
reg   [5:0] v5938527_fu_248;
wire   [5:0] v5938_fu_1592_p2;
reg    v6697_ce0_local;
reg    v6696_56_ce0_local;
reg    v6696_48_ce0_local;
reg    v6696_40_ce0_local;
reg    v6696_32_ce0_local;
reg    v6696_24_ce0_local;
reg    v6696_16_ce0_local;
reg    v6696_8_ce0_local;
reg    v6696_ce0_local;
reg    v6697_7_ce0_local;
reg    v6697_6_ce0_local;
reg    v6697_5_ce0_local;
reg    v6697_4_ce0_local;
reg    v6697_1_ce0_local;
reg    v6696_63_ce0_local;
reg    v6696_55_ce0_local;
reg    v6696_47_ce0_local;
reg    v6696_39_ce0_local;
reg    v6696_31_ce0_local;
reg    v6696_23_ce0_local;
reg    v6696_15_ce0_local;
reg    v6696_7_ce0_local;
reg    v6696_62_ce0_local;
reg    v6696_54_ce0_local;
reg    v6696_46_ce0_local;
reg    v6696_38_ce0_local;
reg    v6696_30_ce0_local;
reg    v6696_22_ce0_local;
reg    v6696_14_ce0_local;
reg    v6696_6_ce0_local;
reg    v6696_61_ce0_local;
reg    v6696_53_ce0_local;
reg    v6696_45_ce0_local;
reg    v6696_37_ce0_local;
reg    v6696_29_ce0_local;
reg    v6696_21_ce0_local;
reg    v6696_13_ce0_local;
reg    v6696_5_ce0_local;
reg    v6696_60_ce0_local;
reg    v6696_52_ce0_local;
reg    v6696_44_ce0_local;
reg    v6696_36_ce0_local;
reg    v6696_28_ce0_local;
reg    v6696_20_ce0_local;
reg    v6696_12_ce0_local;
reg    v6696_4_ce0_local;
reg    v6696_57_ce0_local;
reg    v6696_49_ce0_local;
reg    v6696_41_ce0_local;
reg    v6696_33_ce0_local;
reg    v6696_25_ce0_local;
reg    v6696_17_ce0_local;
reg    v6696_9_ce0_local;
reg    v6696_1_ce0_local;
reg    v6697_3_ce0_local;
reg    v6697_2_ce0_local;
reg    v6696_59_ce0_local;
reg    v6696_51_ce0_local;
reg    v6696_43_ce0_local;
reg    v6696_35_ce0_local;
reg    v6696_27_ce0_local;
reg    v6696_19_ce0_local;
reg    v6696_11_ce0_local;
reg    v6696_3_ce0_local;
reg    v6696_58_ce0_local;
reg    v6696_50_ce0_local;
reg    v6696_42_ce0_local;
reg    v6696_34_ce0_local;
reg    v6696_26_ce0_local;
reg    v6696_18_ce0_local;
reg    v6696_10_ce0_local;
reg    v6696_2_ce0_local;
reg    v6695_7_ce0_local;
reg    v6698_7_ce1_local;
reg    v6698_7_we0_local;
wire   [7:0] select_ln7510_fu_1966_p3;
reg    v6698_7_ce0_local;
reg    v6695_6_ce0_local;
reg    v6698_6_ce1_local;
reg    v6698_6_we0_local;
wire   [7:0] select_ln7521_fu_1986_p3;
reg    v6698_6_ce0_local;
reg    v6695_5_ce0_local;
reg    v6698_5_ce1_local;
reg    v6698_5_we0_local;
wire   [7:0] select_ln7532_fu_2006_p3;
reg    v6698_5_ce0_local;
reg    v6695_4_ce0_local;
reg    v6698_4_ce1_local;
reg    v6698_4_we0_local;
wire   [7:0] select_ln7543_fu_2026_p3;
reg    v6698_4_ce0_local;
reg    v6695_3_ce0_local;
reg    v6698_3_ce1_local;
reg    v6698_3_we0_local;
wire   [7:0] select_ln7554_fu_2046_p3;
reg    v6698_3_ce0_local;
reg    v6695_2_ce0_local;
reg    v6698_2_ce1_local;
reg    v6698_2_we0_local;
wire   [7:0] select_ln7565_fu_2066_p3;
reg    v6698_2_ce0_local;
reg    v6695_1_ce0_local;
reg    v6698_1_ce1_local;
reg    v6698_1_we0_local;
wire   [7:0] select_ln7576_fu_2086_p3;
reg    v6698_1_ce0_local;
reg    v6695_ce0_local;
reg    v6698_ce1_local;
reg    v6698_we0_local;
wire   [7:0] select_ln7587_fu_2106_p3;
reg    v6698_ce0_local;
wire   [5:0] add_ln6929_fu_1490_p2;
wire   [2:0] lshr_ln_fu_1512_p4;
wire   [4:0] empty_fu_1537_p1;
wire   [10:0] v5937_cast6_cast_i_fu_1541_p1;
wire   [10:0] empty_164_fu_1545_p2;
wire   [5:0] select_ln6929_fu_1496_p3;
wire   [3:0] tmp_fu_1566_p3;
wire   [3:0] lshr_ln_cast_fu_1527_p1;
wire   [3:0] add_ln6934_fu_1574_p2;
wire   [0:0] tmp_37_fu_1598_p3;
wire  signed [7:0] add_ln7505_2_fu_1841_p0;
wire   [7:0] grp_fu_2186_p3;
wire  signed [7:0] add_ln7505_2_fu_1841_p1;
wire   [7:0] grp_fu_2169_p3;
wire  signed [7:0] add_ln7505_6_fu_1845_p0;
wire   [7:0] grp_fu_2194_p3;
wire  signed [7:0] add_ln7505_6_fu_1845_p1;
wire   [7:0] grp_fu_2177_p3;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7505_6_fu_1845_p2;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7505_2_fu_1841_p2;
wire  signed [7:0] add_ln7516_2_fu_1855_p0;
wire   [7:0] grp_fu_2220_p3;
wire  signed [7:0] add_ln7516_2_fu_1855_p1;
wire   [7:0] grp_fu_2203_p3;
wire  signed [7:0] add_ln7516_6_fu_1859_p0;
wire   [7:0] grp_fu_2228_p3;
wire  signed [7:0] add_ln7516_6_fu_1859_p1;
wire   [7:0] grp_fu_2211_p3;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7516_6_fu_1859_p2;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7516_2_fu_1855_p2;
wire  signed [7:0] add_ln7527_2_fu_1869_p0;
wire   [7:0] grp_fu_2254_p3;
wire  signed [7:0] add_ln7527_2_fu_1869_p1;
wire   [7:0] grp_fu_2237_p3;
wire  signed [7:0] add_ln7527_6_fu_1873_p0;
wire   [7:0] grp_fu_2262_p3;
wire  signed [7:0] add_ln7527_6_fu_1873_p1;
wire   [7:0] grp_fu_2245_p3;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7527_6_fu_1873_p2;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7527_2_fu_1869_p2;
wire  signed [7:0] add_ln7538_2_fu_1883_p0;
wire   [7:0] grp_fu_2288_p3;
wire  signed [7:0] add_ln7538_2_fu_1883_p1;
wire   [7:0] grp_fu_2271_p3;
wire  signed [7:0] add_ln7538_6_fu_1887_p0;
wire   [7:0] grp_fu_2296_p3;
wire  signed [7:0] add_ln7538_6_fu_1887_p1;
wire   [7:0] grp_fu_2279_p3;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7538_6_fu_1887_p2;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7538_2_fu_1883_p2;
wire  signed [7:0] add_ln7549_2_fu_1897_p0;
wire   [7:0] grp_fu_2322_p3;
wire  signed [7:0] add_ln7549_2_fu_1897_p1;
wire   [7:0] grp_fu_2305_p3;
wire  signed [7:0] add_ln7549_6_fu_1901_p0;
wire   [7:0] grp_fu_2330_p3;
wire  signed [7:0] add_ln7549_6_fu_1901_p1;
wire   [7:0] grp_fu_2313_p3;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7549_6_fu_1901_p2;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7549_2_fu_1897_p2;
wire  signed [7:0] add_ln7560_2_fu_1911_p0;
wire   [7:0] grp_fu_2356_p3;
wire  signed [7:0] add_ln7560_2_fu_1911_p1;
wire   [7:0] grp_fu_2339_p3;
wire  signed [7:0] add_ln7560_6_fu_1915_p0;
wire   [7:0] grp_fu_2364_p3;
wire  signed [7:0] add_ln7560_6_fu_1915_p1;
wire   [7:0] grp_fu_2347_p3;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7560_6_fu_1915_p2;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7560_2_fu_1911_p2;
wire  signed [7:0] add_ln7571_2_fu_1925_p0;
wire   [7:0] grp_fu_2390_p3;
wire  signed [7:0] add_ln7571_2_fu_1925_p1;
wire   [7:0] grp_fu_2373_p3;
wire  signed [7:0] add_ln7571_6_fu_1929_p0;
wire   [7:0] grp_fu_2398_p3;
wire  signed [7:0] add_ln7571_6_fu_1929_p1;
wire   [7:0] grp_fu_2381_p3;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7571_6_fu_1929_p2;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7571_2_fu_1925_p2;
wire  signed [7:0] add_ln7582_2_fu_1939_p0;
wire   [7:0] grp_fu_2424_p3;
wire  signed [7:0] add_ln7582_2_fu_1939_p1;
wire   [7:0] grp_fu_2407_p3;
wire  signed [7:0] add_ln7582_6_fu_1943_p0;
wire   [7:0] grp_fu_2432_p3;
wire  signed [7:0] add_ln7582_6_fu_1943_p1;
wire   [7:0] grp_fu_2415_p3;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7582_6_fu_1943_p2;
(* use_dsp48 = "no" *) wire   [7:0] add_ln7582_2_fu_1939_p2;
wire   [0:0] v6513_fu_1953_p2;
wire   [7:0] select_ln7510_1_fu_1958_p3;
wire   [0:0] v6523_fu_1973_p2;
wire   [7:0] select_ln7521_1_fu_1978_p3;
wire   [0:0] v6533_fu_1993_p2;
wire   [7:0] select_ln7532_1_fu_1998_p3;
wire   [0:0] v6543_fu_2013_p2;
wire   [7:0] select_ln7543_1_fu_2018_p3;
wire   [0:0] v6553_fu_2033_p2;
wire   [7:0] select_ln7554_1_fu_2038_p3;
wire   [0:0] v6563_fu_2053_p2;
wire   [7:0] select_ln7565_1_fu_2058_p3;
wire   [0:0] v6573_fu_2073_p2;
wire   [7:0] select_ln7576_1_fu_2078_p3;
wire   [0:0] v6583_fu_2093_p2;
wire   [7:0] select_ln7587_1_fu_2098_p3;
wire   [7:0] grp_fu_2177_p2;
wire   [7:0] grp_fu_2211_p2;
wire   [7:0] grp_fu_2245_p2;
wire   [7:0] grp_fu_2279_p2;
wire   [7:0] grp_fu_2313_p2;
wire   [7:0] grp_fu_2347_p2;
wire   [7:0] grp_fu_2381_p2;
wire   [7:0] grp_fu_2415_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 indvar_flatten525_fu_240 = 4'd0;
#0 v5937526_fu_244 = 6'd0;
#0 v5938527_fu_248 = 6'd0;
#0 ap_done_reg = 1'b0;
end
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8816(.din0(v6696_62_q0),.din1(v6697_6_q0),.dout(mul_ln7423_3_fu_1622_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8817(.din0(v6696_54_q0),.din1(v6697_6_q0),.dout(mul_ln7433_3_fu_1628_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8818(.din0(v6696_46_q0),.din1(v6697_6_q0),.dout(mul_ln7443_3_fu_1634_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8819(.din0(v6696_38_q0),.din1(v6697_6_q0),.dout(mul_ln7453_3_fu_1640_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8820(.din0(v6696_30_q0),.din1(v6697_6_q0),.dout(mul_ln7463_3_fu_1646_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8821(.din0(v6696_22_q0),.din1(v6697_6_q0),.dout(mul_ln7473_3_fu_1652_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8822(.din0(v6696_14_q0),.din1(v6697_6_q0),.dout(mul_ln7483_3_fu_1658_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8823(.din0(v6696_6_q0),.din1(v6697_6_q0),.dout(mul_ln7493_3_fu_1664_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8824(.din0(v6696_58_q0),.din1(v6697_2_q0),.dout(mul_ln7423_2_fu_1689_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8825(.din0(v6696_59_q0),.din1(v6697_3_q0),.dout(mul_ln7423_5_fu_1695_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8826(.din0(v6696_50_q0),.din1(v6697_2_q0),.dout(mul_ln7433_2_fu_1701_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8827(.din0(v6696_51_q0),.din1(v6697_3_q0),.dout(mul_ln7433_5_fu_1707_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8828(.din0(v6696_42_q0),.din1(v6697_2_q0),.dout(mul_ln7443_2_fu_1713_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8829(.din0(v6696_43_q0),.din1(v6697_3_q0),.dout(mul_ln7443_5_fu_1719_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8830(.din0(v6696_34_q0),.din1(v6697_2_q0),.dout(mul_ln7453_2_fu_1725_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8831(.din0(v6696_35_q0),.din1(v6697_3_q0),.dout(mul_ln7453_5_fu_1731_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8832(.din0(v6696_26_q0),.din1(v6697_2_q0),.dout(mul_ln7463_2_fu_1737_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8833(.din0(v6696_27_q0),.din1(v6697_3_q0),.dout(mul_ln7463_5_fu_1743_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8834(.din0(v6696_18_q0),.din1(v6697_2_q0),.dout(mul_ln7473_2_fu_1749_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8835(.din0(v6696_19_q0),.din1(v6697_3_q0),.dout(mul_ln7473_5_fu_1755_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8836(.din0(v6696_10_q0),.din1(v6697_2_q0),.dout(mul_ln7483_2_fu_1761_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8837(.din0(v6696_11_q0),.din1(v6697_3_q0),.dout(mul_ln7483_5_fu_1767_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8838(.din0(v6696_2_q0),.din1(v6697_2_q0),.dout(mul_ln7493_2_fu_1773_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8839(.din0(v6696_3_q0),.din1(v6697_3_q0),.dout(mul_ln7493_5_fu_1779_p2));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8840(.clk(ap_clk),.reset(ap_rst),.din0(v6696_56_q0),.din1(v6697_q0),.din2(mul_ln7423_3_reg_3161),.ce(1'b1),.dout(grp_fu_2113_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8841(.clk(ap_clk),.reset(ap_rst),.din0(v6696_48_q0),.din1(v6697_q0),.din2(mul_ln7433_3_reg_3171),.ce(1'b1),.dout(grp_fu_2120_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8842(.clk(ap_clk),.reset(ap_rst),.din0(v6696_40_q0),.din1(v6697_q0),.din2(mul_ln7443_3_reg_3181),.ce(1'b1),.dout(grp_fu_2127_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8843(.clk(ap_clk),.reset(ap_rst),.din0(v6696_32_q0),.din1(v6697_q0),.din2(mul_ln7453_3_reg_3191),.ce(1'b1),.dout(grp_fu_2134_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8844(.clk(ap_clk),.reset(ap_rst),.din0(v6696_24_q0),.din1(v6697_q0),.din2(mul_ln7463_3_reg_3201),.ce(1'b1),.dout(grp_fu_2141_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8845(.clk(ap_clk),.reset(ap_rst),.din0(v6696_16_q0),.din1(v6697_q0),.din2(mul_ln7473_3_reg_3211),.ce(1'b1),.dout(grp_fu_2148_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8846(.clk(ap_clk),.reset(ap_rst),.din0(v6696_8_q0),.din1(v6697_q0),.din2(mul_ln7483_3_reg_3221),.ce(1'b1),.dout(grp_fu_2155_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8847(.clk(ap_clk),.reset(ap_rst),.din0(v6696_q0),.din1(v6697_q0),.din2(mul_ln7493_3_reg_3231),.ce(1'b1),.dout(grp_fu_2162_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8848(.clk(ap_clk),.reset(ap_rst),.din0(v6696_57_q0),.din1(v6697_1_q0),.din2(mul_ln7423_2_reg_3324),.ce(1'b1),.dout(grp_fu_2169_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8849(.clk(ap_clk),.reset(ap_rst),.din0(v6696_63_q0),.din1(v6697_7_q0),.din2(grp_fu_2177_p2),.ce(1'b1),.dout(grp_fu_2177_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8850(.clk(ap_clk),.reset(ap_rst),.din0(v6696_60_q0),.din1(v6697_4_q0),.din2(mul_ln7423_5_reg_3329),.ce(1'b1),.dout(grp_fu_2186_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8851(.clk(ap_clk),.reset(ap_rst),.din0(v6696_61_q0),.din1(v6697_5_q0),.din2(grp_fu_2113_p3),.ce(1'b1),.dout(grp_fu_2194_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8852(.clk(ap_clk),.reset(ap_rst),.din0(v6696_49_q0),.din1(v6697_1_q0),.din2(mul_ln7433_2_reg_3334),.ce(1'b1),.dout(grp_fu_2203_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8853(.clk(ap_clk),.reset(ap_rst),.din0(v6696_55_q0),.din1(v6697_7_q0),.din2(grp_fu_2211_p2),.ce(1'b1),.dout(grp_fu_2211_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8854(.clk(ap_clk),.reset(ap_rst),.din0(v6696_52_q0),.din1(v6697_4_q0),.din2(mul_ln7433_5_reg_3339),.ce(1'b1),.dout(grp_fu_2220_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8855(.clk(ap_clk),.reset(ap_rst),.din0(v6696_53_q0),.din1(v6697_5_q0),.din2(grp_fu_2120_p3),.ce(1'b1),.dout(grp_fu_2228_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8856(.clk(ap_clk),.reset(ap_rst),.din0(v6696_41_q0),.din1(v6697_1_q0),.din2(mul_ln7443_2_reg_3344),.ce(1'b1),.dout(grp_fu_2237_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8857(.clk(ap_clk),.reset(ap_rst),.din0(v6696_47_q0),.din1(v6697_7_q0),.din2(grp_fu_2245_p2),.ce(1'b1),.dout(grp_fu_2245_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8858(.clk(ap_clk),.reset(ap_rst),.din0(v6696_44_q0),.din1(v6697_4_q0),.din2(mul_ln7443_5_reg_3349),.ce(1'b1),.dout(grp_fu_2254_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8859(.clk(ap_clk),.reset(ap_rst),.din0(v6696_45_q0),.din1(v6697_5_q0),.din2(grp_fu_2127_p3),.ce(1'b1),.dout(grp_fu_2262_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8860(.clk(ap_clk),.reset(ap_rst),.din0(v6696_33_q0),.din1(v6697_1_q0),.din2(mul_ln7453_2_reg_3354),.ce(1'b1),.dout(grp_fu_2271_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8861(.clk(ap_clk),.reset(ap_rst),.din0(v6696_39_q0),.din1(v6697_7_q0),.din2(grp_fu_2279_p2),.ce(1'b1),.dout(grp_fu_2279_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8862(.clk(ap_clk),.reset(ap_rst),.din0(v6696_36_q0),.din1(v6697_4_q0),.din2(mul_ln7453_5_reg_3359),.ce(1'b1),.dout(grp_fu_2288_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8863(.clk(ap_clk),.reset(ap_rst),.din0(v6696_37_q0),.din1(v6697_5_q0),.din2(grp_fu_2134_p3),.ce(1'b1),.dout(grp_fu_2296_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8864(.clk(ap_clk),.reset(ap_rst),.din0(v6696_25_q0),.din1(v6697_1_q0),.din2(mul_ln7463_2_reg_3364),.ce(1'b1),.dout(grp_fu_2305_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8865(.clk(ap_clk),.reset(ap_rst),.din0(v6696_31_q0),.din1(v6697_7_q0),.din2(grp_fu_2313_p2),.ce(1'b1),.dout(grp_fu_2313_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8866(.clk(ap_clk),.reset(ap_rst),.din0(v6696_28_q0),.din1(v6697_4_q0),.din2(mul_ln7463_5_reg_3369),.ce(1'b1),.dout(grp_fu_2322_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8867(.clk(ap_clk),.reset(ap_rst),.din0(v6696_29_q0),.din1(v6697_5_q0),.din2(grp_fu_2141_p3),.ce(1'b1),.dout(grp_fu_2330_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8868(.clk(ap_clk),.reset(ap_rst),.din0(v6696_17_q0),.din1(v6697_1_q0),.din2(mul_ln7473_2_reg_3374),.ce(1'b1),.dout(grp_fu_2339_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8869(.clk(ap_clk),.reset(ap_rst),.din0(v6696_23_q0),.din1(v6697_7_q0),.din2(grp_fu_2347_p2),.ce(1'b1),.dout(grp_fu_2347_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8870(.clk(ap_clk),.reset(ap_rst),.din0(v6696_20_q0),.din1(v6697_4_q0),.din2(mul_ln7473_5_reg_3379),.ce(1'b1),.dout(grp_fu_2356_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8871(.clk(ap_clk),.reset(ap_rst),.din0(v6696_21_q0),.din1(v6697_5_q0),.din2(grp_fu_2148_p3),.ce(1'b1),.dout(grp_fu_2364_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8872(.clk(ap_clk),.reset(ap_rst),.din0(v6696_9_q0),.din1(v6697_1_q0),.din2(mul_ln7483_2_reg_3384),.ce(1'b1),.dout(grp_fu_2373_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8873(.clk(ap_clk),.reset(ap_rst),.din0(v6696_15_q0),.din1(v6697_7_q0),.din2(grp_fu_2381_p2),.ce(1'b1),.dout(grp_fu_2381_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8874(.clk(ap_clk),.reset(ap_rst),.din0(v6696_12_q0),.din1(v6697_4_q0),.din2(mul_ln7483_5_reg_3389),.ce(1'b1),.dout(grp_fu_2390_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8875(.clk(ap_clk),.reset(ap_rst),.din0(v6696_13_q0),.din1(v6697_5_q0),.din2(grp_fu_2155_p3),.ce(1'b1),.dout(grp_fu_2398_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8876(.clk(ap_clk),.reset(ap_rst),.din0(v6696_1_q0),.din1(v6697_1_q0),.din2(mul_ln7493_2_reg_3394),.ce(1'b1),.dout(grp_fu_2407_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8877(.clk(ap_clk),.reset(ap_rst),.din0(v6696_7_q0),.din1(v6697_7_q0),.din2(grp_fu_2415_p2),.ce(1'b1),.dout(grp_fu_2415_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8878(.clk(ap_clk),.reset(ap_rst),.din0(v6696_4_q0),.din1(v6697_4_q0),.din2(mul_ln7493_5_reg_3399),.ce(1'b1),.dout(grp_fu_2424_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8879(.clk(ap_clk),.reset(ap_rst),.din0(v6696_5_q0),.din1(v6697_5_q0),.din2(grp_fu_2162_p3),.ce(1'b1),.dout(grp_fu_2432_p3));
forward_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(.ap_clk(ap_clk),.ap_rst(ap_rst),.ap_start(ap_start),.ap_ready(ap_ready_sig),.ap_done(ap_done_sig),.ap_start_int(ap_start_int),.ap_loop_init(ap_loop_init),.ap_ready_int(ap_ready_int),.ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),.ap_loop_exit_done(ap_done_int),.ap_continue_int(ap_continue_int),.ap_done_int(ap_done_int));
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end
always @ (posedge ap_clk) begin
    if (((icmp_ln6929_reg_2467_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        icmp_ln6931528_reg_1434 <= xor_ln6931_reg_2616;
    end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        icmp_ln6931528_reg_1434 <= 1'd1;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
            indvar_flatten525_fu_240 <= add_ln6929_1_fu_1467_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten525_fu_240 <= 4'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            v5937526_fu_244 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            v5937526_fu_244 <= v5937_fu_1504_p3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            v5938527_fu_248 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            v5938527_fu_248 <= v5938_fu_1592_p2;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp13_i_i_reg_2482 <= cmp13_i_i_fu_1531_p2;
        cmp1590_i_i_reg_2494 <= cmp1590_i_i_fu_1550_p2;
        icmp_ln6929_reg_2467 <= icmp_ln6929_fu_1473_p2;
        icmp_ln6929_reg_2467_pp0_iter1_reg <= icmp_ln6929_reg_2467;
        lshr_ln8_reg_2511 <= {{select_ln6929_fu_1496_p3[4:3]}};
        sext_ln6929_cast_reg_2462 <= sext_ln6929_cast_fu_1445_p1;
        zext_ln6929_reg_2471[2 : 0] <= zext_ln6929_fu_1522_p1[2 : 0];
        zext_ln6934_reg_2516[3 : 0] <= zext_ln6934_fu_1580_p1[3 : 0];
    end
end
always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        cmp13_i_i_reg_2482_pp0_iter2_reg <= cmp13_i_i_reg_2482;
        cmp13_i_i_reg_2482_pp0_iter3_reg <= cmp13_i_i_reg_2482_pp0_iter2_reg;
        cmp13_i_i_reg_2482_pp0_iter4_reg <= cmp13_i_i_reg_2482_pp0_iter3_reg;
        cmp1590_i_i_reg_2494_pp0_iter2_reg <= cmp1590_i_i_reg_2494;
        cmp1590_i_i_reg_2494_pp0_iter3_reg <= cmp1590_i_i_reg_2494_pp0_iter2_reg;
        cmp1590_i_i_reg_2494_pp0_iter4_reg <= cmp1590_i_i_reg_2494_pp0_iter3_reg;
        cmp1590_i_i_reg_2494_pp0_iter5_reg <= cmp1590_i_i_reg_2494_pp0_iter4_reg;
        cmp1590_i_i_reg_2494_pp0_iter6_reg <= cmp1590_i_i_reg_2494_pp0_iter5_reg;
        lshr_ln8_reg_2511_pp0_iter2_reg <= lshr_ln8_reg_2511;
        lshr_ln8_reg_2511_pp0_iter3_reg <= lshr_ln8_reg_2511_pp0_iter2_reg;
        mul_ln7423_2_reg_3324 <= mul_ln7423_2_fu_1689_p2;
        mul_ln7423_3_reg_3161 <= mul_ln7423_3_fu_1622_p2;
        mul_ln7423_5_reg_3329 <= mul_ln7423_5_fu_1695_p2;
        mul_ln7433_2_reg_3334 <= mul_ln7433_2_fu_1701_p2;
        mul_ln7433_3_reg_3171 <= mul_ln7433_3_fu_1628_p2;
        mul_ln7433_5_reg_3339 <= mul_ln7433_5_fu_1707_p2;
        mul_ln7443_2_reg_3344 <= mul_ln7443_2_fu_1713_p2;
        mul_ln7443_3_reg_3181 <= mul_ln7443_3_fu_1634_p2;
        mul_ln7443_5_reg_3349 <= mul_ln7443_5_fu_1719_p2;
        mul_ln7453_2_reg_3354 <= mul_ln7453_2_fu_1725_p2;
        mul_ln7453_3_reg_3191 <= mul_ln7453_3_fu_1640_p2;
        mul_ln7453_5_reg_3359 <= mul_ln7453_5_fu_1731_p2;
        mul_ln7463_2_reg_3364 <= mul_ln7463_2_fu_1737_p2;
        mul_ln7463_3_reg_3201 <= mul_ln7463_3_fu_1646_p2;
        mul_ln7463_5_reg_3369 <= mul_ln7463_5_fu_1743_p2;
        mul_ln7473_2_reg_3374 <= mul_ln7473_2_fu_1749_p2;
        mul_ln7473_3_reg_3211 <= mul_ln7473_3_fu_1652_p2;
        mul_ln7473_5_reg_3379 <= mul_ln7473_5_fu_1755_p2;
        mul_ln7483_2_reg_3384 <= mul_ln7483_2_fu_1761_p2;
        mul_ln7483_3_reg_3221 <= mul_ln7483_3_fu_1658_p2;
        mul_ln7483_5_reg_3389 <= mul_ln7483_5_fu_1767_p2;
        mul_ln7493_2_reg_3394 <= mul_ln7493_2_fu_1773_p2;
        mul_ln7493_3_reg_3231 <= mul_ln7493_3_fu_1664_p2;
        mul_ln7493_5_reg_3399 <= mul_ln7493_5_fu_1779_p2;
        v6512_reg_3484 <= v6512_fu_1849_p2;
        v6522_reg_3490 <= v6522_fu_1863_p2;
        v6532_reg_3496 <= v6532_fu_1877_p2;
        v6542_reg_3502 <= v6542_fu_1891_p2;
        v6552_reg_3508 <= v6552_fu_1905_p2;
        v6562_reg_3514 <= v6562_fu_1919_p2;
        v6572_reg_3520 <= v6572_fu_1933_p2;
        v6582_reg_3526 <= v6582_fu_1947_p2;
        v6698_1_addr_reg_3307 <= zext_ln6931_fu_1670_p1;
        v6698_1_addr_reg_3307_pp0_iter5_reg <= v6698_1_addr_reg_3307;
        v6698_1_addr_reg_3307_pp0_iter6_reg <= v6698_1_addr_reg_3307_pp0_iter5_reg;
        v6698_2_addr_reg_3296 <= zext_ln6931_fu_1670_p1;
        v6698_2_addr_reg_3296_pp0_iter5_reg <= v6698_2_addr_reg_3296;
        v6698_2_addr_reg_3296_pp0_iter6_reg <= v6698_2_addr_reg_3296_pp0_iter5_reg;
        v6698_3_addr_reg_3285 <= zext_ln6931_fu_1670_p1;
        v6698_3_addr_reg_3285_pp0_iter5_reg <= v6698_3_addr_reg_3285;
        v6698_3_addr_reg_3285_pp0_iter6_reg <= v6698_3_addr_reg_3285_pp0_iter5_reg;
        v6698_4_addr_reg_3274 <= zext_ln6931_fu_1670_p1;
        v6698_4_addr_reg_3274_pp0_iter5_reg <= v6698_4_addr_reg_3274;
        v6698_4_addr_reg_3274_pp0_iter6_reg <= v6698_4_addr_reg_3274_pp0_iter5_reg;
        v6698_5_addr_reg_3263 <= zext_ln6931_fu_1670_p1;
        v6698_5_addr_reg_3263_pp0_iter5_reg <= v6698_5_addr_reg_3263;
        v6698_5_addr_reg_3263_pp0_iter6_reg <= v6698_5_addr_reg_3263_pp0_iter5_reg;
        v6698_6_addr_reg_3252 <= zext_ln6931_fu_1670_p1;
        v6698_6_addr_reg_3252_pp0_iter5_reg <= v6698_6_addr_reg_3252;
        v6698_6_addr_reg_3252_pp0_iter6_reg <= v6698_6_addr_reg_3252_pp0_iter5_reg;
        v6698_7_addr_reg_3241 <= zext_ln6931_fu_1670_p1;
        v6698_7_addr_reg_3241_pp0_iter5_reg <= v6698_7_addr_reg_3241;
        v6698_7_addr_reg_3241_pp0_iter6_reg <= v6698_7_addr_reg_3241_pp0_iter5_reg;
        v6698_addr_reg_3318 <= zext_ln6931_fu_1670_p1;
        v6698_addr_reg_3318_pp0_iter5_reg <= v6698_addr_reg_3318;
        v6698_addr_reg_3318_pp0_iter6_reg <= v6698_addr_reg_3318_pp0_iter5_reg;
        zext_ln6929_reg_2471_pp0_iter2_reg[2 : 0] <= zext_ln6929_reg_2471[2 : 0];
        zext_ln6934_reg_2516_pp0_iter2_reg[3 : 0] <= zext_ln6934_reg_2516[3 : 0];
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xor_ln6931_reg_2616 <= xor_ln6931_fu_1606_p2;
    end
end
always @ (*) begin
    if (((icmp_ln6929_fu_1473_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if (((icmp_ln6929_reg_2467_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_icmp_ln6931528_phi_fu_1437_p4 = xor_ln6931_reg_2616;
    end else begin
        ap_phi_mux_icmp_ln6931528_phi_fu_1437_p4 = icmp_ln6931528_reg_1434;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten525_load = 4'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten525_load = indvar_flatten525_fu_240;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6695_1_ce0_local = 1'b1;
    end else begin
        v6695_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6695_2_ce0_local = 1'b1;
    end else begin
        v6695_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6695_3_ce0_local = 1'b1;
    end else begin
        v6695_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6695_4_ce0_local = 1'b1;
    end else begin
        v6695_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6695_5_ce0_local = 1'b1;
    end else begin
        v6695_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6695_6_ce0_local = 1'b1;
    end else begin
        v6695_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6695_7_ce0_local = 1'b1;
    end else begin
        v6695_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6695_ce0_local = 1'b1;
    end else begin
        v6695_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_10_ce0_local = 1'b1;
    end else begin
        v6696_10_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_11_ce0_local = 1'b1;
    end else begin
        v6696_11_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_12_ce0_local = 1'b1;
    end else begin
        v6696_12_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_13_ce0_local = 1'b1;
    end else begin
        v6696_13_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_14_ce0_local = 1'b1;
    end else begin
        v6696_14_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_15_ce0_local = 1'b1;
    end else begin
        v6696_15_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v6696_16_ce0_local = 1'b1;
    end else begin
        v6696_16_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_17_ce0_local = 1'b1;
    end else begin
        v6696_17_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_18_ce0_local = 1'b1;
    end else begin
        v6696_18_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_19_ce0_local = 1'b1;
    end else begin
        v6696_19_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_1_ce0_local = 1'b1;
    end else begin
        v6696_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_20_ce0_local = 1'b1;
    end else begin
        v6696_20_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_21_ce0_local = 1'b1;
    end else begin
        v6696_21_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_22_ce0_local = 1'b1;
    end else begin
        v6696_22_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_23_ce0_local = 1'b1;
    end else begin
        v6696_23_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v6696_24_ce0_local = 1'b1;
    end else begin
        v6696_24_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_25_ce0_local = 1'b1;
    end else begin
        v6696_25_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_26_ce0_local = 1'b1;
    end else begin
        v6696_26_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_27_ce0_local = 1'b1;
    end else begin
        v6696_27_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_28_ce0_local = 1'b1;
    end else begin
        v6696_28_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_29_ce0_local = 1'b1;
    end else begin
        v6696_29_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_2_ce0_local = 1'b1;
    end else begin
        v6696_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_30_ce0_local = 1'b1;
    end else begin
        v6696_30_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_31_ce0_local = 1'b1;
    end else begin
        v6696_31_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v6696_32_ce0_local = 1'b1;
    end else begin
        v6696_32_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_33_ce0_local = 1'b1;
    end else begin
        v6696_33_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_34_ce0_local = 1'b1;
    end else begin
        v6696_34_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_35_ce0_local = 1'b1;
    end else begin
        v6696_35_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_36_ce0_local = 1'b1;
    end else begin
        v6696_36_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_37_ce0_local = 1'b1;
    end else begin
        v6696_37_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_38_ce0_local = 1'b1;
    end else begin
        v6696_38_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_39_ce0_local = 1'b1;
    end else begin
        v6696_39_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_3_ce0_local = 1'b1;
    end else begin
        v6696_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v6696_40_ce0_local = 1'b1;
    end else begin
        v6696_40_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_41_ce0_local = 1'b1;
    end else begin
        v6696_41_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_42_ce0_local = 1'b1;
    end else begin
        v6696_42_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_43_ce0_local = 1'b1;
    end else begin
        v6696_43_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_44_ce0_local = 1'b1;
    end else begin
        v6696_44_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_45_ce0_local = 1'b1;
    end else begin
        v6696_45_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_46_ce0_local = 1'b1;
    end else begin
        v6696_46_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_47_ce0_local = 1'b1;
    end else begin
        v6696_47_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v6696_48_ce0_local = 1'b1;
    end else begin
        v6696_48_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_49_ce0_local = 1'b1;
    end else begin
        v6696_49_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_4_ce0_local = 1'b1;
    end else begin
        v6696_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_50_ce0_local = 1'b1;
    end else begin
        v6696_50_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_51_ce0_local = 1'b1;
    end else begin
        v6696_51_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_52_ce0_local = 1'b1;
    end else begin
        v6696_52_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_53_ce0_local = 1'b1;
    end else begin
        v6696_53_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_54_ce0_local = 1'b1;
    end else begin
        v6696_54_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_55_ce0_local = 1'b1;
    end else begin
        v6696_55_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v6696_56_ce0_local = 1'b1;
    end else begin
        v6696_56_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_57_ce0_local = 1'b1;
    end else begin
        v6696_57_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_58_ce0_local = 1'b1;
    end else begin
        v6696_58_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6696_59_ce0_local = 1'b1;
    end else begin
        v6696_59_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_5_ce0_local = 1'b1;
    end else begin
        v6696_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_60_ce0_local = 1'b1;
    end else begin
        v6696_60_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_61_ce0_local = 1'b1;
    end else begin
        v6696_61_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_62_ce0_local = 1'b1;
    end else begin
        v6696_62_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_63_ce0_local = 1'b1;
    end else begin
        v6696_63_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_6_ce0_local = 1'b1;
    end else begin
        v6696_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_7_ce0_local = 1'b1;
    end else begin
        v6696_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v6696_8_ce0_local = 1'b1;
    end else begin
        v6696_8_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6696_9_ce0_local = 1'b1;
    end else begin
        v6696_9_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v6696_ce0_local = 1'b1;
    end else begin
        v6696_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6697_1_ce0_local = 1'b1;
    end else begin
        v6697_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6697_2_ce0_local = 1'b1;
    end else begin
        v6697_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v6697_3_ce0_local = 1'b1;
    end else begin
        v6697_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6697_4_ce0_local = 1'b1;
    end else begin
        v6697_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6697_5_ce0_local = 1'b1;
    end else begin
        v6697_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6697_6_ce0_local = 1'b1;
    end else begin
        v6697_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v6697_7_ce0_local = 1'b1;
    end else begin
        v6697_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v6697_ce0_local = 1'b1;
    end else begin
        v6697_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_1_ce0_local = 1'b1;
    end else begin
        v6698_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6698_1_ce1_local = 1'b1;
    end else begin
        v6698_1_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_1_we0_local = 1'b1;
    end else begin
        v6698_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_2_ce0_local = 1'b1;
    end else begin
        v6698_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6698_2_ce1_local = 1'b1;
    end else begin
        v6698_2_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_2_we0_local = 1'b1;
    end else begin
        v6698_2_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_3_ce0_local = 1'b1;
    end else begin
        v6698_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6698_3_ce1_local = 1'b1;
    end else begin
        v6698_3_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_3_we0_local = 1'b1;
    end else begin
        v6698_3_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_4_ce0_local = 1'b1;
    end else begin
        v6698_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6698_4_ce1_local = 1'b1;
    end else begin
        v6698_4_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_4_we0_local = 1'b1;
    end else begin
        v6698_4_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_5_ce0_local = 1'b1;
    end else begin
        v6698_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6698_5_ce1_local = 1'b1;
    end else begin
        v6698_5_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_5_we0_local = 1'b1;
    end else begin
        v6698_5_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_6_ce0_local = 1'b1;
    end else begin
        v6698_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6698_6_ce1_local = 1'b1;
    end else begin
        v6698_6_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_6_we0_local = 1'b1;
    end else begin
        v6698_6_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_7_ce0_local = 1'b1;
    end else begin
        v6698_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6698_7_ce1_local = 1'b1;
    end else begin
        v6698_7_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_7_we0_local = 1'b1;
    end else begin
        v6698_7_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_ce0_local = 1'b1;
    end else begin
        v6698_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        v6698_ce1_local = 1'b1;
    end else begin
        v6698_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v6698_we0_local = 1'b1;
    end else begin
        v6698_we0_local = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign add_ln6929_1_fu_1467_p2 = (ap_sig_allocacmp_indvar_flatten525_load + 4'd1);
assign add_ln6929_fu_1490_p2 = (v5937526_fu_244 + 6'd8);
assign add_ln6934_fu_1574_p2 = (tmp_fu_1566_p3 + lshr_ln_cast_fu_1527_p1);
assign add_ln7505_2_fu_1841_p0 = grp_fu_2186_p3;
assign add_ln7505_2_fu_1841_p1 = grp_fu_2169_p3;
assign add_ln7505_2_fu_1841_p2 = ($signed(add_ln7505_2_fu_1841_p0) + $signed(add_ln7505_2_fu_1841_p1));
assign add_ln7505_6_fu_1845_p0 = grp_fu_2194_p3;
assign add_ln7505_6_fu_1845_p1 = grp_fu_2177_p3;
assign add_ln7505_6_fu_1845_p2 = ($signed(add_ln7505_6_fu_1845_p0) + $signed(add_ln7505_6_fu_1845_p1));
assign add_ln7516_2_fu_1855_p0 = grp_fu_2220_p3;
assign add_ln7516_2_fu_1855_p1 = grp_fu_2203_p3;
assign add_ln7516_2_fu_1855_p2 = ($signed(add_ln7516_2_fu_1855_p0) + $signed(add_ln7516_2_fu_1855_p1));
assign add_ln7516_6_fu_1859_p0 = grp_fu_2228_p3;
assign add_ln7516_6_fu_1859_p1 = grp_fu_2211_p3;
assign add_ln7516_6_fu_1859_p2 = ($signed(add_ln7516_6_fu_1859_p0) + $signed(add_ln7516_6_fu_1859_p1));
assign add_ln7527_2_fu_1869_p0 = grp_fu_2254_p3;
assign add_ln7527_2_fu_1869_p1 = grp_fu_2237_p3;
assign add_ln7527_2_fu_1869_p2 = ($signed(add_ln7527_2_fu_1869_p0) + $signed(add_ln7527_2_fu_1869_p1));
assign add_ln7527_6_fu_1873_p0 = grp_fu_2262_p3;
assign add_ln7527_6_fu_1873_p1 = grp_fu_2245_p3;
assign add_ln7527_6_fu_1873_p2 = ($signed(add_ln7527_6_fu_1873_p0) + $signed(add_ln7527_6_fu_1873_p1));
assign add_ln7538_2_fu_1883_p0 = grp_fu_2288_p3;
assign add_ln7538_2_fu_1883_p1 = grp_fu_2271_p3;
assign add_ln7538_2_fu_1883_p2 = ($signed(add_ln7538_2_fu_1883_p0) + $signed(add_ln7538_2_fu_1883_p1));
assign add_ln7538_6_fu_1887_p0 = grp_fu_2296_p3;
assign add_ln7538_6_fu_1887_p1 = grp_fu_2279_p3;
assign add_ln7538_6_fu_1887_p2 = ($signed(add_ln7538_6_fu_1887_p0) + $signed(add_ln7538_6_fu_1887_p1));
assign add_ln7549_2_fu_1897_p0 = grp_fu_2322_p3;
assign add_ln7549_2_fu_1897_p1 = grp_fu_2305_p3;
assign add_ln7549_2_fu_1897_p2 = ($signed(add_ln7549_2_fu_1897_p0) + $signed(add_ln7549_2_fu_1897_p1));
assign add_ln7549_6_fu_1901_p0 = grp_fu_2330_p3;
assign add_ln7549_6_fu_1901_p1 = grp_fu_2313_p3;
assign add_ln7549_6_fu_1901_p2 = ($signed(add_ln7549_6_fu_1901_p0) + $signed(add_ln7549_6_fu_1901_p1));
assign add_ln7560_2_fu_1911_p0 = grp_fu_2356_p3;
assign add_ln7560_2_fu_1911_p1 = grp_fu_2339_p3;
assign add_ln7560_2_fu_1911_p2 = ($signed(add_ln7560_2_fu_1911_p0) + $signed(add_ln7560_2_fu_1911_p1));
assign add_ln7560_6_fu_1915_p0 = grp_fu_2364_p3;
assign add_ln7560_6_fu_1915_p1 = grp_fu_2347_p3;
assign add_ln7560_6_fu_1915_p2 = ($signed(add_ln7560_6_fu_1915_p0) + $signed(add_ln7560_6_fu_1915_p1));
assign add_ln7571_2_fu_1925_p0 = grp_fu_2390_p3;
assign add_ln7571_2_fu_1925_p1 = grp_fu_2373_p3;
assign add_ln7571_2_fu_1925_p2 = ($signed(add_ln7571_2_fu_1925_p0) + $signed(add_ln7571_2_fu_1925_p1));
assign add_ln7571_6_fu_1929_p0 = grp_fu_2398_p3;
assign add_ln7571_6_fu_1929_p1 = grp_fu_2381_p3;
assign add_ln7571_6_fu_1929_p2 = ($signed(add_ln7571_6_fu_1929_p0) + $signed(add_ln7571_6_fu_1929_p1));
assign add_ln7582_2_fu_1939_p0 = grp_fu_2424_p3;
assign add_ln7582_2_fu_1939_p1 = grp_fu_2407_p3;
assign add_ln7582_2_fu_1939_p2 = ($signed(add_ln7582_2_fu_1939_p0) + $signed(add_ln7582_2_fu_1939_p1));
assign add_ln7582_6_fu_1943_p0 = grp_fu_2432_p3;
assign add_ln7582_6_fu_1943_p1 = grp_fu_2415_p3;
assign add_ln7582_6_fu_1943_p2 = ($signed(add_ln7582_6_fu_1943_p0) + $signed(add_ln7582_6_fu_1943_p1));
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);
assign ap_done = ap_done_sig;
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_enable_reg_pp0_iter0 = ap_start_int;
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;
assign ap_ready = ap_ready_sig;
assign cmp13_i_i_fu_1531_p2 = ((v5937_fu_1504_p3 == 6'd0) ? 1'b1 : 1'b0);
assign cmp1590_i_i_fu_1550_p2 = ((empty_164_fu_1545_p2 == 11'd1537) ? 1'b1 : 1'b0);
assign empty_164_fu_1545_p2 = ($signed(sext_ln6929_cast_reg_2462) - $signed(v5937_cast6_cast_i_fu_1541_p1));
assign empty_fu_1537_p1 = v5937_fu_1504_p3[4:0];
assign grp_fu_2177_p2 = ((cmp13_i_i_reg_2482_pp0_iter4_reg[0:0] == 1'b1) ? v6695_7_q0 : v6698_7_q1);
assign grp_fu_2211_p2 = ((cmp13_i_i_reg_2482_pp0_iter4_reg[0:0] == 1'b1) ? v6695_6_q0 : v6698_6_q1);
assign grp_fu_2245_p2 = ((cmp13_i_i_reg_2482_pp0_iter4_reg[0:0] == 1'b1) ? v6695_5_q0 : v6698_5_q1);
assign grp_fu_2279_p2 = ((cmp13_i_i_reg_2482_pp0_iter4_reg[0:0] == 1'b1) ? v6695_4_q0 : v6698_4_q1);
assign grp_fu_2313_p2 = ((cmp13_i_i_reg_2482_pp0_iter4_reg[0:0] == 1'b1) ? v6695_3_q0 : v6698_3_q1);
assign grp_fu_2347_p2 = ((cmp13_i_i_reg_2482_pp0_iter4_reg[0:0] == 1'b1) ? v6695_2_q0 : v6698_2_q1);
assign grp_fu_2381_p2 = ((cmp13_i_i_reg_2482_pp0_iter4_reg[0:0] == 1'b1) ? v6695_1_q0 : v6698_1_q1);
assign grp_fu_2415_p2 = ((cmp13_i_i_reg_2482_pp0_iter4_reg[0:0] == 1'b1) ? v6695_q0 : v6698_q1);
assign icmp_ln6929_fu_1473_p2 = ((ap_sig_allocacmp_indvar_flatten525_load == 4'd15) ? 1'b1 : 1'b0);
assign lshr_ln8_fu_1556_p4 = {{select_ln6929_fu_1496_p3[4:3]}};
assign lshr_ln_cast_fu_1527_p1 = lshr_ln_fu_1512_p4;
assign lshr_ln_fu_1512_p4 = {{v5937_fu_1504_p3[5:3]}};
assign select_ln6929_fu_1496_p3 = ((ap_phi_mux_icmp_ln6931528_phi_fu_1437_p4[0:0] == 1'b1) ? v5938527_fu_248 : 6'd0);
assign select_ln7510_1_fu_1958_p3 = ((v6513_fu_1953_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln7510_fu_1966_p3 = ((cmp1590_i_i_reg_2494_pp0_iter6_reg[0:0] == 1'b1) ? select_ln7510_1_fu_1958_p3 : v6512_reg_3484);
assign select_ln7521_1_fu_1978_p3 = ((v6523_fu_1973_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln7521_fu_1986_p3 = ((cmp1590_i_i_reg_2494_pp0_iter6_reg[0:0] == 1'b1) ? select_ln7521_1_fu_1978_p3 : v6522_reg_3490);
assign select_ln7532_1_fu_1998_p3 = ((v6533_fu_1993_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln7532_fu_2006_p3 = ((cmp1590_i_i_reg_2494_pp0_iter6_reg[0:0] == 1'b1) ? select_ln7532_1_fu_1998_p3 : v6532_reg_3496);
assign select_ln7543_1_fu_2018_p3 = ((v6543_fu_2013_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln7543_fu_2026_p3 = ((cmp1590_i_i_reg_2494_pp0_iter6_reg[0:0] == 1'b1) ? select_ln7543_1_fu_2018_p3 : v6542_reg_3502);
assign select_ln7554_1_fu_2038_p3 = ((v6553_fu_2033_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln7554_fu_2046_p3 = ((cmp1590_i_i_reg_2494_pp0_iter6_reg[0:0] == 1'b1) ? select_ln7554_1_fu_2038_p3 : v6552_reg_3508);
assign select_ln7565_1_fu_2058_p3 = ((v6563_fu_2053_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln7565_fu_2066_p3 = ((cmp1590_i_i_reg_2494_pp0_iter6_reg[0:0] == 1'b1) ? select_ln7565_1_fu_2058_p3 : v6562_reg_3514);
assign select_ln7576_1_fu_2078_p3 = ((v6573_fu_2073_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln7576_fu_2086_p3 = ((cmp1590_i_i_reg_2494_pp0_iter6_reg[0:0] == 1'b1) ? select_ln7576_1_fu_2078_p3 : v6572_reg_3520);
assign select_ln7587_1_fu_2098_p3 = ((v6583_fu_2093_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln7587_fu_2106_p3 = ((cmp1590_i_i_reg_2494_pp0_iter6_reg[0:0] == 1'b1) ? select_ln7587_1_fu_2098_p3 : v6582_reg_3526);
assign sext_ln6929_cast_fu_1445_p1 = $signed(sext_ln6929);
assign tmp_37_fu_1598_p3 = v5938_fu_1592_p2[32'd5];
assign tmp_fu_1566_p3 = {{lshr_ln8_fu_1556_p4}, {2'd0}};
assign v5937_cast6_cast_i_fu_1541_p1 = empty_fu_1537_p1;
assign v5937_fu_1504_p3 = ((ap_phi_mux_icmp_ln6931528_phi_fu_1437_p4[0:0] == 1'b1) ? v5937526_fu_244 : add_ln6929_fu_1490_p2);
assign v5938_fu_1592_p2 = (select_ln6929_fu_1496_p3 + 6'd8);
assign v6512_fu_1849_p2 = (add_ln7505_6_fu_1845_p2 + add_ln7505_2_fu_1841_p2);
assign v6513_fu_1953_p2 = ((v6512_reg_3484 == 8'd127) ? 1'b1 : 1'b0);
assign v6522_fu_1863_p2 = (add_ln7516_6_fu_1859_p2 + add_ln7516_2_fu_1855_p2);
assign v6523_fu_1973_p2 = ((v6522_reg_3490 == 8'd127) ? 1'b1 : 1'b0);
assign v6532_fu_1877_p2 = (add_ln7527_6_fu_1873_p2 + add_ln7527_2_fu_1869_p2);
assign v6533_fu_1993_p2 = ((v6532_reg_3496 == 8'd127) ? 1'b1 : 1'b0);
assign v6542_fu_1891_p2 = (add_ln7538_6_fu_1887_p2 + add_ln7538_2_fu_1883_p2);
assign v6543_fu_2013_p2 = ((v6542_reg_3502 == 8'd127) ? 1'b1 : 1'b0);
assign v6552_fu_1905_p2 = (add_ln7549_6_fu_1901_p2 + add_ln7549_2_fu_1897_p2);
assign v6553_fu_2033_p2 = ((v6552_reg_3508 == 8'd127) ? 1'b1 : 1'b0);
assign v6562_fu_1919_p2 = (add_ln7560_6_fu_1915_p2 + add_ln7560_2_fu_1911_p2);
assign v6563_fu_2053_p2 = ((v6562_reg_3514 == 8'd127) ? 1'b1 : 1'b0);
assign v6572_fu_1933_p2 = (add_ln7571_6_fu_1929_p2 + add_ln7571_2_fu_1925_p2);
assign v6573_fu_2073_p2 = ((v6572_reg_3520 == 8'd127) ? 1'b1 : 1'b0);
assign v6582_fu_1947_p2 = (add_ln7582_6_fu_1943_p2 + add_ln7582_2_fu_1939_p2);
assign v6583_fu_2093_p2 = ((v6582_reg_3526 == 8'd127) ? 1'b1 : 1'b0);
assign v6695_1_address0 = zext_ln6931_fu_1670_p1;
assign v6695_1_ce0 = v6695_1_ce0_local;
assign v6695_2_address0 = zext_ln6931_fu_1670_p1;
assign v6695_2_ce0 = v6695_2_ce0_local;
assign v6695_3_address0 = zext_ln6931_fu_1670_p1;
assign v6695_3_ce0 = v6695_3_ce0_local;
assign v6695_4_address0 = zext_ln6931_fu_1670_p1;
assign v6695_4_ce0 = v6695_4_ce0_local;
assign v6695_5_address0 = zext_ln6931_fu_1670_p1;
assign v6695_5_ce0 = v6695_5_ce0_local;
assign v6695_6_address0 = zext_ln6931_fu_1670_p1;
assign v6695_6_ce0 = v6695_6_ce0_local;
assign v6695_7_address0 = zext_ln6931_fu_1670_p1;
assign v6695_7_ce0 = v6695_7_ce0_local;
assign v6695_address0 = zext_ln6931_fu_1670_p1;
assign v6695_ce0 = v6695_ce0_local;
assign v6696_10_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_10_ce0 = v6696_10_ce0_local;
assign v6696_11_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_11_ce0 = v6696_11_ce0_local;
assign v6696_12_address0 = zext_ln6934_reg_2516;
assign v6696_12_ce0 = v6696_12_ce0_local;
assign v6696_13_address0 = zext_ln6934_reg_2516;
assign v6696_13_ce0 = v6696_13_ce0_local;
assign v6696_14_address0 = zext_ln6934_reg_2516;
assign v6696_14_ce0 = v6696_14_ce0_local;
assign v6696_15_address0 = zext_ln6934_reg_2516;
assign v6696_15_ce0 = v6696_15_ce0_local;
assign v6696_16_address0 = zext_ln6934_fu_1580_p1;
assign v6696_16_ce0 = v6696_16_ce0_local;
assign v6696_17_address0 = zext_ln6934_reg_2516;
assign v6696_17_ce0 = v6696_17_ce0_local;
assign v6696_18_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_18_ce0 = v6696_18_ce0_local;
assign v6696_19_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_19_ce0 = v6696_19_ce0_local;
assign v6696_1_address0 = zext_ln6934_reg_2516;
assign v6696_1_ce0 = v6696_1_ce0_local;
assign v6696_20_address0 = zext_ln6934_reg_2516;
assign v6696_20_ce0 = v6696_20_ce0_local;
assign v6696_21_address0 = zext_ln6934_reg_2516;
assign v6696_21_ce0 = v6696_21_ce0_local;
assign v6696_22_address0 = zext_ln6934_reg_2516;
assign v6696_22_ce0 = v6696_22_ce0_local;
assign v6696_23_address0 = zext_ln6934_reg_2516;
assign v6696_23_ce0 = v6696_23_ce0_local;
assign v6696_24_address0 = zext_ln6934_fu_1580_p1;
assign v6696_24_ce0 = v6696_24_ce0_local;
assign v6696_25_address0 = zext_ln6934_reg_2516;
assign v6696_25_ce0 = v6696_25_ce0_local;
assign v6696_26_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_26_ce0 = v6696_26_ce0_local;
assign v6696_27_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_27_ce0 = v6696_27_ce0_local;
assign v6696_28_address0 = zext_ln6934_reg_2516;
assign v6696_28_ce0 = v6696_28_ce0_local;
assign v6696_29_address0 = zext_ln6934_reg_2516;
assign v6696_29_ce0 = v6696_29_ce0_local;
assign v6696_2_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_2_ce0 = v6696_2_ce0_local;
assign v6696_30_address0 = zext_ln6934_reg_2516;
assign v6696_30_ce0 = v6696_30_ce0_local;
assign v6696_31_address0 = zext_ln6934_reg_2516;
assign v6696_31_ce0 = v6696_31_ce0_local;
assign v6696_32_address0 = zext_ln6934_fu_1580_p1;
assign v6696_32_ce0 = v6696_32_ce0_local;
assign v6696_33_address0 = zext_ln6934_reg_2516;
assign v6696_33_ce0 = v6696_33_ce0_local;
assign v6696_34_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_34_ce0 = v6696_34_ce0_local;
assign v6696_35_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_35_ce0 = v6696_35_ce0_local;
assign v6696_36_address0 = zext_ln6934_reg_2516;
assign v6696_36_ce0 = v6696_36_ce0_local;
assign v6696_37_address0 = zext_ln6934_reg_2516;
assign v6696_37_ce0 = v6696_37_ce0_local;
assign v6696_38_address0 = zext_ln6934_reg_2516;
assign v6696_38_ce0 = v6696_38_ce0_local;
assign v6696_39_address0 = zext_ln6934_reg_2516;
assign v6696_39_ce0 = v6696_39_ce0_local;
assign v6696_3_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_3_ce0 = v6696_3_ce0_local;
assign v6696_40_address0 = zext_ln6934_fu_1580_p1;
assign v6696_40_ce0 = v6696_40_ce0_local;
assign v6696_41_address0 = zext_ln6934_reg_2516;
assign v6696_41_ce0 = v6696_41_ce0_local;
assign v6696_42_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_42_ce0 = v6696_42_ce0_local;
assign v6696_43_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_43_ce0 = v6696_43_ce0_local;
assign v6696_44_address0 = zext_ln6934_reg_2516;
assign v6696_44_ce0 = v6696_44_ce0_local;
assign v6696_45_address0 = zext_ln6934_reg_2516;
assign v6696_45_ce0 = v6696_45_ce0_local;
assign v6696_46_address0 = zext_ln6934_reg_2516;
assign v6696_46_ce0 = v6696_46_ce0_local;
assign v6696_47_address0 = zext_ln6934_reg_2516;
assign v6696_47_ce0 = v6696_47_ce0_local;
assign v6696_48_address0 = zext_ln6934_fu_1580_p1;
assign v6696_48_ce0 = v6696_48_ce0_local;
assign v6696_49_address0 = zext_ln6934_reg_2516;
assign v6696_49_ce0 = v6696_49_ce0_local;
assign v6696_4_address0 = zext_ln6934_reg_2516;
assign v6696_4_ce0 = v6696_4_ce0_local;
assign v6696_50_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_50_ce0 = v6696_50_ce0_local;
assign v6696_51_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_51_ce0 = v6696_51_ce0_local;
assign v6696_52_address0 = zext_ln6934_reg_2516;
assign v6696_52_ce0 = v6696_52_ce0_local;
assign v6696_53_address0 = zext_ln6934_reg_2516;
assign v6696_53_ce0 = v6696_53_ce0_local;
assign v6696_54_address0 = zext_ln6934_reg_2516;
assign v6696_54_ce0 = v6696_54_ce0_local;
assign v6696_55_address0 = zext_ln6934_reg_2516;
assign v6696_55_ce0 = v6696_55_ce0_local;
assign v6696_56_address0 = zext_ln6934_fu_1580_p1;
assign v6696_56_ce0 = v6696_56_ce0_local;
assign v6696_57_address0 = zext_ln6934_reg_2516;
assign v6696_57_ce0 = v6696_57_ce0_local;
assign v6696_58_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_58_ce0 = v6696_58_ce0_local;
assign v6696_59_address0 = zext_ln6934_reg_2516_pp0_iter2_reg;
assign v6696_59_ce0 = v6696_59_ce0_local;
assign v6696_5_address0 = zext_ln6934_reg_2516;
assign v6696_5_ce0 = v6696_5_ce0_local;
assign v6696_60_address0 = zext_ln6934_reg_2516;
assign v6696_60_ce0 = v6696_60_ce0_local;
assign v6696_61_address0 = zext_ln6934_reg_2516;
assign v6696_61_ce0 = v6696_61_ce0_local;
assign v6696_62_address0 = zext_ln6934_reg_2516;
assign v6696_62_ce0 = v6696_62_ce0_local;
assign v6696_63_address0 = zext_ln6934_reg_2516;
assign v6696_63_ce0 = v6696_63_ce0_local;
assign v6696_6_address0 = zext_ln6934_reg_2516;
assign v6696_6_ce0 = v6696_6_ce0_local;
assign v6696_7_address0 = zext_ln6934_reg_2516;
assign v6696_7_ce0 = v6696_7_ce0_local;
assign v6696_8_address0 = zext_ln6934_fu_1580_p1;
assign v6696_8_ce0 = v6696_8_ce0_local;
assign v6696_9_address0 = zext_ln6934_reg_2516;
assign v6696_9_ce0 = v6696_9_ce0_local;
assign v6696_address0 = zext_ln6934_fu_1580_p1;
assign v6696_ce0 = v6696_ce0_local;
assign v6697_1_address0 = zext_ln6929_reg_2471;
assign v6697_1_ce0 = v6697_1_ce0_local;
assign v6697_2_address0 = zext_ln6929_reg_2471_pp0_iter2_reg;
assign v6697_2_ce0 = v6697_2_ce0_local;
assign v6697_3_address0 = zext_ln6929_reg_2471_pp0_iter2_reg;
assign v6697_3_ce0 = v6697_3_ce0_local;
assign v6697_4_address0 = zext_ln6929_reg_2471;
assign v6697_4_ce0 = v6697_4_ce0_local;
assign v6697_5_address0 = zext_ln6929_reg_2471;
assign v6697_5_ce0 = v6697_5_ce0_local;
assign v6697_6_address0 = zext_ln6929_reg_2471;
assign v6697_6_ce0 = v6697_6_ce0_local;
assign v6697_7_address0 = zext_ln6929_reg_2471;
assign v6697_7_ce0 = v6697_7_ce0_local;
assign v6697_address0 = zext_ln6929_fu_1522_p1;
assign v6697_ce0 = v6697_ce0_local;
assign v6698_1_address0 = v6698_1_addr_reg_3307_pp0_iter6_reg;
assign v6698_1_address1 = zext_ln6931_fu_1670_p1;
assign v6698_1_ce0 = v6698_1_ce0_local;
assign v6698_1_ce1 = v6698_1_ce1_local;
assign v6698_1_d0 = select_ln7576_fu_2086_p3;
assign v6698_1_we0 = v6698_1_we0_local;
assign v6698_2_address0 = v6698_2_addr_reg_3296_pp0_iter6_reg;
assign v6698_2_address1 = zext_ln6931_fu_1670_p1;
assign v6698_2_ce0 = v6698_2_ce0_local;
assign v6698_2_ce1 = v6698_2_ce1_local;
assign v6698_2_d0 = select_ln7565_fu_2066_p3;
assign v6698_2_we0 = v6698_2_we0_local;
assign v6698_3_address0 = v6698_3_addr_reg_3285_pp0_iter6_reg;
assign v6698_3_address1 = zext_ln6931_fu_1670_p1;
assign v6698_3_ce0 = v6698_3_ce0_local;
assign v6698_3_ce1 = v6698_3_ce1_local;
assign v6698_3_d0 = select_ln7554_fu_2046_p3;
assign v6698_3_we0 = v6698_3_we0_local;
assign v6698_4_address0 = v6698_4_addr_reg_3274_pp0_iter6_reg;
assign v6698_4_address1 = zext_ln6931_fu_1670_p1;
assign v6698_4_ce0 = v6698_4_ce0_local;
assign v6698_4_ce1 = v6698_4_ce1_local;
assign v6698_4_d0 = select_ln7543_fu_2026_p3;
assign v6698_4_we0 = v6698_4_we0_local;
assign v6698_5_address0 = v6698_5_addr_reg_3263_pp0_iter6_reg;
assign v6698_5_address1 = zext_ln6931_fu_1670_p1;
assign v6698_5_ce0 = v6698_5_ce0_local;
assign v6698_5_ce1 = v6698_5_ce1_local;
assign v6698_5_d0 = select_ln7532_fu_2006_p3;
assign v6698_5_we0 = v6698_5_we0_local;
assign v6698_6_address0 = v6698_6_addr_reg_3252_pp0_iter6_reg;
assign v6698_6_address1 = zext_ln6931_fu_1670_p1;
assign v6698_6_ce0 = v6698_6_ce0_local;
assign v6698_6_ce1 = v6698_6_ce1_local;
assign v6698_6_d0 = select_ln7521_fu_1986_p3;
assign v6698_6_we0 = v6698_6_we0_local;
assign v6698_7_address0 = v6698_7_addr_reg_3241_pp0_iter6_reg;
assign v6698_7_address1 = zext_ln6931_fu_1670_p1;
assign v6698_7_ce0 = v6698_7_ce0_local;
assign v6698_7_ce1 = v6698_7_ce1_local;
assign v6698_7_d0 = select_ln7510_fu_1966_p3;
assign v6698_7_we0 = v6698_7_we0_local;
assign v6698_address0 = v6698_addr_reg_3318_pp0_iter6_reg;
assign v6698_address1 = zext_ln6931_fu_1670_p1;
assign v6698_ce0 = v6698_ce0_local;
assign v6698_ce1 = v6698_ce1_local;
assign v6698_d0 = select_ln7587_fu_2106_p3;
assign v6698_we0 = v6698_we0_local;
assign xor_ln6931_fu_1606_p2 = (tmp_37_fu_1598_p3 ^ 1'd1);
assign zext_ln6929_fu_1522_p1 = lshr_ln_fu_1512_p4;
assign zext_ln6931_fu_1670_p1 = lshr_ln8_reg_2511_pp0_iter3_reg;
assign zext_ln6934_fu_1580_p1 = add_ln6934_fu_1574_p2;
always @ (posedge ap_clk) begin
    zext_ln6929_reg_2471[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln6929_reg_2471_pp0_iter2_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln6934_reg_2516[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln6934_reg_2516_pp0_iter2_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end
endmodule 