Accelerator Utilization Design Information

Table of Contents
-----------------
1. System Utilization

1. System Utilization
---------------------

+---------------------+------------------+------------------+-------------------+----------------+---------------+----------------+
| Name                | LUT              | LUTAsMem         | REG               | BRAM           | URAM          | DSP            |
+---------------------+------------------+------------------+-------------------+----------------+---------------+----------------+
| Platform            | 118182 [ 13.58%] |  14655 [  3.65%] |  156945 [  9.00%] |  178 [ 13.24%] |   0 [  0.00%] |    4 [  0.07%] |
| User Budget         | 751834 [100.00%] | 387361 [100.00%] | 1586415 [100.00%] | 1166 [100.00%] | 640 [100.00%] | 5936 [100.00%] |
|    Used Resources   |  92164 [ 12.26%] |   3430 [  0.89%] |   85515 [  5.39%] |  890 [ 76.33%] |   0 [  0.00%] |   96 [  1.62%] |
|    Unused Resources | 659670 [ 87.74%] | 383931 [ 99.11%] | 1500900 [ 94.61%] |  276 [ 23.67%] | 640 [100.00%] | 5840 [ 98.38%] |
| TriangleCount       |  92164 [ 12.26%] |   3430 [  0.89%] |   85515 [  5.39%] |  890 [ 76.33%] |   0 [  0.00%] |   96 [  1.62%] |
|    TriangleCount_1  |  46060 [  6.13%] |   1715 [  0.44%] |   42713 [  2.69%] |  445 [ 38.16%] |   0 [  0.00%] |   48 [  0.81%] |
|    TriangleCount_2  |  46104 [  6.13%] |   1715 [  0.44%] |   42802 [  2.70%] |  445 [ 38.16%] |   0 [  0.00%] |   48 [  0.81%] |
+---------------------+------------------+------------------+-------------------+----------------+---------------+----------------+


Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon May 15 00:17:11 2023
| Host         : hacchead running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_utilization -file full_util_routed.rpt -pb full_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs                   | 210337 |  89439 |       1664 |    870016 | 24.18 |
|   LUT as Logic             | 192252 |  82299 |       1664 |    870016 | 22.10 |
|   LUT as Memory            |  18085 |   7140 |       1184 |    402016 |  4.50 |
|     LUT as Distributed RAM |  13601 |   4613 |            |           |       |
|     LUT as Shift Register  |   4484 |   2527 |            |           |       |
| CLB Registers              | 242460 | 106348 |          0 |   1743360 | 13.91 |
|   Register as Flip Flop    | 242458 | 106346 |          0 |   1743360 | 13.91 |
|   Register as Latch        |      0 |      0 |          0 |   1743360 |  0.00 |
|   Register as AND/OR       |      2 |      2 |          0 |   1743360 | <0.01 |
| CARRY8                     |   4160 |    994 |        208 |    108752 |  3.83 |
| F7 Muxes                   |  12330 |   1082 |        832 |    435008 |  2.83 |
| F8 Muxes                   |   5299 |    173 |        416 |    217504 |  2.44 |
| F9 Muxes                   |      0 |      0 |        208 |    108752 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 2      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 351    |          Yes |           - |          Set |
| 3612   |          Yes |           - |        Reset |
| 5132   |          Yes |         Set |            - |
| 233363 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+------------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+-------+------------+-----------+-------+
| CLB                                        |  46474 |     0 |        208 |    108752 | 42.73 |
|   CLBL                                     |  24639 |     0 |            |           |       |
|   CLBM                                     |  21835 |     0 |            |           |       |
| LUT as Logic                               | 192252 | 82299 |       1664 |    870016 | 22.10 |
|   using O5 output only                     |   3826 |       |            |           |       |
|   using O6 output only                     | 147304 |       |            |           |       |
|   using O5 and O6                          |  41122 |       |            |           |       |
| LUT as Memory                              |  18085 |  7140 |       1184 |    402016 |  4.50 |
|   LUT as Distributed RAM                   |  13601 |  4613 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |    563 |       |            |           |       |
|     using O5 and O6                        |  13038 |       |            |           |       |
|   LUT as Shift Register                    |   4484 |  2527 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |   2946 |       |            |           |       |
|     using O5 and O6                        |   1538 |       |            |           |       |
| CLB Registers                              | 242460 |     0 |          0 |   1743360 | 13.91 |
|   Register driven from within the CLB      | 117689 |       |            |           |       |
|   Register driven from outside the CLB     | 124771 |       |            |           |       |
|     LUT in front of the register is unused |  83449 |       |            |           |       |
|     LUT in front of the register is used   |  41322 |       |            |           |       |
| Unique Control Sets                        |   8033 |       |        416 |    217504 |  3.69 |
+--------------------------------------------+--------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 1068 |     0 |          0 |      1344 | 79.46 |
|   RAMB36/FIFO*    |  531 |   171 |          0 |      1344 | 39.51 |
|     RAMB36E2 only |  531 |       |            |           |       |
|   RAMB18          | 1074 |    10 |          0 |      2688 | 39.96 |
|     RAMB18E2 only | 1074 |       |            |           |       |
| URAM              |    0 |     0 |          0 |       640 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  100 |     4 |         12 |      5940 |  1.68 |
|   DSP48E2 only |  100 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   10 |    10 |          0 |       416 |  2.40 |
| HPIOB_M          |    4 |     4 |          0 |       192 |  2.08 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    5 |     5 |          0 |       192 |  2.60 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    1 |     1 |          0 |        32 |  3.13 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   42 |    31 |          0 |       672 |  6.25 |
|   BUFGCE             |   18 |     7 |          0 |       192 |  9.38 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |   22 |    22 |          0 |       384 |  5.73 |
|   BUFGCTRL*          |    1 |     1 |          0 |        64 |  1.56 |
| PLL                  |    1 |     1 |          0 |        16 |  6.25 |
| MMCM                 |    3 |     1 |          0 |         8 | 37.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| CMACE4               |    0 |     0 |          0 |         5 |  0.00 |
| GTYE4_CHANNEL        |   16 |    16 |          0 |        20 | 80.00 |
| GTYE4_COMMON         |    4 |     4 |          0 |         5 | 80.00 |
| HBM_REF_CLK          |    1 |     1 |          0 |         2 | 50.00 |
| HBM_SNGLBLI_INTF_APB |    1 |     1 |          0 |        32 |  3.13 |
| HBM_SNGLBLI_INTF_AXI |   16 |    16 |          0 |        32 | 50.00 |
| ILKNE4               |    0 |     0 |          0 |         2 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        10 |  0.00 |
| PCIE40E4             |    0 |     0 |          0 |         1 |  0.00 |
| PCIE4CE4             |    1 |     1 |          0 |         4 | 25.00 |
| SYSMONE4             |    0 |     0 |          0 |         2 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     1 |          0 |         8 | 12.50 |
| DNA_PORTE2  |    0 |     0 |          0 |         2 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         2 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         2 |  0.00 |
| ICAPE3      |    1 |     1 |          0 |         4 | 25.00 |
| MASTER_JTAG |    0 |     0 |          0 |         2 |  0.00 |
| STARTUPE3   |    1 |     1 |          0 |         2 | 50.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------------------+--------+---------------------+
|       Ref Name       |  Used  | Functional Category |
+----------------------+--------+---------------------+
| FDRE                 | 233374 |            Register |
| LUT6                 |  71667 |                 CLB |
| LUT3                 |  70190 |                 CLB |
| LUT4                 |  37367 |                 CLB |
| LUT5                 |  30822 |                 CLB |
| RAMD32               |  22884 |                 CLB |
| LUT2                 |  18809 |                 CLB |
| MUXF7                |  12330 |                 CLB |
| MUXF8                |   5299 |                 CLB |
| FDSE                 |   5132 |            Register |
| SRL16E               |   4697 |                 CLB |
| LUT1                 |   4519 |                 CLB |
| CARRY8               |   4160 |                 CLB |
| FDCE                 |   3614 |            Register |
| RAMS32               |   3271 |                 CLB |
| SRLC32E              |   1311 |                 CLB |
| RAMB18E2             |   1074 |            BLOCKRAM |
| RAMB36E2             |    531 |            BLOCKRAM |
| RAMD64E              |    448 |                 CLB |
| FDPE                 |    351 |            Register |
| DSP48E2              |    100 |          Arithmetic |
| RAMS64E              |     36 |                 CLB |
| BUFG_GT              |     22 |               Clock |
| BUFGCE               |     18 |               Clock |
| BUFG_GT_SYNC         |     17 |               Clock |
| HBM_SNGLBLI_INTF_AXI |     16 |            Advanced |
| GTYE4_CHANNEL        |     16 |            Advanced |
| SRLC16E              |     14 |                 CLB |
| IBUFCTRL             |      6 |              Others |
| INBUF                |      5 |                 I/O |
| GTYE4_COMMON         |      4 |            Advanced |
| OBUF                 |      3 |                 I/O |
| MMCME4_ADV           |      3 |               Clock |
| AND2B1L              |      2 |              Others |
| STARTUPE3            |      1 |       Configuration |
| PLLE4_ADV            |      1 |               Clock |
| PCIE4CE4             |      1 |            Advanced |
| ICAPE3               |      1 |       Configuration |
| IBUFDS_GTE4          |      1 |                 I/O |
| HBM_SNGLBLI_INTF_APB |      1 |            Advanced |
| HBM_REF_CLK          |      1 |            Advanced |
| DIFFINBUF            |      1 |                 I/O |
| BUFGCTRL             |      1 |               Clock |
| BSCANE2              |      1 |       Configuration |
+----------------------+--------+---------------------+


10. Black Boxes
---------------

+------------------------------------------------------------------------+------+
|                                Ref Name                                | Used |
+------------------------------------------------------------------------+------+
| bd_85ad_interconnect9_8_0_sc_node_v1_0_14_si_handler__parameterized3   |    1 |
| bd_85ad_interconnect9_8_0_sc_node_v1_0_14_si_handler__parameterized0   |    1 |
| bd_85ad_interconnect8_7_0_sc_node_v1_0_14_si_handler__parameterized3   |    1 |
| bd_85ad_interconnect8_7_0_sc_node_v1_0_14_si_handler__parameterized0   |    1 |
| bd_85ad_interconnect7_5_0_sc_node_v1_0_14_si_handler__parameterized3   |    1 |
| bd_85ad_interconnect7_5_0_sc_node_v1_0_14_si_handler__parameterized0   |    1 |
| bd_85ad_interconnect6_6_0_sc_node_v1_0_14_si_handler                   |    1 |
| bd_85ad_interconnect5_4_0_sc_node_v1_0_14_si_handler__parameterized3   |    1 |
| bd_85ad_interconnect5_4_0_sc_node_v1_0_14_si_handler__parameterized0   |    1 |
| bd_85ad_interconnect4_3_0_sc_node_v1_0_14_si_handler__parameterized3   |    1 |
| bd_85ad_interconnect4_3_0_sc_node_v1_0_14_si_handler__parameterized0   |    1 |
| bd_85ad_interconnect3_2_0_sc_node_v1_0_14_si_handler__parameterized3   |    1 |
| bd_85ad_interconnect3_2_0_sc_node_v1_0_14_si_handler__parameterized0   |    1 |
| bd_85ad_interconnect2_1_0_sc_node_v1_0_14_si_handler__parameterized3   |    1 |
| bd_85ad_interconnect2_1_0_sc_node_v1_0_14_si_handler__parameterized0   |    1 |
| bd_85ad_interconnect1_0_0_sc_node_v1_0_14_si_handler__parameterized3   |    1 |
| bd_85ad_interconnect1_0_0_sc_node_v1_0_14_si_handler__parameterized0   |    1 |
| bd_85ad_interconnect12_11_0_sc_node_v1_0_14_si_handler                 |    1 |
| bd_85ad_interconnect11_10_0_sc_node_v1_0_14_si_handler__parameterized3 |    1 |
| bd_85ad_interconnect11_10_0_sc_node_v1_0_14_si_handler__parameterized0 |    1 |
| bd_85ad_interconnect10_9_0_sc_node_v1_0_14_si_handler__parameterized3  |    1 |
| bd_85ad_interconnect10_9_0_sc_node_v1_0_14_si_handler__parameterized0  |    1 |
+------------------------------------------------------------------------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------------+------+
|                Ref Name               | Used |
+---------------------------------------+------+
| xsdbm                                 |    1 |
| ulp_xbar_0                            |    1 |
| ulp_workaround_cr1039626_orgate_0     |    1 |
| ulp_user_debug_bridge_0               |    1 |
| ulp_ulp_ucs_0                         |    1 |
| ulp_s00_regslice_11                   |    1 |
| ulp_s00_regslice_10                   |    1 |
| ulp_regslice_control_userpf_1         |    1 |
| ulp_regslice_control_userpf_0         |    1 |
| ulp_proc_sys_reset_kernel_slr0_0      |    1 |
| ulp_proc_sys_reset_ctrl_slr1_0        |    1 |
| ulp_proc_sys_reset_ctrl_slr0_0        |    1 |
| ulp_m02_regslice_0                    |    1 |
| ulp_m01_regslice_0                    |    1 |
| ulp_m00_regslice_0                    |    1 |
| ulp_ii_level0_wire_0                  |    1 |
| ulp_hmss_0_0                          |    1 |
| ulp_debug_bridge_xsdbm_0              |    1 |
| ulp_axi_vip_data_0                    |    1 |
| ulp_axi_vip_ctrl_userpf_1             |    1 |
| ulp_axi_vip_ctrl_userpf_0             |    1 |
| ulp_axi_gpio_null_1                   |    1 |
| ulp_axi_gpio_null_0                   |    1 |
| ulp_auto_cc_1                         |    1 |
| ulp_auto_cc_0                         |    1 |
| ulp_TriangleCount_2_0                 |    1 |
| ulp_TriangleCount_1_0                 |    1 |
| ulp                                   |    1 |
| level0_ii_level0_pipe_0               |    1 |
| level0_cma_hbm_aclk_0                 |    1 |
| level0_cma_clk_kernel_0               |    1 |
| level0_cma_clk_kernel2_0              |    1 |
| blp_wrapper                           |    1 |
| bd_9997_bsip_0                        |    1 |
| bd_9997_bs_switch_1_0                 |    1 |
| bd_9997_axi_jtag_0                    |    1 |
| bd_85ad_vip_S12_0                     |    1 |
| bd_85ad_vip_S11_0                     |    1 |
| bd_85ad_vip_S10_0                     |    1 |
| bd_85ad_vip_S09_0                     |    1 |
| bd_85ad_vip_S08_0                     |    1 |
| bd_85ad_vip_S07_0                     |    1 |
| bd_85ad_vip_S06_0                     |    1 |
| bd_85ad_vip_S05_0                     |    1 |
| bd_85ad_vip_S04_0                     |    1 |
| bd_85ad_vip_S03_0                     |    1 |
| bd_85ad_vip_S02_0                     |    1 |
| bd_85ad_vip_S01_0                     |    1 |
| bd_85ad_vip_S00_0                     |    1 |
| bd_85ad_slice9_8_0                    |    1 |
| bd_85ad_slice8_7_0                    |    1 |
| bd_85ad_slice7_5_0                    |    1 |
| bd_85ad_slice6_6_0                    |    1 |
| bd_85ad_slice5_4_0                    |    1 |
| bd_85ad_slice4_3_0                    |    1 |
| bd_85ad_slice3_2_0                    |    1 |
| bd_85ad_slice2_1_0                    |    1 |
| bd_85ad_slice1_0_0                    |    1 |
| bd_85ad_slice12_11_0                  |    1 |
| bd_85ad_slice11_10_0                  |    1 |
| bd_85ad_slice10_9_0                   |    1 |
| bd_85ad_slice0_12_0                   |    1 |
| bd_85ad_interconnect9_8_0             |    1 |
| bd_85ad_interconnect8_7_0             |    1 |
| bd_85ad_interconnect7_5_0             |    1 |
| bd_85ad_interconnect6_6_0             |    1 |
| bd_85ad_interconnect5_4_0             |    1 |
| bd_85ad_interconnect4_3_0             |    1 |
| bd_85ad_interconnect3_2_0             |    1 |
| bd_85ad_interconnect2_1_0             |    1 |
| bd_85ad_interconnect1_0_0             |    1 |
| bd_85ad_interconnect12_11_0           |    1 |
| bd_85ad_interconnect11_10_0           |    1 |
| bd_85ad_interconnect10_9_0            |    1 |
| bd_85ad_interconnect0_12_0            |    1 |
| bd_85ad_init_reduce_0                 |    1 |
| bd_85ad_hbm_reset_sync_SLR0_0         |    1 |
| bd_85ad_hbm_inst_0                    |    1 |
| bd_85ad_axi_apb_bridge_inst_0         |    1 |
| bd_22c0_xbar_1                        |    1 |
| bd_22c0_xbar_0                        |    1 |
| bd_22c0_vip_ctrl_mgmt_0               |    1 |
| bd_22c0_shutdown_clocks_latch_0       |    1 |
| bd_22c0_reduce_check_gpio_0           |    1 |
| bd_22c0_psreset_kernel_0              |    1 |
| bd_22c0_psreset_kernel2_0             |    1 |
| bd_22c0_psreset_hbm_0                 |    1 |
| bd_22c0_psreset_freerun_refclk_0      |    1 |
| bd_22c0_or_shutdown_clocks_0          |    1 |
| bd_22c0_gpio_ucs_control_status_0     |    1 |
| bd_22c0_gpio_gapping_demand_0         |    1 |
| bd_22c0_gapping_demand_update_0       |    1 |
| bd_22c0_gapping_demand_toggle_0       |    1 |
| bd_22c0_frequency_counter_kernel_0    |    1 |
| bd_22c0_frequency_counter_kernel2_0   |    1 |
| bd_22c0_frequency_counter_hbm_0       |    1 |
| bd_22c0_frequency_counter_aclk_0      |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_0    |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_0    |    1 |
| bd_22c0_fanout_aresetn_kernel_slr1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_slr0_0  |    1 |
| bd_22c0_fanout_aresetn_kernel2_slr1_0 |    1 |
| bd_22c0_fanout_aresetn_kernel2_slr0_0 |    1 |
| bd_22c0_fanout_aresetn_hbm_0          |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_0    |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_0    |    1 |
| bd_22c0_clock_throttling_kernel_0     |    1 |
| bd_22c0_clock_throttling_kernel2_0    |    1 |
| bd_22c0_clock_throttling_avg_0        |    1 |
| bd_22c0_clkwiz_kernel_0               |    1 |
| bd_22c0_clkwiz_kernel2_0              |    1 |
| bd_22c0_clkwiz_hbm_0                  |    1 |
| bd_22c0_clk_kernel_cont_adapt_0       |    1 |
| bd_22c0_clk_kernel_adapt_0            |    1 |
| bd_22c0_clk_kernel2_cont_adapt_0      |    1 |
| bd_22c0_clk_kernel2_adapt_0           |    1 |
| bd_22c0_clk_hbm_adapt_0               |    1 |
| bd_22c0_build_info_0                  |    1 |
| bd_22c0_auto_cc_0                     |    1 |
| bd_22c0_adder_check_gpio_0            |    1 |
| bd_0349_xsdbm_0                       |    1 |
| bd_0349_lut_buffer_0                  |    1 |
+---------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR1 <-> SLR0                    | 6141 |       |     23040 | 26.65 |
|   SLR0 -> SLR1                   | 3906 |       |           | 16.95 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    3 |     3 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   | 2235 |       |           |  9.70 |
|     Using TX_REG only            |    1 |     1 |           |       |
|     Using RX_REG only            |    9 |     9 |           |       |
|     Using Both TX_REG and RX_REG |    1 |     1 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  | 6141 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+
| FROM \ TO | SLR1 | SLR0 |
+-----------+------+------+
| SLR1      |    0 | 2235 |
| SLR0      | 3906 |    0 |
+-----------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+--------+-------+--------+--------+
|          Site Type         |  SLR0  |  SLR1 | SLR0 % | SLR1 % |
+----------------------------+--------+-------+--------+--------+
| CLB                        |  27539 | 18935 |  50.11 |  35.06 |
|   CLBL                     |  14516 | 10123 |  49.58 |  34.57 |
|   CLBM                     |  13023 |  8812 |  50.71 |  35.65 |
| CLB LUTs                   | 113074 | 97263 |  25.72 |  22.51 |
|   LUT as Logic             | 100572 | 91680 |  22.87 |  21.22 |
|     using O5 output only   |   3161 |   665 |   0.72 |   0.15 |
|     using O6 output only   |  73572 | 73732 |  16.73 |  17.07 |
|     using O5 and O6        |  23839 | 17283 |   5.42 |   4.00 |
|   LUT as Memory            |  12502 |  5583 |   6.09 |   2.82 |
|     LUT as Distributed RAM |   8868 |  4733 |   4.32 |   2.39 |
|       using O5 output only |      0 |     0 |   0.00 |   0.00 |
|       using O6 output only |    188 |   375 |   0.09 |   0.19 |
|       using O5 and O6      |   8680 |  4358 |   4.23 |   2.20 |
|     LUT as Shift Register  |   3634 |   850 |   1.77 |   0.43 |
|       using O5 output only |      0 |     0 |   0.00 |   0.00 |
|       using O6 output only |   2382 |   564 |   1.16 |   0.29 |
|       using O5 and O6      |   1252 |   286 |   0.61 |   0.14 |
| CLB Registers              | 158020 | 84440 |  17.97 |   9.77 |
| CARRY8                     |   2260 |  1900 |   4.11 |   3.52 |
| F7 Muxes                   |   6314 |  6016 |   2.87 |   2.79 |
| F8 Muxes                   |   2599 |  2700 |   2.36 |   2.50 |
| F9 Muxes                   |      0 |     0 |   0.00 |   0.00 |
| Block RAM Tile             |    542 |   526 |  80.65 |  78.27 |
|   RAMB36/FIFO              |    271 |   260 |  40.33 |  38.69 |
|     RAMB36E2 only          |    271 |   260 |  40.33 |  38.69 |
|   RAMB18                   |    542 |   532 |  40.33 |  39.58 |
|     RAMB18E2 only          |    542 |   532 |  40.33 |  39.58 |
| URAM                       |      0 |     0 |   0.00 |   0.00 |
| DSPs                       |     52 |    48 |   1.81 |   1.56 |
| Unique Control Sets        |   5360 |  2692 |   4.88 |   2.49 |
+----------------------------+--------+-------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR1      |         7 |    3.37 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         3 |    1.44 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        10 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


