Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado4/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d2747eb4f3a048e68cce21252e0f40c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot comparator_testbench_behav xil_defaultlib.comparator_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator_testbench
Built simulation snapshot comparator_testbench_behav
