** NOTE: Created directory path 'logs' for file 'logs/run.log'.

Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
Date:		Tue May 24 09:03:57 2022
Host:		iron-502-28 (x86_64 w/Linux 5.13.0-35-generic) (64cores*256cpus*AMD EPYC 7742 64-Core Processor 512KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_414435_iron-502-28_ianpmac_0Vqcbt.

The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

Sourcing file "START.tcl" ...
#% Begin load design ... (date=05/24 09:04:21, mem=669.7M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'top' saved by 'Innovus' '20.13-s083_1' on 'Tue May 24 09:03:52 2022'.
% Begin Load MMMC data ... (date=05/24 09:04:21, mem=672.5M)
% End Load MMMC data ... (date=05/24 09:04:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=673.4M, current mem=673.4M)

Loading LEF file /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/libs/lef/rtk-tech.lef ...

Loading LEF file /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef ...
WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef at line 2.
Set DBUPerIGU to M1 pitch 460.

Loading LEF file /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/libs/lef/sky130_sram_1kbyte_1rw1r_32x256_8.lef ...
**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_1kbyte_1rw1r_32x256_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Tue May 24 09:04:22 2022
viaInitial ends at Tue May 24 09:04:22 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
Reading libs_typical timing library '/home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/5-skywater-130nm/view-standard/stdcells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/5-skywater-130nm/view-standard/stdcells.lib)
Read 427 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
Reading libs_typical timing library '/home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/6-sram/outputs/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib' ...
Read 1 cells in library 'sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=24.5M, fe_cpu=0.26min, fe_real=0.42min, fe_mem=693.3M) ***
% Begin Load netlist data ... (date=05/24 09:04:22, mem=692.4M)
*** Begin netlist parsing (mem=693.3M) ***
Created 428 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/vbin/top.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#2 (Current mem = 705.363M, initial mem = 283.727M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=705.4M) ***
% End Load netlist data ... (date=05/24 09:04:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=702.4M, current mem=702.4M)
Set top cell to top.
Hooked 428 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 502 modules.
** info: there are 6050 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#2 (Current mem = 742.277M, initial mem = 283.727M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
setAnalysisMode -usefulSkew already set.
**WARN: (IMPOPT-3602):	The specified path group name Reg2Reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for Reg2Reg path_group
**WARN: (IMPOPT-3602):	The specified path group name Reg2Out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for Reg2Out path_group
**WARN: (IMPOPT-3602):	The specified path group name Reg2ClkGate is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for Reg2ClkGate path_group
**WARN: (IMPOPT-3602):	The specified path group name Macro2All is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for Macro2All path_group
**WARN: (IMPOPT-3602):	The specified path group name In2Reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for In2Reg path_group
**WARN: (IMPOPT-3602):	The specified path group name In2Out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for In2Out path_group
**WARN: (IMPOPT-3602):	The specified path group name All2Macro is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for All2Macro path_group
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
addRing command will ignore shorts while creating rings.
addRing command will disallow rings to go over rows.
addRing command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
The power planner will set stripe antenna targets to stripe.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Change floorplan default-technical-site to 'unithd'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 328
Total number of sequential cells: 68
Total number of tristate cells: 13
Total number of level shifter cells: 7
Total number of power gating cells: 0
Total number of isolation cells: 11
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
Total number of usable buffers: 15
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
Total number of usable inverters: 16
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
Total number of identified usable delay cells: 15
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Reading floorplan file - /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/top.fp.gz (mem = 999.6M).
% Begin Load floorplan data ... (date=05/24 09:04:23, mem=988.4M)
*info: reset 7299 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 1080080 1077120)
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/top.fp.spr.gz (Created by Innovus v20.13-s083_1 on Tue May 24 09:03:50 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=991.5M, current mem=991.5M)
There are 78 nets with weight being set
There are 78 nets with bottomPreferredRoutingLayer being set
There are 78 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=05/24 09:04:24, total cpu=0:00:00.1, real=0:00:01.0, peak res=992.8M, current mem=992.8M)
% Begin Load SymbolTable ... (date=05/24 09:04:24, mem=993.1M)
Reading congestion map file /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/top.route.congmap.gz ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=05/24 09:04:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1000.8M, current mem=1000.8M)
Loading place ...
% Begin Load placement data ... (date=05/24 09:04:24, mem=1000.8M)
Reading placement file - /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/top.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v20.13-s083_1 on Tue May 24 09:03:50 2022, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Checked 6 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1026.7M) ***
Total net length = 2.817e+05 (1.616e+05 1.201e+05) (ext = 1.111e+04)
% End Load placement data ... (date=05/24 09:04:24, total cpu=0:00:00.2, real=0:00:00.0, peak res=1022.4M, current mem=1020.5M)
Reading PG file /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/top.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on       Tue May 24 09:03:50 2022)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1024.7M) ***
% Begin Load routing data ... (date=05/24 09:04:25, mem=1023.4M)
Reading routing file - /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/top.route.gz.
Reading Innovus routing data (Created by Innovus v20.13-s083_1 on Tue May 24 09:03:50 2022 Format: 20.1) ...
*** Total 6874 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1041.7M) ***
% End Load routing data ... (date=05/24 09:04:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1040.2M, current mem=1039.2M)
Loading Drc markers ...
... 23 markers are loaded ...
... 23 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/top.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1047.7M) ***
Reading dirtyarea snapshot file /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/top.db.da.gz (Create by Innovus v20.13-s083_1 on Tue May 24 09:03:51 2022, version: 4).
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable ...
Process name: (null).
Allocated an empty WireEdgeEnlargement table in typical [6].
Allocated an empty WireEdgeEnlargement table in typical [6].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: analysis_default
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (1090350,435200), lies outside of design boundary. Correct the wire routing and rerun extraction.
**WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (1119250,408000), lies outside of design boundary. Correct the wire routing and rerun extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=05/24 09:04:26, mem=1057.2M)
source /home/users/ianpmac/EE372-Project/skywater-digital-flow/HEModules/build/19-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/top_power_constraints.tcl
'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=05/24 09:04:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1064.1M, current mem=1064.1M)
% Begin load AAE data ... (date=05/24 09:04:26, mem=1100.1M)
**WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=1132.11 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=05/24 09:04:27, total cpu=0:00:00.3, real=0:00:01.0, peak res=1106.2M, current mem=1106.2M)
Restoring CCOpt config...
  Extracting original clock gating for ideal_clock...
    clock_tree ideal_clock contains 375 sinks and 56 clock gates.
    Extraction for ideal_clock complete.
  Extracting original clock gating for ideal_clock done.
  The skew group ideal_clock/constraints_default was created. It contains 375 sinks and 1 sources.
  The skew group ideal_clock/constraints_default was created. It contains 375 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 328
Total number of sequential cells: 68
Total number of tristate cells: 13
Total number of level shifter cells: 7
Total number of power gating cells: 0
Total number of isolation cells: 11
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
Total number of usable buffers: 15
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
Total number of usable inverters: 16
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
Total number of identified usable delay cells: 15
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.13-s083_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=05/24 09:04:27, total cpu=0:00:03.9, real=0:00:06.0, peak res=1130.6M, current mem=1107.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           59  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           67  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
WARNING   IMPEXT-7040          2  A %s wire, passing through or close to l...
WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
WARNING   IMPOPT-3602          7  The specified path group name %s is not ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
WARNING   TECHLIB-302         12  No function defined for cell '%s'. The c...
*** Message Summary: 155 warning(s), 0 error(s)

The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<FF> Plugin -> always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
<FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl

  > Info: Sourcing "scripts/main.tcl"

### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
# source -verbose innovus-foundation-flow/INNOVUS/run_signoff.tcl
### Start verbose source output (echo mode) for 'innovus-foundation-flow/INNOVUS/run_signoff.tcl' ...
# if {[file exists innovus-foundation-flow/vars.tcl]} {
   source innovus-foundation-flow/vars.tcl
}
# foreach file $vars(config_files) {
   source $file
}
# source innovus-foundation-flow/procs.tcl
# ff_procs::system_info
# setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
# setMultiCpuUsage -localCpu 16
# if {$vars(restore_design)} { # <BEGIN TAG> signoff,restore_design

# <begin tag signoff,restore_design,skip>
#
# restoreDesign checkpoints/postroute.enc.dat top
#
# <end tag signoff,restore_design,skip> }
# um::enable_metrics -on
# puts "<FF> Plugin -> always_source_tcl"
<FF> Plugin -> always_source_tcl
# ff_procs::source_plug always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
<FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
# set vars(step) signoff
# set vars(signoff,start_time) [clock seconds]
# um::push_snapshot_stack
# setDesignMode -process 130
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
# setExtractRCMode -coupled true -effortLevel low
# setAnalysisMode -analysisType onChipVariation -cppr both
# set vars(active_rc_corners) [list]
# foreach view [concat [all_setup_analysis_views] [all_hold_analysis_views]] {
   set corner [get_delay_corner [get_analysis_view $view -delay_corner] \
      -rc_corner]
   if {[lsearch $vars(active_rc_corners) $corner] == -1 } {
      lappend vars(active_rc_corners) $corner
   }
}
# Puts "<FF> ACTIVE RC CORNER LIST: $vars(active_rc_corners)"
<FF> ACTIVE RC CORNER LIST: typical
# set empty_corners [list]
# foreach corner $vars(active_rc_corners) {
   if {![file exists [get_rc_corner $corner -qx_tech_file]]} {
      lappend empty_corners $corner
   }
}
# if {[llength $empty_corners] == 0} {
   # <BEGIN TAG> signoff,set_extract_rc_mode
   setExtractRCMode -engine postRoute -effortLevel low -coupled true

   # <END TAG> signoff,set_extract_rc_mode
} else {
   Puts "<FF> CAN'T RUN SIGNOFF EXTRACTION BECAUSE qx_tech_file IS NOT DEFINED FOR these corners: $empty_corners"
   # <BEGIN TAG> signoff,set_extract_rc_mode
   setExtractRCMode -engine postRoute -effortLevel low -coupled true

   # <END TAG> signoff,set_extract_rc_mode
}
<FF> CAN'T RUN SIGNOFF EXTRACTION BECAUSE qx_tech_file IS NOT DEFINED FOR these corners: typical
# puts "<FF> Plugin -> pre_signoff_tcl"
<FF> Plugin -> pre_signoff_tcl
# Puts "<FF> RUNNING FINAL SIGNOFF ..."
<FF> RUNNING FINAL SIGNOFF ...
# extractRC
Extraction called for design 'top' of instances=87282 and nets=7299 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: typical
extractDetailRC Option : -outfile /tmp/innovus_temp_414435_iron-502-28_ianpmac_0Vqcbt/top_414435_UctEEv.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
**WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (1090350,435200), lies outside of design boundary. Correct the wire routing and rerun extraction.
**WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (1119250,408000), lies outside of design boundary. Correct the wire routing and rerun extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1130.1M)
Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 1152.9M)
Extracted 20.0018% (CPU Time= 0:00:00.2  MEM= 1156.9M)
Extracted 30.0017% (CPU Time= 0:00:00.3  MEM= 1157.9M)
Extracted 40.0016% (CPU Time= 0:00:00.3  MEM= 1159.9M)
Extracted 50.0015% (CPU Time= 0:00:00.3  MEM= 1160.9M)
Extracted 60.0014% (CPU Time= 0:00:00.4  MEM= 1162.9M)
Extracted 70.0013% (CPU Time= 0:00:00.5  MEM= 1163.9M)
Extracted 80.0012% (CPU Time= 0:00:00.6  MEM= 1164.9M)
Extracted 90.0011% (CPU Time= 0:00:00.6  MEM= 1164.9M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 1169.9M)
Number of Extracted Resistors     : 160744
Number of Extracted Ground Cap.   : 162076
Number of Extracted Coupling Cap. : 290032
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: typical
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1177.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 1177.910M)
# foreach corner $vars(active_rc_corners) {
   rcOut -rc_corner $corner -spef $corner.spef.gz
}
RC Out has the following PVT Info:
   RC:typical, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:01.2  MEM= 1177.9M)
# timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
**WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:21.2/0:00:31.2 (0.7), mem = 1177.9M
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 16 threads

 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Deleting AAE DB and timing data for delay calculations...
AAE DB initialization (MEM=1207.38 CPU=0:00:00.0 REAL=0:00:00.0) 
This command "timeDesign -prefix signoff -signoff -reportOnly ..." required an extra checkout of license tpsxl.
Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=1476.96)
**WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (1090350,435200), lies outside of design boundary. Correct the wire routing and rerun extraction.
**WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (1119250,408000), lies outside of design boundary. Correct the wire routing and rerun extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
 Report initialization with DMWrite ... (0, Worst)
AAE_INFO: 16 threads acquired from CTE.
Total number of fetched objects 6954
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7299,  96.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2184.41 CPU=0:00:03.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2184.41 CPU=0:00:03.8 REAL=0:00:01.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_414435_iron-502-28_ianpmac_0Vqcbt/.AAE_RcNfZY/.AAE_414435/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2034.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2066.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=1832.53)
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 9. 
Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 6954. 
Total number of fetched objects 6954
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7299,  1.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2479.15 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2479.15 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:01.0 totSessionCpu=0:00:28.7 mem=1821.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=1821.2M
** Profile ** Other data :  cpu=0:00:00.7, mem=1870.5M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1967.9M
** Profile ** analysis_default slacks :  cpu=0:00:00.1, mem=1967.9M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1874.9M
** Profile ** analysis_default reports :  cpu=0:00:00.3, mem=1874.9M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1869.4M

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.000  | 11.301  |   N/A   |  4.402  |  0.019  | 10.927  |   N/A   |  3.890  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   476   |    0    |   31    |   N/A   |   431   |   346   |   56    |   N/A   |   259   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|analysis_default    |  0.019  |  0.000  | 11.301  |   N/A   |  4.402  |  0.019  | 10.927  |   N/A   |  3.890  |
|                    |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|                    |    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |   N/A   |    0    |
|                    |   476   |    0    |   31    |   N/A   |   431   |   346   |   56    |   N/A   |   259   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     34 (34)      |   -0.417   |     53 (53)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.022%
       (100.007% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1869.4M
Reported timing to dir reports
Total CPU time: 9.43 sec
Total Real time: 4.0 sec
Total Memory Usage: 1869.402344 Mbytes
Reset AAE Options
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
*** timeDesign #1 [finish] : cpu/real = 0:00:09.5/0:00:03.6 (2.6), totSession cpu/real = 0:00:30.7/0:00:34.9 (0.9), mem = 1851.7M
# timeDesign -prefix signoff \
   -signoff \
   -reportOnly \
   -hold \
   -outDir reports \
   -expandedViews
**WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
*** timeDesign #2 [begin] : totSession cpu/real = 0:00:30.7/0:00:34.9 (0.9), mem = 1851.7M
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
** Profile ** Start :  cpu=0:00:00.0, mem=1851.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=1853.2M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=1853.16)
 Report initialization with DMWrite ... (0, Best)
Total number of fetched objects 6954
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7299,  96.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2495.43 CPU=0:00:03.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2495.43 CPU=0:00:03.5 REAL=0:00:01.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_414435_iron-502-28_ianpmac_0Vqcbt/.AAE_RcNfZY/.AAE_414435/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1843.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1875.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=1884.56)
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 9. 
Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 6954. 
Total number of fetched objects 6954
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7299,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2507.19 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2507.19 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:02.0 totSessionCpu=0:00:37.5 mem=1889.2M)
** Profile ** Overall slacks :  cpu=0:00:06.6, mem=1984.6M
** Profile ** analysis_default slacks :  cpu=0:00:00.1, mem=1984.6M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1892.6M
** Profile ** analysis_default reports :  cpu=0:00:00.2, mem=1892.6M

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.529  |  0.000  |  0.529  |   N/A   | 10.515  | 11.022  |  1.179  |   N/A   |  0.671  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   476   |    0    |   31    |   N/A   |   431   |   346   |   56    |   N/A   |   259   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|analysis_default    |  0.529  |  0.000  |  0.529  |   N/A   | 10.515  | 11.022  |  1.179  |   N/A   |  0.671  |
|                    |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|                    |    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |   N/A   |    0    |
|                    |   476   |    0    |   31    |   N/A   |   431   |   346   |   56    |   N/A   |   259   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 11.022%
       (100.007% with Fillers)
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.1, mem=1874.9M
Reported timing to dir reports
Total CPU time: 7.57 sec
Total Real time: 2.0 sec
Total Memory Usage: 1761.886719 Mbytes
Reset AAE Options
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
*** timeDesign #2 [finish] : cpu/real = 0:00:07.6/0:00:02.5 (3.1), totSession cpu/real = 0:00:38.3/0:00:37.4 (1.0), mem = 1761.9M
# streamOut $vars(results_dir)/$vars(design).gds.gz \
   -units 1000 \
   -mapFile $vars(gds_layer_map)
Parse flat map file...
** NOTE: Created directory path 'results' for file 'results/top.gds.gz'.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 35
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    71                              via4
    70                              via3
    69                              via2
    72                              met5
    68                               via
    71                              met4
    67                              mcon
    70                              met3
    67                               li1
    68                              met1
    69                              met2


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          87282

Ports/Pins                           108
    metal layer met4                 108

Nets                              106610
    metal layer li1                 5853
    metal layer met1               50043
    metal layer met2               36798
    metal layer met3                8763
    metal layer met4                5016
    metal layer met5                 137

    Via Instances                  53462

Special Nets                         949
    metal layer met1                 673
    metal layer met4                 189
    metal layer met5                  87

    Via Instances                  21593

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                   2
    metal layer met5                   2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
# set merge_files \
[concat \
[lsort [glob -nocomplain inputs/adk/*.gds*]] \
[lsort [glob -nocomplain inputs/*.gds*]] \
]
# streamOut $vars(results_dir)/$vars(design)-merged.gds \
   -units 1000 \
   -mapFile $vars(gds_layer_map) \
   -merge $merge_files
Merge file: inputs/adk/stdcells.gds has version number: 3
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 35
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    71                              via4
    70                              via3
    69                              via2
    72                              met5
    68                               via
    71                              met4
    67                              mcon
    70                              met3
    67                               li1
    68                              met1
    69                              met2


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          87282

Ports/Pins                           108
    metal layer met4                 108

Nets                              106610
    metal layer li1                 5853
    metal layer met1               50043
    metal layer met2               36798
    metal layer met3                8763
    metal layer met4                5016
    metal layer met5                 137

    Via Instances                  53462

Special Nets                         949
    metal layer met1                 673
    metal layer met4                 189
    metal layer met5                  87

    Via Instances                  21593

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                   2
    metal layer met5                   2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file inputs/adk/stdcells.gds to register cell name ......
Merging GDS file inputs/adk/stdcells.gds ......
	****** Merge file: inputs/adk/stdcells.gds has version number: 3.
	****** Merge file: inputs/adk/stdcells.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
**WARN: (IMPOGDS-217):	Master cell: sky130_sram_1kbyte_1rw1r_32x256_8 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-218):	Number of master cells not found after merging: 1

######Streamout is finished!
# summaryReport -noHtml -outfile $vars(rpt_dir)/$vars(step).summaryReport.rpt
Start to collect the design information.
Build netlist information for Cell top.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file reports/signoff.summaryReport.rpt
# verifyConnectivity -noAntenna
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue May 24 09:04:37 2022

Design Name: top
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1080.0800, 1077.1200)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 16 pthreads
Net op2_addr[3]: Found a geometry with bounding box (1118.72,108.00) (1119.78,108.38) outside the design boundary.
Violations for such geometries will be reported.
Net op2_addr[1]: Found a geometry with bounding box (1118.72,122.96) (1119.78,123.34) outside the design boundary.
Violations for such geometries will be reported.
Net op2_addr[2]: Found a geometry with bounding box (1118.72,114.80) (1119.78,115.18) outside the design boundary.
Violations for such geometries will be reported.
Net sram_inst/CTS_5: Found a geometry with bounding box (1090.16,436.44) (1090.54,437.50) outside the design boundary.
Violations for such geometries will be reported.
Net sram_inst/n_8_net_: Found a geometry with bounding box (1118.72,422.16) (1119.78,422.54) outside the design boundary.
Violations for such geometries will be reported.
Net VDD: has special routes with opens.
Net VSS: has an unconnected terminal.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    850 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    150 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    1000 total info(s) created.
End Summary

End Time: Tue May 24 09:04:37 2022
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.3  MEM: 59.000M)

# verify_drc
 *** Starting Verify DRC (MEM: 1850.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Sub-Area: {819.840 273.280 956.480 409.920} 23 of 64  Thread : 10
 VERIFY DRC ...... Sub-Area: {956.480 273.280 1080.080 409.920} 24 of 64  Thread : 10
 VERIFY DRC ...... Sub-Area: {273.280 273.280 409.920 409.920} 19 of 64  Thread : 9
 VERIFY DRC ...... Sub-Area: {273.280 546.560 409.920 683.200} 35 of 64  Thread : 11
 VERIFY DRC ...... Sub-Area: {0.000 273.280 136.640 409.920} 17 of 64  Thread : 4
 VERIFY DRC ...... Sub-Area: {0.000 546.560 136.640 683.200} 33 of 64  Thread : 5
 VERIFY DRC ...... Sub-Area: {273.280 0.000 409.920 136.640} 3 of 64  Thread : 0
 VERIFY DRC ...... Sub-Area: {273.280 136.640 409.920 273.280} 11 of 64  Thread : 0
 VERIFY DRC ...... Sub-Area: {273.280 819.840 409.920 956.480} 51 of 64  Thread : 13
 VERIFY DRC ...... Sub-Area: {0.000 0.000 136.640 136.640} 1 of 64  Thread : 7
 VERIFY DRC ...... Sub-Area: {273.280 683.200 409.920 819.840} 43 of 64  Thread : 13
 VERIFY DRC ...... Sub-Area: {0.000 819.840 136.640 956.480} 49 of 64  Thread : 6
 VERIFY DRC ...... Sub-Area: {819.840 0.000 956.480 136.640} 7 of 64  Thread : 8
 VERIFY DRC ...... Sub-Area: {0.000 683.200 136.640 819.840} 41 of 64  Thread : 6
 VERIFY DRC ...... Sub-Area: {136.640 683.200 273.280 819.840} 42 of 64  Thread : 6
 VERIFY DRC ...... Sub-Area: {136.640 0.000 273.280 136.640} 2 of 64  Thread : 7
 VERIFY DRC ...... Sub-Area: {956.480 0.000 1080.080 136.640} 8 of 64  Thread : 8
 VERIFY DRC ...... Sub-Area: {136.640 136.640 273.280 273.280} 10 of 64  Thread : 7
 VERIFY DRC ...... Sub-Area: {819.840 136.640 956.480 273.280} 15 of 64  Thread : 8
 VERIFY DRC ...... Sub-Area: {956.480 136.640 1080.080 273.280} 16 of 64  Thread : 8
 VERIFY DRC ...... Sub-Area: {0.000 136.640 136.640 273.280} 9 of 64  Thread : 7
 VERIFY DRC ...... Sub-Area: {0.000 956.480 136.640 1077.120} 57 of 64  Thread : 13
 VERIFY DRC ...... Sub-Area: {546.560 273.280 683.200 409.920} 21 of 64  Thread : 2
 VERIFY DRC ...... Sub-Area: {683.200 273.280 819.840 409.920} 22 of 64  Thread : 2
 VERIFY DRC ...... Sub-Area: {0.000 409.920 136.640 546.560} 25 of 64  Thread : 5
 VERIFY DRC ...... Sub-Area: {273.280 409.920 409.920 546.560} 27 of 64  Thread : 11
 VERIFY DRC ...... Sub-Area: {136.640 546.560 273.280 683.200} 34 of 64  Thread : 2
 VERIFY DRC ...... Sub-Area: {136.640 273.280 273.280 409.920} 18 of 64  Thread : 11
 VERIFY DRC ...... Sub-Area: {273.280 956.480 409.920 1077.120} 59 of 64  Thread : 0
 VERIFY DRC ...... Sub-Area: {136.640 819.840 273.280 956.480} 50 of 64  Thread : 0
 VERIFY DRC ...... Sub-Area: {409.920 273.280 546.560 409.920} 20 of 64  Thread : 5
 VERIFY DRC ...... Sub-Area: {819.840 819.840 956.480 956.480} 55 of 64  Thread : 14
 VERIFY DRC ...... Sub-Area: {546.560 819.840 683.200 956.480} 53 of 64  Thread : 3
 VERIFY DRC ...... Sub-Area: {546.560 0.000 683.200 136.640} 5 of 64  Thread : 15
 VERIFY DRC ...... Sub-Area: {409.920 819.840 546.560 956.480} 52 of 64  Thread : 3
 VERIFY DRC ...... Sub-Area: {136.640 409.920 273.280 546.560} 26 of 64  Thread : 11
 VERIFY DRC ...... Sub-Area: {136.640 956.480 273.280 1077.120} 58 of 64  Thread : 0
 VERIFY DRC ...... Sub-Area: {409.920 0.000 546.560 136.640} 4 of 64  Thread : 15
 VERIFY DRC ...... Sub-Area: {683.200 0.000 819.840 136.640} 6 of 64  Thread : 6
 VERIFY DRC ...... Sub-Area: {683.200 136.640 819.840 273.280} 14 of 64  Thread : 6
 VERIFY DRC ...... Sub-Area: {409.920 136.640 546.560 273.280} 12 of 64  Thread : 15
 VERIFY DRC ...... Sub-Area: {956.480 819.840 1080.080 956.480} 56 of 64  Thread : 14
 VERIFY DRC ...... Sub-Area: {409.920 956.480 546.560 1077.120} 60 of 64  Thread : 3
 VERIFY DRC ...... Sub-Area: {956.480 956.480 1080.080 1077.120} 64 of 64  Thread : 14
 VERIFY DRC ...... Sub-Area: {546.560 136.640 683.200 273.280} 13 of 64  Thread : 15
 VERIFY DRC ...... Sub-Area: {683.200 819.840 819.840 956.480} 54 of 64  Thread : 5
 VERIFY DRC ...... Sub-Area: {819.840 546.560 956.480 683.200} 39 of 64  Thread : 12
 VERIFY DRC ...... Sub-Area: {546.560 956.480 683.200 1077.120} 61 of 64  Thread : 5
 VERIFY DRC ...... Sub-Area: {819.840 956.480 956.480 1077.120} 63 of 64  Thread : 15
 VERIFY DRC ...... Sub-Area: {819.840 409.920 956.480 546.560} 31 of 64  Thread : 12
 VERIFY DRC ...... Sub-Area: {683.200 956.480 819.840 1077.120} 62 of 64  Thread : 15
 VERIFY DRC ...... Sub-Area: {956.480 409.920 1080.080 546.560} 32 of 64  Thread : 12
 VERIFY DRC ...... Sub-Area: {819.840 683.200 956.480 819.840} 47 of 64  Thread : 14
 VERIFY DRC ...... Sub-Area: {546.560 546.560 683.200 683.200} 37 of 64  Thread : 1
 VERIFY DRC ...... Sub-Area: {409.920 683.200 546.560 819.840} 44 of 64  Thread : 15
 VERIFY DRC ...... Sub-Area: {956.480 546.560 1080.080 683.200} 40 of 64  Thread : 14
 VERIFY DRC ...... Sub-Area: {409.920 409.920 546.560 546.560} 28 of 64  Thread : 1
 VERIFY DRC ...... Sub-Area: {956.480 683.200 1080.080 819.840} 48 of 64  Thread : 14
 VERIFY DRC ...... Sub-Area: {409.920 546.560 546.560 683.200} 36 of 64  Thread : 1
 VERIFY DRC ...... Sub-Area: {683.200 409.920 819.840 546.560} 30 of 64  Thread : 12
 VERIFY DRC ...... Sub-Area: {683.200 683.200 819.840 819.840} 46 of 64  Thread : 5
 VERIFY DRC ...... Sub-Area: {546.560 409.920 683.200 546.560} 29 of 64  Thread : 12
 VERIFY DRC ...... Sub-Area: {546.560 683.200 683.200 819.840} 45 of 64  Thread : 5
 VERIFY DRC ...... Thread : 12 finished.
 VERIFY DRC ...... Thread : 1 finished.
 VERIFY DRC ...... Thread : 15 finished.
 VERIFY DRC ...... Thread : 3 finished.
 VERIFY DRC ...... Thread : 6 finished.
 VERIFY DRC ...... Thread : 0 finished.
 VERIFY DRC ...... Thread : 11 finished.
 VERIFY DRC ...... Thread : 9 finished.
 VERIFY DRC ...... Thread : 4 finished.
 VERIFY DRC ...... Sub-Area: {683.200 546.560 819.840 683.200} 38 of 64  Thread : 5
 VERIFY DRC ...... Thread : 5 finished.

  Verification Complete : 17 Viols.

 Violation Summary By Layer and Type:

	       outOfDie    Short   Totals
	met1          0        1        1
	met2          0        1        1
	met3          2        2        4
	met4          4        4        8
	met5          3        0        3
	Totals        9        8       17

 *** End Verify DRC (CPU: 0:00:03.5  ELAPSED TIME: 1.00  MEM: 228.0M) ***

# verifyProcessAntenna

******* START VERIFY ANTENNA ********
Report File: top.antenna.rpt
LEF Macro File: top.antenna.lef
5000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.4  MEM: 0.000M)

# puts "<FF> Plugin -> post_signoff_tcl"
<FF> Plugin -> post_signoff_tcl
# um::pop_snapshot_stack
# create_snapshot -name signoff -categories design
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count  :          402
Multi-Bit FF Count   :            0
Total Bit Count      :          402
Total FF Count       :          402
Bits Per Flop        :        1.000
------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          32.03             18          0.000 ns          0.019 ns  signoff
# report_metric -file reports/metrics.html -format html
# return
### End verbose source output for 'innovus-foundation-flow/INNOVUS/run_signoff.tcl'.
### End verbose source output for 'scripts/main.tcl'.

  > Info: Sourcing "scripts/generate-results.tcl"

### Start verbose source output (echo mode) for 'scripts/generate-results.tcl' ...
# write_sdf $vars(results_dir)/$vars(design).sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=2063.17)
AAE_INFO-618: Total number of nets in the design is 7299,  96.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2737.11 CPU=0:00:03.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2737.11 CPU=0:00:03.4 REAL=0:00:00.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_414435_iron-502-28_ianpmac_0Vqcbt/.AAE_RcNfZY/.AAE_414435/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2053.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2085.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=2085.11)
AAE_INFO-618: Total number of nets in the design is 7299,  1.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2715.72 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2715.72 CPU=0:00:00.3 REAL=0:00:00.0)
# writeTimingCon $vars(results_dir)/$vars(design).sdc
# sed -i "s/^current_design/\#current_design/" $vars(results_dir)/$vars(design).sdc
# sed -i "s/get_design.*$/current_design\]/" $vars(results_dir)/$vars(design).sdc
# foreach x $ADK_LVS_EXCLUDE_CELL_LIST {
  append lvs_exclude_list [dbGet -u -e top.insts.cell.name $x] " "
}
# saveNetlist -excludeLeafCell                   \
            -flat                              \
            -phys                              \
            $vars(results_dir)/$vars(design).lvs.v
Writing Netlist "results/top.lvs.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
# saveNetlist -excludeLeafCell                   \
            -flat                              \
            -flattenBus                        \
            -phys                              \
            $vars(results_dir)/$vars(design).flatbuslvs.v
Writing Netlist "results/top.flatbuslvs.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
# foreach x $ADK_VIRTUOSO_EXCLUDE_CELL_LIST {
  append virtuoso_exclude_list [dbGet -u -e top.physInsts.cell.name $x] " "
}
# saveNetlist -excludeLeafCell                        \
            -phys                                   \
            -excludeCellInst $virtuoso_exclude_list \
            $vars(results_dir)/$vars(design).virtuoso.v
Writing Netlist "results/top.virtuoso.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
# saveNetlist -excludeLeafCell $vars(results_dir)/$vars(design).vcs.v
Writing Netlist "results/top.vcs.v" ...
# saveNetlist -includePowerGround -excludeLeafCell $vars(results_dir)/$vars(design).vcs.pg.v
Writing Netlist "results/top.vcs.pg.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
# write_lef_abstract                                                       \
  -specifyTopLayer $vars(max_route_layer)                                \
  -PGPinLayers [list $ADK_POWER_MESH_BOT_LAYER $ADK_POWER_MESH_TOP_LAYER] \
  -noCutObs                                                              \
  -stripePin                                                             \
  $vars(results_dir)/$vars(design).lef
# defOut -routing $vars(results_dir)/$vars(design).def.gz
Writing DEF file 'results/top.def.gz', current time is Tue May 24 09:04:44 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'results/top.def.gz' is written, current time is Tue May 24 09:04:45 2022 ...
### End verbose source output for 'scripts/generate-results.tcl'.

  > Info: Sourcing "scripts/reporting.tcl"

### Start verbose source output (echo mode) for 'scripts/reporting.tcl' ...
# report_area -verbose > $vars(rpt_dir)/$vars(step).area.rpt
### End verbose source output for 'scripts/reporting.tcl'.
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/24 09:04:45, mem=1562.3M)
% Begin Save ccopt configuration ... (date=05/24 09:04:45, mem=1565.3M)
% End Save ccopt configuration ... (date=05/24 09:04:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1566.3M, current mem=1566.3M)
% Begin Save netlist data ... (date=05/24 09:04:45, mem=1566.3M)
Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/24 09:04:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1574.7M, current mem=1574.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=05/24 09:04:45, mem=1575.2M)
Saving AAE Data ...
% End Save AAE data ... (date=05/24 09:04:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1575.2M, current mem=1575.2M)
Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1040 markers are saved ...
... 40 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file checkpoints/design.checkpoint/save.enc.dat/top.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on Tue May 24 09:04:46 2022)
Saving property file checkpoints/design.checkpoint/save.enc.dat/top.prop
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2039.1M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2039.1M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2039.1M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file checkpoints/design.checkpoint/save.enc.dat/top.apa ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/24 09:04:47, mem=1587.4M)
% End Save power constraints data ... (date=05/24 09:04:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1587.6M, current mem=1587.6M)
Generated self-contained design save.enc.dat
#% End save design ... (date=05/24 09:04:47, total cpu=0:00:01.3, real=0:00:02.0, peak res=1588.8M, current mem=1588.8M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#2 (Current mem = 2023.230M, initial mem = 283.727M) ***
*** Message Summary: 175 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:57.8, real=0:00:50.0, mem=2023.2M) ---

