#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec  1 22:56:41 2021
# Process ID: 367169
# Current directory: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_3
# Command line: vivado -log rsa_project_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source rsa_project_wrapper.tcl -notrace
# Log file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_3/rsa_project_wrapper.vdi
# Journal file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_3/vivado.jou
#-----------------------------------------------------------
source rsa_project_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_ipcores'.
INFO: [IP_Flow 19-2207] Repository '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_ipcores' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_ipcores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yz/.Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top rsa_project_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.dcp' for cell 'rsa_project_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rsa_wrapper_0_0/rsa_project_rsa_wrapper_0_0.dcp' for cell 'rsa_project_i/rsa_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_ARCACHE_0/rsa_project_ARCACHE_0.dcp' for cell 'rsa_project_i/Interface_Cell/ARCACHE'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_ARUSER_0/rsa_project_ARUSER_0.dcp' for cell 'rsa_project_i/Interface_Cell/ARUSER'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axis_dwidth_converter_0_0/rsa_project_axis_dwidth_converter_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axis_dwidth_converter_1_0/rsa_project_axis_dwidth_converter_1_0.dcp' for cell 'rsa_project_i/Interface_Cell/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_command_interface_0_0/rsa_project_command_interface_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/command_interface_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.dcp' for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_xlconstant_0_0/rsa_project_xlconstant_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_xbar_0/rsa_project_xbar_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_pc_0/rsa_project_auto_pc_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_xbar_1/rsa_project_xbar_1.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_pc_1/rsa_project_auto_pc_1.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Netlist 29-17] Analyzing 2423 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Sourcing Tcl File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]
Constraints for rsa_project_wrapper
Finished Sourcing Tcl File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2261.164 ; gain = 567.594 ; free physical = 320 ; free virtual = 27436
Finished Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2461.262 ; gain = 1036.668 ; free physical = 622 ; free virtual = 27500
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 602 ; free virtual = 27481

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e37f61aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 575 ; free virtual = 27454

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b97d382e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 614 ; free virtual = 27493
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: ff51474f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 611 ; free virtual = 27490
INFO: [Opt 31-389] Phase Constant propagation created 251 cells and removed 643 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 168bb6a0c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 598 ; free virtual = 27478
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 303 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 168bb6a0c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 598 ; free virtual = 27478
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 198bbd601

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 596 ; free virtual = 27476
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 198bbd601

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 597 ; free virtual = 27477
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 597 ; free virtual = 27476
Ending Logic Optimization Task | Checksum: 198bbd601

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 597 ; free virtual = 27476

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 198bbd601

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 595 ; free virtual = 27475

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 198bbd601

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 595 ; free virtual = 27475
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 595 ; free virtual = 27475
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 587 ; free virtual = 27470
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_3/rsa_project_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 584 ; free virtual = 27472
INFO: [runtcl-4] Executing : report_drc -file rsa_project_wrapper_drc_opted.rpt -pb rsa_project_wrapper_drc_opted.pb -rpx rsa_project_wrapper_drc_opted.rpx
Command: report_drc -file rsa_project_wrapper_drc_opted.rpt -pb rsa_project_wrapper_drc_opted.pb -rpx rsa_project_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_3/rsa_project_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 544 ; free virtual = 27433
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 162b7ba48

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 544 ; free virtual = 27433
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 544 ; free virtual = 27433

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 129f9f952

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 519 ; free virtual = 27408

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ccdd7c09

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 430 ; free virtual = 27320

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ccdd7c09

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 430 ; free virtual = 27320
Phase 1 Placer Initialization | Checksum: 1ccdd7c09

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2461.262 ; gain = 0.000 ; free physical = 431 ; free virtual = 27321

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1abd3244b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2589.508 ; gain = 128.246 ; free physical = 366 ; free virtual = 27256

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/stage_reg_rep_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[0]_rep__0_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/e_i. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg_reg[0]_rep_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg_reg[0]_rep__0_n_0. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 38 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 38 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2597.512 ; gain = 0.000 ; free physical = 354 ; free virtual = 27246
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2597.512 ; gain = 0.000 ; free physical = 355 ; free virtual = 27247

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |           38  |              0  |                     7  |           0  |           1  |  00:00:06  |
|  Total              |           38  |              0  |                     7  |           0  |           1  |  00:00:06  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 22b3573cd

Time (s): cpu = 00:01:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 352 ; free virtual = 27244
Phase 2 Global Placement | Checksum: 240c490d5

Time (s): cpu = 00:01:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 372 ; free virtual = 27264

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 240c490d5

Time (s): cpu = 00:01:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 370 ; free virtual = 27262

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10c42d714

Time (s): cpu = 00:01:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 360 ; free virtual = 27252

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 164ed72dc

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 347 ; free virtual = 27240

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a268d013

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 347 ; free virtual = 27239

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a268d013

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 346 ; free virtual = 27239

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d7a35501

Time (s): cpu = 00:01:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 335 ; free virtual = 27227

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1f000011b

Time (s): cpu = 00:01:46 ; elapsed = 00:00:57 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 312 ; free virtual = 27205

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18f97e440

Time (s): cpu = 00:01:47 ; elapsed = 00:00:58 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 314 ; free virtual = 27208

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 18f97e440

Time (s): cpu = 00:01:48 ; elapsed = 00:00:59 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 314 ; free virtual = 27207

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 2451c053f

Time (s): cpu = 00:01:54 ; elapsed = 00:01:01 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 334 ; free virtual = 27227
Phase 3 Detail Placement | Checksum: 2451c053f

Time (s): cpu = 00:01:54 ; elapsed = 00:01:01 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 335 ; free virtual = 27228

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c7c3ed6f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/shift_counter_reg[10]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/regX_Q[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/next_state, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/next_state, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/next_state, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/next_state, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/result[1027]_i_1__2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub[1023]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regC_sub[1026]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regX_Q_reg[0][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regA_Q_reg[0][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/n[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/rmodn[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/msg[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/r2modn[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 20 candidate nets, 0 success, 20 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c7c3ed6f

Time (s): cpu = 00:02:07 ; elapsed = 00:01:05 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 361 ; free virtual = 27255
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.958. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1effdddae

Time (s): cpu = 00:02:26 ; elapsed = 00:01:14 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 273 ; free virtual = 27175
Phase 4.1 Post Commit Optimization | Checksum: 1effdddae

Time (s): cpu = 00:02:26 ; elapsed = 00:01:14 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 272 ; free virtual = 27173

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1effdddae

Time (s): cpu = 00:02:26 ; elapsed = 00:01:14 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 270 ; free virtual = 27172

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1effdddae

Time (s): cpu = 00:02:27 ; elapsed = 00:01:14 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 268 ; free virtual = 27171

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1aaba5f19

Time (s): cpu = 00:02:27 ; elapsed = 00:01:15 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 267 ; free virtual = 27170
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aaba5f19

Time (s): cpu = 00:02:27 ; elapsed = 00:01:15 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 267 ; free virtual = 27169
Ending Placer Task | Checksum: 105c4c713

Time (s): cpu = 00:02:27 ; elapsed = 00:01:15 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 302 ; free virtual = 27205
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:31 ; elapsed = 00:01:18 . Memory (MB): peak = 2597.512 ; gain = 136.250 ; free physical = 301 ; free virtual = 27203
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2597.512 ; gain = 0.000 ; free physical = 270 ; free virtual = 27194
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_3/rsa_project_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2597.512 ; gain = 0.000 ; free physical = 323 ; free virtual = 27193
INFO: [runtcl-4] Executing : report_io -file rsa_project_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2597.512 ; gain = 0.000 ; free physical = 313 ; free virtual = 27183
INFO: [runtcl-4] Executing : report_utilization -file rsa_project_wrapper_utilization_placed.rpt -pb rsa_project_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2597.512 ; gain = 0.000 ; free physical = 316 ; free virtual = 27186
INFO: [runtcl-4] Executing : report_control_sets -verbose -file rsa_project_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2597.512 ; gain = 0.000 ; free physical = 314 ; free virtual = 27183
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b152a467 ConstDB: 0 ShapeSum: 547222ac RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 831e09a3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2597.512 ; gain = 0.000 ; free physical = 302 ; free virtual = 27148
Post Restoration Checksum: NetGraph: 6c49ff1f NumContArr: 16d40a84 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 831e09a3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2597.512 ; gain = 0.000 ; free physical = 313 ; free virtual = 27159

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 831e09a3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2597.512 ; gain = 0.000 ; free physical = 279 ; free virtual = 27126

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 831e09a3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2597.512 ; gain = 0.000 ; free physical = 279 ; free virtual = 27126
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19af9a857

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2627.984 ; gain = 30.473 ; free physical = 313 ; free virtual = 27103
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.719 | TNS=-195.681| WHS=-0.223 | THS=-285.881|

Phase 2 Router Initialization | Checksum: 1e88328cf

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2627.984 ; gain = 30.473 ; free physical = 313 ; free virtual = 27103

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a8733c58

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2668.969 ; gain = 71.457 ; free physical = 326 ; free virtual = 27074

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5892
 Number of Nodes with overlaps = 241
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.947 | TNS=-1716.517| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11af816f7

Time (s): cpu = 00:02:06 ; elapsed = 00:00:40 . Memory (MB): peak = 2668.969 ; gain = 71.457 ; free physical = 339 ; free virtual = 27088

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.935 | TNS=-1714.168| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 167cb900b

Time (s): cpu = 00:02:15 ; elapsed = 00:00:45 . Memory (MB): peak = 2668.969 ; gain = 71.457 ; free physical = 336 ; free virtual = 27085
Phase 4 Rip-up And Reroute | Checksum: 167cb900b

Time (s): cpu = 00:02:15 ; elapsed = 00:00:45 . Memory (MB): peak = 2668.969 ; gain = 71.457 ; free physical = 335 ; free virtual = 27085

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 171311899

Time (s): cpu = 00:02:18 ; elapsed = 00:00:45 . Memory (MB): peak = 2668.969 ; gain = 71.457 ; free physical = 333 ; free virtual = 27083
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.922 | TNS=-1569.664| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: e0366c18

Time (s): cpu = 00:02:41 ; elapsed = 00:00:49 . Memory (MB): peak = 2915.969 ; gain = 318.457 ; free physical = 482 ; free virtual = 27018

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e0366c18

Time (s): cpu = 00:02:41 ; elapsed = 00:00:49 . Memory (MB): peak = 2915.969 ; gain = 318.457 ; free physical = 482 ; free virtual = 27018
Phase 5 Delay and Skew Optimization | Checksum: e0366c18

Time (s): cpu = 00:02:41 ; elapsed = 00:00:49 . Memory (MB): peak = 2915.969 ; gain = 318.457 ; free physical = 482 ; free virtual = 27018

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 126147bd1

Time (s): cpu = 00:02:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2915.969 ; gain = 318.457 ; free physical = 487 ; free virtual = 27024
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.861 | TNS=-1515.537| WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fd5929b6

Time (s): cpu = 00:02:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2915.969 ; gain = 318.457 ; free physical = 487 ; free virtual = 27024
Phase 6 Post Hold Fix | Checksum: fd5929b6

Time (s): cpu = 00:02:45 ; elapsed = 00:00:50 . Memory (MB): peak = 2915.969 ; gain = 318.457 ; free physical = 487 ; free virtual = 27024

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.0604 %
  Global Horizontal Routing Utilization  = 22.4925 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 85.3604%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   PCIE_NULL_X45Y57 -> INT_R_X19Y57
   INT_L_X20Y54 -> INT_R_X23Y57
   PCIE_NULL_X45Y53 -> INT_R_X19Y53
South Dir 4x4 Area, Max Cong = 86.036%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y46 -> INT_R_X23Y49
East Dir 4x4 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y46 -> INT_R_X15Y49
   INT_L_X12Y42 -> INT_R_X15Y45
   INT_L_X16Y38 -> INT_R_X19Y41
West Dir 4x4 Area, Max Cong = 91.4522%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y46 -> INT_R_X19Y49
   INT_L_X20Y46 -> INT_R_X23Y49
   INT_L_X48Y38 -> INT_R_X51Y41
   INT_L_X44Y34 -> INT_R_X47Y37
   INT_L_X48Y34 -> INT_R_X51Y37

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.428571 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.714286 Sparse Ratio: 1.1875
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.454545 Sparse Ratio: 1.875

Phase 7 Route finalize | Checksum: e0cc98f4

Time (s): cpu = 00:02:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2915.969 ; gain = 318.457 ; free physical = 487 ; free virtual = 27024

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e0cc98f4

Time (s): cpu = 00:02:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2915.969 ; gain = 318.457 ; free physical = 487 ; free virtual = 27024

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: bf71a229

Time (s): cpu = 00:02:47 ; elapsed = 00:00:53 . Memory (MB): peak = 2915.969 ; gain = 318.457 ; free physical = 487 ; free virtual = 27025

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.861 | TNS=-1515.537| WHS=0.009  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: bf71a229

Time (s): cpu = 00:02:48 ; elapsed = 00:00:53 . Memory (MB): peak = 2915.969 ; gain = 318.457 ; free physical = 486 ; free virtual = 27024
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:48 ; elapsed = 00:00:53 . Memory (MB): peak = 2915.969 ; gain = 318.457 ; free physical = 575 ; free virtual = 27113

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:53 ; elapsed = 00:00:56 . Memory (MB): peak = 2915.969 ; gain = 318.457 ; free physical = 575 ; free virtual = 27112
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2947.984 ; gain = 0.000 ; free physical = 496 ; free virtual = 27108
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_3/rsa_project_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2947.984 ; gain = 32.016 ; free physical = 552 ; free virtual = 27111
INFO: [runtcl-4] Executing : report_drc -file rsa_project_wrapper_drc_routed.rpt -pb rsa_project_wrapper_drc_routed.pb -rpx rsa_project_wrapper_drc_routed.rpx
Command: report_drc -file rsa_project_wrapper_drc_routed.rpt -pb rsa_project_wrapper_drc_routed.pb -rpx rsa_project_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_3/rsa_project_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file rsa_project_wrapper_methodology_drc_routed.rpt -pb rsa_project_wrapper_methodology_drc_routed.pb -rpx rsa_project_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file rsa_project_wrapper_methodology_drc_routed.rpt -pb rsa_project_wrapper_methodology_drc_routed.pb -rpx rsa_project_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_3/rsa_project_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3036.027 ; gain = 0.000 ; free physical = 316 ; free virtual = 26877
INFO: [runtcl-4] Executing : report_power -file rsa_project_wrapper_power_routed.rpt -pb rsa_project_wrapper_power_summary_routed.pb -rpx rsa_project_wrapper_power_routed.rpx
Command: report_power -file rsa_project_wrapper_power_routed.rpt -pb rsa_project_wrapper_power_summary_routed.pb -rpx rsa_project_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
123 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file rsa_project_wrapper_route_status.rpt -pb rsa_project_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file rsa_project_wrapper_timing_summary_routed.rpt -pb rsa_project_wrapper_timing_summary_routed.pb -rpx rsa_project_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file rsa_project_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file rsa_project_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file rsa_project_wrapper_bus_skew_routed.rpt -pb rsa_project_wrapper_bus_skew_routed.pb -rpx rsa_project_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 23:00:40 2021...
