
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 28.53

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: regs[3463]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[3463]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ regs[3463]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.06    0.31    0.31 v regs[3463]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regs[3463] (net)
                  0.06    0.00    0.31 v _31124_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.03    0.05    0.36 ^ _31124_/Y (sky130_fd_sc_hd__nand2_1)
                                         _11409_ (net)
                  0.03    0.00    0.36 ^ _31125_/B1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.03    0.05    0.41 v _31125_/Y (sky130_fd_sc_hd__o21ai_1)
                                         regs_nxt[3463] (net)
                  0.03    0.00    0.41 v regs[3463]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ regs[3463]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.06   -0.06   library hold time
                                 -0.06   data required time
-----------------------------------------------------------------------------
                                 -0.06   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_addr_A[4] (input port clocked by clk)
Endpoint: data_out_A[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
    17    0.03    0.00    0.00   12.00 v rd_addr_A[4] (in)
                                         rd_addr_A[4] (net)
                  0.00    0.00   12.00 v _15594_/A (sky130_fd_sc_hd__nor2b_1)
   197    0.49    8.75    6.37   18.37 ^ _15594_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _14425_ (net)
                  8.75    0.00   18.37 ^ _15621_/A2 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.87    0.59   18.96 v _15621_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _14452_ (net)
                  0.87    0.00   18.96 v _15624_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.20    0.36   19.31 ^ _15624_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _14455_ (net)
                  0.20    0.00   19.31 ^ _15625_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.06    0.06   19.37 v _15625_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _14456_ (net)
                  0.06    0.00   19.37 v _15627_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.06    0.10   19.47 ^ _15627_/Y (sky130_fd_sc_hd__a21oi_1)
                                         data_out_A[0] (net)
                  0.06    0.00   19.47 ^ data_out_A[0] (out)
                                 19.47   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                        -12.00   48.00   output external delay
                                 48.00   data required time
-----------------------------------------------------------------------------
                                 48.00   data required time
                                -19.47   data arrival time
-----------------------------------------------------------------------------
                                 28.53   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_addr_A[4] (input port clocked by clk)
Endpoint: data_out_A[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
    17    0.03    0.00    0.00   12.00 v rd_addr_A[4] (in)
                                         rd_addr_A[4] (net)
                  0.00    0.00   12.00 v _15594_/A (sky130_fd_sc_hd__nor2b_1)
   197    0.49    8.75    6.37   18.37 ^ _15594_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _14425_ (net)
                  8.75    0.00   18.37 ^ _15621_/A2 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.87    0.59   18.96 v _15621_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _14452_ (net)
                  0.87    0.00   18.96 v _15624_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.20    0.36   19.31 ^ _15624_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _14455_ (net)
                  0.20    0.00   19.31 ^ _15625_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.06    0.06   19.37 v _15625_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _14456_ (net)
                  0.06    0.00   19.37 v _15627_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.06    0.10   19.47 ^ _15627_/Y (sky130_fd_sc_hd__a21oi_1)
                                         data_out_A[0] (net)
                  0.06    0.00   19.47 ^ data_out_A[0] (out)
                                 19.47   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                        -12.00   48.00   output external delay
                                 48.00   data required time
-----------------------------------------------------------------------------
                                 48.00   data required time
                                -19.47   data arrival time
-----------------------------------------------------------------------------
                                 28.53   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.71e-03   6.94e-04   3.44e-08   4.41e-03  61.7%
Combinational          2.10e-03   6.36e-04   5.68e-08   2.74e-03  38.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.81e-03   1.33e-03   9.12e-08   7.14e-03 100.0%
                          81.4%      18.6%       0.0%
