// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition"

// DATE "11/21/2018 16:57:30"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module week2test (
	CLOCK_50,
	KEY,
	SW,
	PS2_CLK,
	PS2_DAT,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
inout 	PS2_CLK;
inout 	PS2_DAT;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \PS2|PS2_Command_Out|Add0~41_sumout ;
wire \PS2|PS2_Command_Out|Add0~10 ;
wire \PS2|PS2_Command_Out|Add0~5_sumout ;
wire \PS2|PS2_Command_Out|Equal2~0_combout ;
wire \KEY[0]~input_o ;
wire \PS2|PS2_Command_Out|Add0~6 ;
wire \PS2|PS2_Command_Out|Add0~49_sumout ;
wire \PS2|PS2_Command_Out|Add0~50 ;
wire \PS2|PS2_Command_Out|Add0~1_sumout ;
wire \PS2|PS2_Command_Out|Equal2~1_combout ;
wire \PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout ;
wire \PS2|PS2_Command_Out|Add0~42 ;
wire \PS2|PS2_Command_Out|Add0~21_sumout ;
wire \PS2|PS2_Command_Out|Add0~22 ;
wire \PS2|PS2_Command_Out|Add0~45_sumout ;
wire \PS2|PS2_Command_Out|Add0~46 ;
wire \PS2|PS2_Command_Out|Add0~37_sumout ;
wire \PS2|PS2_Command_Out|Add0~38 ;
wire \PS2|PS2_Command_Out|Add0~33_sumout ;
wire \PS2|PS2_Command_Out|Add0~34 ;
wire \PS2|PS2_Command_Out|Add0~29_sumout ;
wire \PS2|PS2_Command_Out|Add0~30 ;
wire \PS2|PS2_Command_Out|Add0~25_sumout ;
wire \PS2|PS2_Command_Out|Add0~26 ;
wire \PS2|PS2_Command_Out|Add0~17_sumout ;
wire \PS2|PS2_Command_Out|Add0~18 ;
wire \PS2|PS2_Command_Out|Add0~13_sumout ;
wire \PS2|PS2_Command_Out|Add0~14 ;
wire \PS2|PS2_Command_Out|Add0~9_sumout ;
wire \PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ;
wire \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout ;
wire \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ;
wire \PS2|PS2_Command_Out|ps2_command[8]~feeder_combout ;
wire \PS2_CLK~input_o ;
wire \PS2|ps2_clk_reg~0_combout ;
wire \PS2|ps2_clk_reg~q ;
wire \PS2|last_ps2_clk~0_combout ;
wire \PS2|last_ps2_clk~q ;
wire \PS2|PS2_Command_Out|Equal2~2_combout ;
wire \PS2|PS2_Command_Out|Add1~45_sumout ;
wire \PS2|PS2_Command_Out|Equal0~2_combout ;
wire \PS2|PS2_Command_Out|Add1~66 ;
wire \PS2|PS2_Command_Out|Add1~13_sumout ;
wire \PS2|PS2_Command_Out|Equal0~0_combout ;
wire \PS2|PS2_Command_Out|waiting_counter[5]~1_combout ;
wire \PS2|PS2_Command_Out|Add1~14 ;
wire \PS2|PS2_Command_Out|Add1~9_sumout ;
wire \PS2|PS2_Command_Out|Equal0~1_combout ;
wire \PS2|PS2_Command_Out|waiting_counter[5]~0_combout ;
wire \PS2|PS2_Command_Out|Add1~46 ;
wire \PS2|PS2_Command_Out|Add1~61_sumout ;
wire \PS2|PS2_Command_Out|Add1~62 ;
wire \PS2|PS2_Command_Out|Add1~53_sumout ;
wire \PS2|PS2_Command_Out|Add1~54 ;
wire \PS2|PS2_Command_Out|Add1~41_sumout ;
wire \PS2|PS2_Command_Out|Add1~42 ;
wire \PS2|PS2_Command_Out|Add1~33_sumout ;
wire \PS2|PS2_Command_Out|Add1~34 ;
wire \PS2|PS2_Command_Out|Add1~73_sumout ;
wire \PS2|PS2_Command_Out|Add1~74 ;
wire \PS2|PS2_Command_Out|Add1~5_sumout ;
wire \PS2|PS2_Command_Out|Add1~6 ;
wire \PS2|PS2_Command_Out|Add1~1_sumout ;
wire \PS2|PS2_Command_Out|Add1~2 ;
wire \PS2|PS2_Command_Out|Add1~29_sumout ;
wire \PS2|PS2_Command_Out|Add1~30 ;
wire \PS2|PS2_Command_Out|Add1~25_sumout ;
wire \PS2|PS2_Command_Out|Add1~26 ;
wire \PS2|PS2_Command_Out|Add1~49_sumout ;
wire \PS2|PS2_Command_Out|Add1~50 ;
wire \PS2|PS2_Command_Out|Add1~21_sumout ;
wire \PS2|PS2_Command_Out|Add1~22 ;
wire \PS2|PS2_Command_Out|Add1~17_sumout ;
wire \PS2|PS2_Command_Out|Add1~18 ;
wire \PS2|PS2_Command_Out|Add1~37_sumout ;
wire \PS2|PS2_Command_Out|Add1~38 ;
wire \PS2|PS2_Command_Out|Add1~65_sumout ;
wire \PS2|PS2_Command_Out|Add1~10 ;
wire \PS2|PS2_Command_Out|Add1~77_sumout ;
wire \PS2|PS2_Command_Out|Add1~78 ;
wire \PS2|PS2_Command_Out|Add1~69_sumout ;
wire \PS2|PS2_Command_Out|Add1~70 ;
wire \PS2|PS2_Command_Out|Add1~57_sumout ;
wire \PS2|PS2_Command_Out|Equal0~3_combout ;
wire \PS2|PS2_Command_Out|Selector2~0_combout ;
wire \PS2|PS2_Command_Out|Selector2~1_combout ;
wire \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ;
wire \PS2|PS2_Command_Out|Selector3~0_combout ;
wire \PS2|PS2_Command_Out|Add2~65_sumout ;
wire \PS2|PS2_Command_Out|cur_bit~4_combout ;
wire \PS2|PS2_Command_Out|cur_bit[1]~1_combout ;
wire \PS2|PS2_Command_Out|cur_bit~3_combout ;
wire \PS2|PS2_Command_Out|Add3~1_combout ;
wire \PS2|PS2_Command_Out|cur_bit~2_combout ;
wire \PS2|PS2_Command_Out|always1~0_combout ;
wire \PS2|PS2_Command_Out|Selector4~0_combout ;
wire \PS2|PS2_Command_Out|Add2~18 ;
wire \PS2|PS2_Command_Out|Add2~21_sumout ;
wire \PS2|PS2_Command_Out|Add2~26 ;
wire \PS2|PS2_Command_Out|Add2~29_sumout ;
wire \PS2|PS2_Command_Out|Add2~30 ;
wire \PS2|PS2_Command_Out|Add2~33_sumout ;
wire \PS2|PS2_Command_Out|Add2~34 ;
wire \PS2|PS2_Command_Out|Add2~37_sumout ;
wire \PS2|PS2_Command_Out|Add2~38 ;
wire \PS2|PS2_Command_Out|Add2~41_sumout ;
wire \PS2|PS2_Command_Out|Add2~42 ;
wire \PS2|PS2_Command_Out|Add2~45_sumout ;
wire \PS2|PS2_Command_Out|Add2~46 ;
wire \PS2|PS2_Command_Out|Add2~49_sumout ;
wire \PS2|PS2_Command_Out|Equal3~2_combout ;
wire \PS2|PS2_Command_Out|always5~0_combout ;
wire \PS2|PS2_Command_Out|transfer_counter[10]~1_combout ;
wire \PS2|PS2_Command_Out|Add2~22 ;
wire \PS2|PS2_Command_Out|Add2~25_sumout ;
wire \PS2|PS2_Command_Out|Equal3~1_combout ;
wire \PS2|PS2_Command_Out|Selector4~1_combout ;
wire \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q ;
wire \PS2|PS2_Command_Out|Equal3~3_combout ;
wire \PS2|PS2_Command_Out|Selector5~0_combout ;
wire \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q ;
wire \PS2|PS2_Command_Out|transfer_counter[10]~0_combout ;
wire \PS2|PS2_Command_Out|Add2~66 ;
wire \PS2|PS2_Command_Out|Add2~61_sumout ;
wire \PS2|PS2_Command_Out|Add2~62 ;
wire \PS2|PS2_Command_Out|Add2~57_sumout ;
wire \PS2|PS2_Command_Out|Add2~58 ;
wire \PS2|PS2_Command_Out|Add2~1_sumout ;
wire \PS2|PS2_Command_Out|Add2~2 ;
wire \PS2|PS2_Command_Out|Add2~53_sumout ;
wire \PS2|PS2_Command_Out|Add2~54 ;
wire \PS2|PS2_Command_Out|Add2~5_sumout ;
wire \PS2|PS2_Command_Out|Add2~6 ;
wire \PS2|PS2_Command_Out|Add2~9_sumout ;
wire \PS2|PS2_Command_Out|Add2~10 ;
wire \PS2|PS2_Command_Out|Add2~13_sumout ;
wire \PS2|PS2_Command_Out|Add2~14 ;
wire \PS2|PS2_Command_Out|Add2~17_sumout ;
wire \PS2|PS2_Command_Out|Equal3~0_combout ;
wire \PS2|PS2_Command_Out|Selector3~1_combout ;
wire \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ;
wire \PS2|PS2_Command_Out|Add3~0_combout ;
wire \PS2|PS2_Command_Out|cur_bit~0_combout ;
wire \PS2|PS2_Command_Out|PS2_DAT~1_combout ;
wire \PS2|PS2_Command_Out|PS2_DAT~2_combout ;
wire \PS2|ps2_clk_posedge~combout ;
wire \PS2_DAT~input_o ;
wire \PS2|ps2_data_reg~0_combout ;
wire \PS2|ps2_data_reg~q ;
wire \PS2|s_ps2_transceiver~9_combout ;
wire \PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ;
wire \PS2|Selector1~0_combout ;
wire \PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ;
wire \PS2|PS2_Data_In|s_ps2_receiver~9_combout ;
wire \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ;
wire \PS2|PS2_Data_In|Selector2~0_combout ;
wire \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ;
wire \PS2|PS2_Data_In|data_count~3_combout ;
wire \PS2|PS2_Data_In|data_count[3]~1_combout ;
wire \PS2|PS2_Data_In|data_count~4_combout ;
wire \PS2|PS2_Data_In|data_count~2_combout ;
wire \PS2|PS2_Data_In|Add0~0_combout ;
wire \PS2|PS2_Data_In|data_count~0_combout ;
wire \PS2|PS2_Data_In|always1~0_combout ;
wire \PS2|PS2_Data_In|Selector3~0_combout ;
wire \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ;
wire \PS2|PS2_Data_In|Selector4~0_combout ;
wire \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ;
wire \PS2|PS2_Data_In|always5~0_combout ;
wire \PS2|PS2_Data_In|received_data_en~q ;
wire \FSM|POSDATA|Add4~1_sumout ;
wire \FSM|POSDATA|doneOncep1[0]~0_combout ;
wire \FSM|POSDATA|doneOnce~0_combout ;
wire \FSM|POSDATA|doneOnce[0]~feeder_combout ;
wire \PS2|PS2_Data_In|data_shift_reg[10]~0_combout ;
wire \PS2|PS2_Data_In|received_data[5]~feeder_combout ;
wire \PS2|PS2_Data_In|data_shift_reg[12]~feeder_combout ;
wire \PS2|PS2_Data_In|data_shift_reg[11]~feeder_combout ;
wire \PS2|PS2_Data_In|data_shift_reg[10]~feeder_combout ;
wire \PS2|PS2_Data_In|data_shift_reg[9]~feeder_combout ;
wire \PS2|PS2_Data_In|data_shift_reg[6]~feeder_combout ;
wire \PS2|PS2_Data_In|data_shift_reg[5]~feeder_combout ;
wire \PS2|PS2_Data_In|data_shift_reg[4]~feeder_combout ;
wire \PS2|PS2_Data_In|data_shift_reg[3]~feeder_combout ;
wire \PS2|PS2_Data_In|data_shift_reg[2]~feeder_combout ;
wire \PS2|PS2_Data_In|data_shift_reg[0]~feeder_combout ;
wire \PS2|PS2_Data_In|received_data[3]~1_combout ;
wire \PS2|PS2_Data_In|Equal1~0_combout ;
wire \PS2|PS2_Data_In|received_data[3]~0_combout ;
wire \PS2|PS2_Data_In|received_data[3]~2_combout ;
wire \PS2|PS2_Data_In|Equal1~1_combout ;
wire \PS2|PS2_Data_In|received_data[3]~3_combout ;
wire \PS2|PS2_Data_In|received_data[7]~feeder_combout ;
wire \PS2|PS2_Data_In|received_data[4]~feeder_combout ;
wire \PS2|PS2_Data_In|received_data[6]~feeder_combout ;
wire \PS2|PS2_Data_In|received_data[3]~feeder_combout ;
wire \PS2|PS2_Data_In|received_data[2]~feeder_combout ;
wire \PS2|PS2_Data_In|received_data[0]~feeder_combout ;
wire \PS2|PS2_Data_In|received_data[1]~feeder_combout ;
wire \FSM|POSDATA|changedX~0_combout ;
wire \FSM|POSDATA|changedX~1_combout ;
wire \FSM|POSCTRL|Decoder1~0_combout ;
wire \FSM|POSCTRL|Decoder1~1_combout ;
wire \FSM|POSCTRL|Decoder1~2_combout ;
wire \FSM|POSCTRL|Decoder1~3_combout ;
wire \FSM|POSCTRL|Decoder1~4_combout ;
wire \FSM|POSDATA|numberOfMoves[9]~0_combout ;
wire \FSM|POSDATA|Add4~2 ;
wire \FSM|POSDATA|Add4~5_sumout ;
wire \FSM|POSDATA|Add4~6 ;
wire \FSM|POSDATA|Add4~13_sumout ;
wire \FSM|POSDATA|Add4~14 ;
wire \FSM|POSDATA|Add4~9_sumout ;
wire \FSM|POSDATA|Add4~10 ;
wire \FSM|POSDATA|Add4~17_sumout ;
wire \FSM|POSDATA|Add4~18 ;
wire \FSM|POSDATA|Add4~21_sumout ;
wire \FSM|POSDATA|Add4~22 ;
wire \FSM|POSDATA|Add4~25_sumout ;
wire \FSM|POSDATA|Add4~26 ;
wire \FSM|POSDATA|Add4~29_sumout ;
wire \FSM|POSDATA|Add4~30 ;
wire \FSM|POSDATA|Add4~37_sumout ;
wire \FSM|POSDATA|Add4~38 ;
wire \FSM|POSDATA|Add4~33_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~24_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~26_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~22_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~23_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_5~22_cout ;
wire \Mod0|auto_generated|divider|divider|op_5~6 ;
wire \Mod0|auto_generated|divider|divider|op_5~10 ;
wire \Mod0|auto_generated|divider|divider|op_5~14 ;
wire \Mod0|auto_generated|divider|divider|op_5~26 ;
wire \Mod0|auto_generated|divider|divider|op_5~18_cout ;
wire \Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_5~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~25_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~20_combout ;
wire \Mod0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~16_combout ;
wire \Mod0|auto_generated|divider|divider|op_5~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_6~26_cout ;
wire \Mod0|auto_generated|divider|divider|op_6~6 ;
wire \Mod0|auto_generated|divider|divider|op_6~10 ;
wire \Mod0|auto_generated|divider|divider|op_6~14 ;
wire \Mod0|auto_generated|divider|divider|op_6~18 ;
wire \Mod0|auto_generated|divider|divider|op_6~22_cout ;
wire \Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_6~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~19_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~21_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~17_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[20]~12_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_7~14_cout ;
wire \Mod0|auto_generated|divider|divider|op_7~6 ;
wire \Mod0|auto_generated|divider|divider|op_7~18 ;
wire \Mod0|auto_generated|divider|divider|op_7~22 ;
wire \Mod0|auto_generated|divider|divider|op_7~26 ;
wire \Mod0|auto_generated|divider|divider|op_7~10_cout ;
wire \Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~15_combout ;
wire \Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~18_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~13_combout ;
wire \Mod0|auto_generated|divider|divider|op_7~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~8_combout ;
wire \Mod0|auto_generated|divider|divider|op_7~17_sumout ;
wire \Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~18_cout ;
wire \Mod0|auto_generated|divider|divider|op_8~10 ;
wire \Mod0|auto_generated|divider|divider|op_8~6 ;
wire \Mod0|auto_generated|divider|divider|op_8~22 ;
wire \Mod0|auto_generated|divider|divider|op_8~26 ;
wire \Mod0|auto_generated|divider|divider|op_8~14_cout ;
wire \Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~11_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~14_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~9_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[30]~2_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_9~22_cout ;
wire \Mod0|auto_generated|divider|divider|op_9~6 ;
wire \Mod0|auto_generated|divider|divider|op_9~14 ;
wire \Mod0|auto_generated|divider|divider|op_9~10 ;
wire \Mod0|auto_generated|divider|divider|op_9~26 ;
wire \Mod0|auto_generated|divider|divider|op_9~18_cout ;
wire \Mod0|auto_generated|divider|divider|op_9~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_9~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[37]~7_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[37]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[36]~3_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[35]~5_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~13_sumout ;
wire \Mod0|auto_generated|divider|divider|op_9~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_10~26_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~6 ;
wire \Mod0|auto_generated|divider|divider|op_10~10 ;
wire \Mod0|auto_generated|divider|divider|op_10~18 ;
wire \Mod0|auto_generated|divider|divider|op_10~14 ;
wire \Mod0|auto_generated|divider|divider|op_10~22_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_10~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[47]~6_combout ;
wire \Mod0|auto_generated|divider|divider|op_10~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ;
wire \Mod0|auto_generated|divider|divider|op_10~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ;
wire \Mod0|auto_generated|divider|divider|op_10~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[45]~0_combout ;
wire \Segment0|seven_seg_display[0]~0_combout ;
wire \Segment0|seven_seg_display[1]~1_combout ;
wire \Segment0|seven_seg_display[2]~2_combout ;
wire \Segment0|seven_seg_display[3]~3_combout ;
wire \Segment0|seven_seg_display[4]~4_combout ;
wire \Segment0|seven_seg_display[5]~5_combout ;
wire \Segment0|seven_seg_display[6]~6_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~20_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~19_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~17_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~18_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~22_cout ;
wire \Div0|auto_generated|divider|divider|op_5~10 ;
wire \Div0|auto_generated|divider|divider|op_5~6 ;
wire \Div0|auto_generated|divider|divider|op_5~14 ;
wire \Div0|auto_generated|divider|divider|op_5~26 ;
wire \Div0|auto_generated|divider|divider|op_5~18_cout ;
wire \Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~6 ;
wire \Mod1|auto_generated|divider|divider|op_5~7 ;
wire \Mod1|auto_generated|divider|divider|op_5~10 ;
wire \Mod1|auto_generated|divider|divider|op_5~11 ;
wire \Mod1|auto_generated|divider|divider|op_5~14 ;
wire \Mod1|auto_generated|divider|divider|op_5~15 ;
wire \Mod1|auto_generated|divider|divider|op_5~18 ;
wire \Mod1|auto_generated|divider|divider|op_5~19 ;
wire \Mod1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~17_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~13_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~18_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~19_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~21_combout ;
wire \Div0|auto_generated|divider|divider|op_5~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~22_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~13_combout ;
wire \Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~1_combout ;
wire \Div0|auto_generated|divider|divider|op_5~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \Div0|auto_generated|divider|divider|op_6~14 ;
wire \Div0|auto_generated|divider|divider|op_6~10 ;
wire \Div0|auto_generated|divider|divider|op_6~6 ;
wire \Div0|auto_generated|divider|divider|op_6~18 ;
wire \Div0|auto_generated|divider|divider|op_6~22_cout ;
wire \Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~14 ;
wire \Mod1|auto_generated|divider|divider|op_6~6 ;
wire \Mod1|auto_generated|divider|divider|op_6~10 ;
wire \Mod1|auto_generated|divider|divider|op_6~18 ;
wire \Mod1|auto_generated|divider|divider|op_6~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~12_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[20]~8_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~12_combout ;
wire \Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~14_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~2_combout ;
wire \Div0|auto_generated|divider|divider|op_6~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~5_combout ;
wire \Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~26_cout ;
wire \Div0|auto_generated|divider|divider|op_7~22 ;
wire \Div0|auto_generated|divider|divider|op_7~18 ;
wire \Div0|auto_generated|divider|divider|op_7~14 ;
wire \Div0|auto_generated|divider|divider|op_7~10 ;
wire \Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_7~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_7~6 ;
wire \Mod1|auto_generated|divider|divider|op_7~26 ;
wire \Mod1|auto_generated|divider|divider|op_7~18 ;
wire \Mod1|auto_generated|divider|divider|op_7~22 ;
wire \Mod1|auto_generated|divider|divider|op_7~10_cout ;
wire \Mod1|auto_generated|divider|divider|op_7~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~9_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[25]~15_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~25_sumout ;
wire \Mod1|auto_generated|divider|divider|op_7~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~6_combout ;
wire \Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~9_combout ;
wire \Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \Div0|auto_generated|divider|divider|op_8~22 ;
wire \Div0|auto_generated|divider|divider|op_8~18 ;
wire \Div0|auto_generated|divider|divider|op_8~14 ;
wire \Div0|auto_generated|divider|divider|op_8~10 ;
wire \Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_8~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_8~6 ;
wire \Mod1|auto_generated|divider|divider|op_8~10 ;
wire \Mod1|auto_generated|divider|divider|op_8~26 ;
wire \Mod1|auto_generated|divider|divider|op_8~21_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~11_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~21_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~13_combout ;
wire \Mod1|auto_generated|divider|divider|op_8~22 ;
wire \Mod1|auto_generated|divider|divider|op_8~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_8~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~7_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~16_combout ;
wire \Mod1|auto_generated|divider|divider|op_8~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[30]~4_combout ;
wire \Mod1|auto_generated|divider|divider|op_8~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_8~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~7_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[31]~10_combout ;
wire \Div0|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~15_combout ;
wire \Div0|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_8~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_9~26_cout ;
wire \Div0|auto_generated|divider|divider|op_9~22 ;
wire \Div0|auto_generated|divider|divider|op_9~18 ;
wire \Div0|auto_generated|divider|divider|op_9~14 ;
wire \Div0|auto_generated|divider|divider|op_9~10 ;
wire \Div0|auto_generated|divider|divider|op_9~6_cout ;
wire \Div0|auto_generated|divider|divider|op_9~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_9~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_9~10 ;
wire \Mod1|auto_generated|divider|divider|op_9~6 ;
wire \Mod1|auto_generated|divider|divider|op_9~14 ;
wire \Mod1|auto_generated|divider|divider|op_9~26 ;
wire \Mod1|auto_generated|divider|divider|op_9~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_9~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_9~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[37]~14_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[37]~17_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[36]~5_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_9~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_9~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[37]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[37]~11_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[36]~16_combout ;
wire \Div0|auto_generated|divider|divider|op_9~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[35]~23_combout ;
wire \Div0|auto_generated|divider|divider|op_9~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_9~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_10~26_cout ;
wire \Div0|auto_generated|divider|divider|op_10~22_cout ;
wire \Div0|auto_generated|divider|divider|op_10~18_cout ;
wire \Div0|auto_generated|divider|divider|op_10~14_cout ;
wire \Div0|auto_generated|divider|divider|op_10~10_cout ;
wire \Div0|auto_generated|divider|divider|op_10~6_cout ;
wire \Div0|auto_generated|divider|divider|op_10~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_10~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~14 ;
wire \Mod1|auto_generated|divider|divider|op_10~10 ;
wire \Mod1|auto_generated|divider|divider|op_10~2 ;
wire \Mod1|auto_generated|divider|divider|op_10~18 ;
wire \Mod1|auto_generated|divider|divider|op_10~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_10~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[45]~3_combout ;
wire \Mod1|auto_generated|divider|divider|op_10~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[47]~1_combout ;
wire \Mod1|auto_generated|divider|divider|op_10~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[48]~6_combout ;
wire \Mod1|auto_generated|divider|divider|op_10~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[46]~2_combout ;
wire \Segment1|seven_seg_display[0]~0_combout ;
wire \Segment1|seven_seg_display[1]~1_combout ;
wire \Segment1|seven_seg_display[2]~2_combout ;
wire \Segment1|seven_seg_display[4]~3_combout ;
wire \Segment1|seven_seg_display[5]~4_combout ;
wire \Segment1|seven_seg_display[6]~5_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~14 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[53]~1_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[53]~0_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~8_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~16_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~15_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~38_cout ;
wire \Div1|auto_generated|divider|divider|op_8~34 ;
wire \Div1|auto_generated|divider|divider|op_8~30 ;
wire \Div1|auto_generated|divider|divider|op_8~26 ;
wire \Div1|auto_generated|divider|divider|op_8~22 ;
wire \Div1|auto_generated|divider|divider|op_8~18 ;
wire \Div1|auto_generated|divider|divider|op_8~14 ;
wire \Div1|auto_generated|divider|divider|op_8~10 ;
wire \Div1|auto_generated|divider|divider|op_8~6_cout ;
wire \Div1|auto_generated|divider|divider|op_8~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~3_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~9_combout ;
wire \Div1|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~11_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~12_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~17_combout ;
wire \Div1|auto_generated|divider|divider|op_8~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[48]~19_combout ;
wire \Div1|auto_generated|divider|divider|op_8~29_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~33_sumout ;
wire \Div1|auto_generated|divider|divider|op_9~38_cout ;
wire \Div1|auto_generated|divider|divider|op_9~34 ;
wire \Div1|auto_generated|divider|divider|op_9~30 ;
wire \Div1|auto_generated|divider|divider|op_9~26 ;
wire \Div1|auto_generated|divider|divider|op_9~22 ;
wire \Div1|auto_generated|divider|divider|op_9~18 ;
wire \Div1|auto_generated|divider|divider|op_9~14 ;
wire \Div1|auto_generated|divider|divider|op_9~10 ;
wire \Div1|auto_generated|divider|divider|op_9~6_cout ;
wire \Div1|auto_generated|divider|divider|op_9~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_9~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[61]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[61]~5_combout ;
wire \Div1|auto_generated|divider|divider|op_9~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[60]~6_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[60]~10_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[59]~13_combout ;
wire \Div1|auto_generated|divider|divider|op_9~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[58]~14_combout ;
wire \Div1|auto_generated|divider|divider|op_9~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[58]~18_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[57]~20_combout ;
wire \Div1|auto_generated|divider|divider|op_9~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[56]~21_combout ;
wire \Div1|auto_generated|divider|divider|op_9~29_sumout ;
wire \Div1|auto_generated|divider|divider|op_9~33_sumout ;
wire \Div1|auto_generated|divider|divider|op_10~38_cout ;
wire \Div1|auto_generated|divider|divider|op_10~34_cout ;
wire \Div1|auto_generated|divider|divider|op_10~30_cout ;
wire \Div1|auto_generated|divider|divider|op_10~26_cout ;
wire \Div1|auto_generated|divider|divider|op_10~22_cout ;
wire \Div1|auto_generated|divider|divider|op_10~18_cout ;
wire \Div1|auto_generated|divider|divider|op_10~14_cout ;
wire \Div1|auto_generated|divider|divider|op_10~10_cout ;
wire \Div1|auto_generated|divider|divider|op_10~6_cout ;
wire \Div1|auto_generated|divider|divider|op_10~1_sumout ;
wire \Segment2|seven_seg_display[0]~0_combout ;
wire \Segment2|seven_seg_display[1]~1_combout ;
wire \Segment2|seven_seg_display[2]~2_combout ;
wire \Segment2|seven_seg_display[3]~3_combout ;
wire \Segment2|seven_seg_display[4]~4_combout ;
wire \Segment2|seven_seg_display[5]~5_combout ;
wire \Segment2|seven_seg_display[6]~6_combout ;
wire \FSM|POSCTRL|Decoder0~0_combout ;
wire \maze_run_thru|countx[3]~0_combout ;
wire \maze_run_thru|countx[0]~1_combout ;
wire \maze_run_thru|countx[1]~3_combout ;
wire \maze_run_thru|countx[2]~4_combout ;
wire \maze_run_thru|Add3~0_combout ;
wire \maze_run_thru|countx[3]~2_combout ;
wire \maze_run_thru|Equal3~0_combout ;
wire \maze_run_thru|county~2_combout ;
wire \maze_run_thru|county[2]~1_combout ;
wire \maze_run_thru|county~4_combout ;
wire \maze_run_thru|county~3_combout ;
wire \maze_run_thru|county~0_combout ;
wire \maze_run_thru|always2~0_combout ;
wire \maze_run_thru|donep1~0_combout ;
wire \maze_run_thru|donep1~q ;
wire \maze_run_thru|doneBox~0_combout ;
wire \maze_run_thru|doneBox~feeder_combout ;
wire \maze_run_thru|doneBox~q ;
wire \maze_run_thru|done~1_combout ;
wire \maze_run_thru|x~0_combout ;
wire \maze_run_thru|x[4]~1_combout ;
wire \maze_run_thru|x~2_combout ;
wire \maze_run_thru|x~3_combout ;
wire \maze_run_thru|Add1~0_combout ;
wire \maze_run_thru|x~4_combout ;
wire \maze_run_thru|Add1~1_combout ;
wire \maze_run_thru|x~5_combout ;
wire \maze_run_thru|always0~0_combout ;
wire \maze_run_thru|y~0_combout ;
wire \maze_run_thru|y[1]~1_combout ;
wire \maze_run_thru|y~2_combout ;
wire \maze_run_thru|Add0~0_combout ;
wire \maze_run_thru|y~3_combout ;
wire \maze_run_thru|always0~2_combout ;
wire \maze_run_thru|y~4_combout ;
wire \maze_run_thru|y~5_combout ;
wire \maze_run_thru|always0~1_combout ;
wire \maze_run_thru|done~0_combout ;
wire \FSM|POSCTRL|Mux3~0_combout ;
wire \FSM|POSCTRL|drawBox~combout ;
wire \draw1|countx[0]~0_combout ;
wire \draw1|countx[1]~4_combout ;
wire \draw1|countx[1]~2_combout ;
wire \draw1|countx[2]~3_combout ;
wire \draw1|Add1~0_combout ;
wire \draw1|countx[3]~1_combout ;
wire \draw1|Equal1~0_combout ;
wire \draw1|county~4_combout ;
wire \draw1|county[1]~1_combout ;
wire \draw1|county[1]~3_combout ;
wire \draw1|county[2]~2_combout ;
wire \draw1|county~0_combout ;
wire \draw1|always1~0_combout ;
wire \draw1|donep1[0]~0_combout ;
wire \draw1|yLoc[6]~1_combout ;
wire \draw1|done[0]~feeder_combout ;
wire \FSM|LEGALCTRL|isLegal~0_combout ;
wire \FSM|LEGALCTRL|isLegal~DUPLICATE_q ;
wire \FSM|POSCTRL|Mux3~1_combout ;
wire \FSM|POSCTRL|Mux3~2_combout ;
wire \FSM|POSCTRL|eraseBox~combout ;
wire \erase1|countx[0]~0_combout ;
wire \erase1|countx[1]~4_combout ;
wire \erase1|Add1~0_combout ;
wire \erase1|countx[3]~1_combout ;
wire \erase1|countx[1]~2_combout ;
wire \erase1|countx[2]~3_combout ;
wire \erase1|Equal1~0_combout ;
wire \erase1|county~4_combout ;
wire \erase1|county[1]~1_combout ;
wire \erase1|county[1]~3_combout ;
wire \erase1|county[2]~2_combout ;
wire \erase1|county~0_combout ;
wire \erase1|always1~0_combout ;
wire \erase1|donep1[0]~0_combout ;
wire \erase1|yLoc[4]~1_combout ;
wire \FSM|POSCTRL|Mux1~0_combout ;
wire \FSM|POSCTRL|Mux2~0_combout ;
wire \FSM|POSCTRL|Mux0~0_combout ;
wire \maze_run_thru|address[1]~0_combout ;
wire \FSM|POSDATA|newX[1]~feeder_combout ;
wire \FSM|POSDATA|newX[3]~0_combout ;
wire \FSM|POSDATA|newX[3]~1_combout ;
wire \FSM|POSDATA|changedX~6_combout ;
wire \FSM|POSDATA|changedX[4]~3_combout ;
wire \address[1]~1_combout ;
wire \FSM|POSDATA|newX[2]~feeder_combout ;
wire \FSM|POSDATA|changedX~5_combout ;
wire \address[2]~2_combout ;
wire \FSM|POSDATA|newX[3]~feeder_combout ;
wire \FSM|POSDATA|changedX~4_combout ;
wire \address[3]~3_combout ;
wire \FSM|POSDATA|newX[4]~feeder_combout ;
wire \FSM|POSDATA|tempCurrentX[4]~feeder_combout ;
wire \FSM|POSDATA|Add0~0_combout ;
wire \FSM|POSDATA|Add1~0_combout ;
wire \FSM|POSDATA|changedX~2_combout ;
wire \address[4]~4_combout ;
wire \FSM|POSDATA|newY[0]~feeder_combout ;
wire \FSM|POSDATA|tempCurrentY[0]~feeder_combout ;
wire \FSM|POSDATA|changedY~5_combout ;
wire \FSM|POSDATA|changedY[4]~1_combout ;
wire \address[5]~5_combout ;
wire \FSM|POSDATA|newY[1]~feeder_combout ;
wire \FSM|POSDATA|tempCurrentY[1]~feeder_combout ;
wire \FSM|POSDATA|changedY~4_combout ;
wire \address[6]~6_combout ;
wire \FSM|POSCTRL|Decoder1~6_combout ;
wire \FSM|POSCTRL|Decoder1~5_combout ;
wire \FSM|POSDATA|newY[2]~feeder_combout ;
wire \FSM|POSDATA|changedY~3_combout ;
wire \address[7]~7_combout ;
wire \FSM|POSDATA|newY[3]~feeder_combout ;
wire \FSM|POSDATA|changedY~2_combout ;
wire \address[8]~8_combout ;
wire \FSM|POSDATA|newY[4]~feeder_combout ;
wire \FSM|POSDATA|tempCurrentY[4]~feeder_combout ;
wire \FSM|POSDATA|Add3~0_combout ;
wire \FSM|POSDATA|Add2~0_combout ;
wire \FSM|POSDATA|changedY~0_combout ;
wire \address[9]~9_combout ;
wire \FSM|LEGALCTRL|always0~3_combout ;
wire \FSM|LEGALCTRL|always0~2_combout ;
wire \FSM|LEGALCTRL|Mux1~1_combout ;
wire \FSM|LEGALCTRL|Mux1~3_combout ;
wire \FSM|LEGALCTRL|Mux1~4_combout ;
wire \FSM|LEGALCTRL|always0~0_combout ;
wire \FSM|LEGALCTRL|always0~1_combout ;
wire \FSM|LEGALCTRL|Mux1~0_combout ;
wire \FSM|LEGALCTRL|Mux1~2_combout ;
wire \FSM|LEGALCTRL|WideOr0~0_combout ;
wire \FSM|LEGALCTRL|doneCheckLegal~q ;
wire \FSM|LEGALCTRL|isLegal~q ;
wire \FSM|POSDATA|newX~2_combout ;
wire \FSM|POSDATA|newX[0]~feeder_combout ;
wire \FSM|POSDATA|tempCurrentX~0_combout ;
wire \FSM|POSDATA|changedX[0]~7_combout ;
wire \address[0]~0_combout ;
wire \FSM|LEGALCTRL|Mux0~0_combout ;
wire \FSM|LEGALCTRL|Decoder0~1_combout ;
wire \FSM|LEGALCTRL|Decoder0~0_combout ;
wire \FSM|LEGALCTRL|gameOver~q ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|Add0~22 ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~feeder_combout ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|Add1~2 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|yCounter[1]~DUPLICATE_q ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|yCounter[9]~DUPLICATE_q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|yCounter[7]~DUPLICATE_q ;
wire \VGA|controller|yCounter[3]~DUPLICATE_q ;
wire \VGA|controller|xCounter[9]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~42 ;
wire \VGA|controller|controller_translator|Add1~43 ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \maze_run_thru|Add7~22 ;
wire \maze_run_thru|Add7~18 ;
wire \maze_run_thru|Add7~26 ;
wire \maze_run_thru|Add7~6 ;
wire \maze_run_thru|Add7~2 ;
wire \maze_run_thru|Add7~14 ;
wire \maze_run_thru|Add7~9_sumout ;
wire \maze_run_thru|yLoc[2]~0_combout ;
wire \FSM|POSDATA|prevY[0]~feeder_combout ;
wire \erase1|topLefty[0]~feeder_combout ;
wire \erase1|Add5~22 ;
wire \erase1|Add5~18 ;
wire \erase1|Add5~26 ;
wire \erase1|Add5~6 ;
wire \erase1|Add5~2 ;
wire \erase1|Add5~14 ;
wire \erase1|Add5~9_sumout ;
wire \erase1|yLoc[4]~0_combout ;
wire \draw1|topLefty[4]~feeder_combout ;
wire \draw1|topLefty[0]~feeder_combout ;
wire \draw1|topLefty[2]~feeder_combout ;
wire \draw1|Add5~22 ;
wire \draw1|Add5~18 ;
wire \draw1|Add5~26 ;
wire \draw1|Add5~6 ;
wire \draw1|Add5~2 ;
wire \draw1|Add5~14 ;
wire \draw1|Add5~9_sumout ;
wire \draw1|yLoc[6]~0_combout ;
wire \y[7]~3_combout ;
wire \y[2]~0_combout ;
wire \maze_run_thru|Add7~1_sumout ;
wire \erase1|Add5~1_sumout ;
wire \draw1|Add5~1_sumout ;
wire \y[5]~1_combout ;
wire \draw1|Add5~17_sumout ;
wire \erase1|Add5~17_sumout ;
wire \maze_run_thru|Add7~17_sumout ;
wire \y[2]~6_combout ;
wire \maze_run_thru|Add7~5_sumout ;
wire \erase1|Add5~5_sumout ;
wire \draw1|Add5~5_sumout ;
wire \y[4]~2_combout ;
wire \maze_run_thru|Add7~13_sumout ;
wire \draw1|Add5~13_sumout ;
wire \erase1|Add5~13_sumout ;
wire \y[6]~4_combout ;
wire \maze_run_thru|Add7~21_sumout ;
wire \draw1|Add5~21_sumout ;
wire \erase1|Add5~21_sumout ;
wire \y[1]~7_combout ;
wire \draw1|Add2~0_combout ;
wire \draw1|Add3~0_combout ;
wire \draw1|Add2~1_combout ;
wire \draw1|Add2~2_combout ;
wire \draw1|Add4~14 ;
wire \draw1|Add4~18 ;
wire \draw1|Add4~22 ;
wire \draw1|Add4~26 ;
wire \draw1|Add4~30 ;
wire \draw1|Add4~10 ;
wire \draw1|Add4~6 ;
wire \draw1|Add4~1_sumout ;
wire \erase1|topLeftx[4]~feeder_combout ;
wire \FSM|POSDATA|prevX[3]~feeder_combout ;
wire \erase1|topLeftx[3]~feeder_combout ;
wire \FSM|POSDATA|prevX~0_combout ;
wire \FSM|POSDATA|prevX[2]~feeder_combout ;
wire \erase1|topLeftx[2]~feeder_combout ;
wire \FSM|POSDATA|prevX[1]~feeder_combout ;
wire \erase1|topLeftx[1]~feeder_combout ;
wire \erase1|Add2~0_combout ;
wire \erase1|Add3~0_combout ;
wire \erase1|Add2~2_combout ;
wire \erase1|Add2~1_combout ;
wire \erase1|Add4~14 ;
wire \erase1|Add4~18 ;
wire \erase1|Add4~22 ;
wire \erase1|Add4~26 ;
wire \erase1|Add4~30 ;
wire \erase1|Add4~10 ;
wire \erase1|Add4~6 ;
wire \erase1|Add4~1_sumout ;
wire \maze_run_thru|Add4~0_combout ;
wire \maze_run_thru|Add5~0_combout ;
wire \maze_run_thru|Add4~2_combout ;
wire \maze_run_thru|Add4~1_combout ;
wire \maze_run_thru|Add6~14 ;
wire \maze_run_thru|Add6~18 ;
wire \maze_run_thru|Add6~22 ;
wire \maze_run_thru|Add6~26 ;
wire \maze_run_thru|Add6~30 ;
wire \maze_run_thru|Add6~10 ;
wire \maze_run_thru|Add6~6 ;
wire \maze_run_thru|Add6~1_sumout ;
wire \x[8]~0_combout ;
wire \VGA|user_input_translator|Add1~0_combout ;
wire \erase1|Add5~25_sumout ;
wire \maze_run_thru|Add7~25_sumout ;
wire \draw1|Add5~25_sumout ;
wire \y[3]~9_combout ;
wire \y[0]~8_combout ;
wire \maze_run_thru|Add6~5_sumout ;
wire \draw1|Add4~5_sumout ;
wire \erase1|Add4~5_sumout ;
wire \x[7]~1_combout ;
wire \erase1|Add4~9_sumout ;
wire \draw1|Add4~9_sumout ;
wire \maze_run_thru|Add6~9_sumout ;
wire \maze_run_thru|xLoc~0_combout ;
wire \x[6]~2_combout ;
wire \VGA|user_input_translator|Add0~18 ;
wire \VGA|user_input_translator|Add0~22 ;
wire \VGA|user_input_translator|Add0~26 ;
wire \VGA|user_input_translator|Add0~30 ;
wire \VGA|user_input_translator|Add0~34 ;
wire \VGA|user_input_translator|Add0~38 ;
wire \VGA|user_input_translator|Add0~42 ;
wire \VGA|user_input_translator|Add0~2 ;
wire \VGA|user_input_translator|Add0~10 ;
wire \VGA|user_input_translator|Add0~14 ;
wire \VGA|user_input_translator|Add0~5_sumout ;
wire \VGA|user_input_translator|Add0~9_sumout ;
wire \VGA|user_input_translator|Add0~13_sumout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ;
wire \VGA|user_input_translator|Add0~1_sumout ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ;
wire \colour[0]~0_combout ;
wire \comb~0_combout ;
wire \maze_run_thru|xLoc[0]~feeder_combout ;
wire \x[0]~3_combout ;
wire \maze_run_thru|Add6~13_sumout ;
wire \draw1|Add4~13_sumout ;
wire \erase1|Add4~13_sumout ;
wire \x[1]~4_combout ;
wire \draw1|Add4~17_sumout ;
wire \maze_run_thru|Add6~17_sumout ;
wire \erase1|Add4~17_sumout ;
wire \x[2]~5_combout ;
wire \maze_run_thru|Add6~21_sumout ;
wire \draw1|Add4~21_sumout ;
wire \erase1|Add4~21_sumout ;
wire \x[3]~6_combout ;
wire \maze_run_thru|Add6~25_sumout ;
wire \maze_run_thru|xLoc~1_combout ;
wire \erase1|Add4~25_sumout ;
wire \draw1|Add4~25_sumout ;
wire \x[4]~7_combout ;
wire \maze_run_thru|Add6~29_sumout ;
wire \erase1|Add4~29_sumout ;
wire \draw1|Add4~29_sumout ;
wire \x[5]~8_combout ;
wire \VGA|user_input_translator|Add0~17_sumout ;
wire \VGA|user_input_translator|Add0~21_sumout ;
wire \VGA|user_input_translator|Add0~25_sumout ;
wire \VGA|user_input_translator|Add0~29_sumout ;
wire \VGA|user_input_translator|Add0~33_sumout ;
wire \VGA|user_input_translator|Add0~37_sumout ;
wire \VGA|user_input_translator|Add0~41_sumout ;
wire \VGA|controller|xCounter[1]~DUPLICATE_q ;
wire \VGA|controller|xCounter[2]~DUPLICATE_q ;
wire \VGA|controller|xCounter[5]~DUPLICATE_q ;
wire \VGA|controller|xCounter[6]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|controller|controller_translator|Add1~41_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \colour[0]~2_combout ;
wire \colour[1]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a29 ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ;
wire \y[2]~5_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire [8:0] \draw1|xLoc ;
wire [15:0] \PS2|PS2_Data_In|data_shift_reg ;
wire [0:0] \FSM|POSDATA|doneOnce ;
wire [3:0] \maze_run_thru|county ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode363w ;
wire [8:0] \PS2|PS2_Command_Out|ps2_command ;
wire [9:0] \VGA|controller|xCounter ;
wire [7:0] \PS2|PS2_Data_In|received_data ;
wire [0:0] \maze_run_thru|done ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode373w ;
wire [17:1] \PS2|PS2_Command_Out|transfer_counter ;
wire [9:0] \VGA|controller|yCounter ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w ;
wire [4:0] \FSM|POSDATA|newX ;
wire [3:0] \FSM|POSCTRL|currentStateP ;
wire [4:0] \draw1|topLefty ;
wire [2:0] \FSM|LEGALCTRL|currentStateL ;
wire [4:0] \FSM|POSDATA|tempCurrentX ;
wire [2:0] \maze|altsyncram_component|auto_generated|q_a ;
wire [3:0] \erase1|county ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode393w ;
wire [8:0] \maze_run_thru|xLoc ;
wire [8:0] \erase1|xLoc ;
wire [0:0] \erase1|donep1 ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode422w ;
wire [8:0] \maze_run_thru|yLoc ;
wire [8:0] \erase1|yLoc ;
wire [8:0] \draw1|yLoc ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode343w ;
wire [9:0] \maze_run_thru|address ;
wire [13:1] \PS2|PS2_Command_Out|command_initiate_counter ;
wire [4:0] \maze_run_thru|y ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode403w ;
wire [0:0] \erase1|done ;
wire [0:0] \draw1|done ;
wire [4:0] \FSM|POSDATA|tempCurrentY ;
wire [4:0] \maze_run_thru|x ;
wire [3:0] \erase1|countx ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode383w ;
wire [20:1] \PS2|PS2_Command_Out|waiting_counter ;
wire [4:0] \FSM|POSDATA|newY ;
wire [4:0] \FSM|POSDATA|prevX ;
wire [4:0] \FSM|POSDATA|prevY ;
wire [9:0] \FSM|POSDATA|numberOfMoves ;
wire [4:0] \erase1|topLefty ;
wire [6:0] \Segment1|seven_seg_display ;
wire [3:0] \draw1|county ;
wire [3:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [4:0] \erase1|topLeftx ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode433w ;
wire [3:0] \draw1|countx ;
wire [3:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [0:0] \FSM|POSDATA|doneOncep1 ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w ;
wire [4:0] \draw1|topLeftx ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode326w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w ;
wire [3:0] \maze_run_thru|countx ;
wire [3:0] \PS2|PS2_Command_Out|cur_bit ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode353w ;
wire [4:0] \FSM|POSDATA|changedX ;
wire [4:0] \FSM|POSDATA|changedY ;
wire [0:0] \draw1|donep1 ;
wire [3:0] \PS2|PS2_Data_In|data_count ;
wire [8:0] x;
wire [8:0] y;
wire [2:0] colour;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [9:0] \maze|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a29  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \maze|altsyncram_component|auto_generated|q_a [0] = \maze|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \maze|altsyncram_component|auto_generated|q_a [1] = \maze|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \maze|altsyncram_component|auto_generated|q_a [2] = \maze|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\Segment0|seven_seg_display[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\Segment0|seven_seg_display[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\Segment0|seven_seg_display[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\Segment0|seven_seg_display[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\Segment0|seven_seg_display[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\Segment0|seven_seg_display[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(\Segment0|seven_seg_display[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\Segment1|seven_seg_display[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\Segment1|seven_seg_display[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\Segment1|seven_seg_display[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\Segment1|seven_seg_display [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\Segment1|seven_seg_display[4]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\Segment1|seven_seg_display[5]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(\Segment1|seven_seg_display[6]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\Segment2|seven_seg_display[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\Segment2|seven_seg_display[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\Segment2|seven_seg_display[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\Segment2|seven_seg_display[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\Segment2|seven_seg_display[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\Segment2|seven_seg_display[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(\Segment2|seven_seg_display[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\Segment0|seven_seg_display[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\Segment0|seven_seg_display[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\Segment0|seven_seg_display[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\Segment0|seven_seg_display[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\Segment0|seven_seg_display[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\Segment0|seven_seg_display[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(\Segment0|seven_seg_display[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\Segment1|seven_seg_display[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\Segment1|seven_seg_display[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\Segment1|seven_seg_display[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\Segment1|seven_seg_display [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\Segment1|seven_seg_display[4]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\Segment1|seven_seg_display[5]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(\Segment1|seven_seg_display[6]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\Segment2|seven_seg_display[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\Segment2|seven_seg_display[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\Segment2|seven_seg_display[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\Segment2|seven_seg_display[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\Segment2|seven_seg_display[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\Segment2|seven_seg_display[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(\Segment2|seven_seg_display[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\FSM|LEGALCTRL|gameOver~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\FSM|LEGALCTRL|gameOver~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\FSM|LEGALCTRL|gameOver~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\FSM|LEGALCTRL|gameOver~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\FSM|LEGALCTRL|gameOver~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\FSM|LEGALCTRL|gameOver~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\FSM|LEGALCTRL|gameOver~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\FSM|LEGALCTRL|gameOver~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\FSM|LEGALCTRL|gameOver~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\FSM|LEGALCTRL|gameOver~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \PS2_CLK~output (
	.i(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \PS2_DAT~output (
	.i(\PS2|PS2_Command_Out|PS2_DAT~1_combout ),
	.oe(\PS2|PS2_Command_Out|PS2_DAT~2_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "false";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N0
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~41 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~41_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [1] ) + ( VCC ) + ( !VCC ))
// \PS2|PS2_Command_Out|Add0~42  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~41_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~41 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \PS2|PS2_Command_Out|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N27
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~9 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~9_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [10] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~14  ))
// \PS2|PS2_Command_Out|Add0~10  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [10] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~14  ))

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~9_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~9 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N30
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~5 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~5_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [11] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~10  ))
// \PS2|PS2_Command_Out|Add0~6  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [11] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~10  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|command_initiate_counter [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~5_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~5 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N32
dffeas \PS2|PS2_Command_Out|command_initiate_counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[11] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N42
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal2~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal2~0_combout  = ( \PS2|PS2_Command_Out|command_initiate_counter [9] & ( !\PS2|PS2_Command_Out|command_initiate_counter [7] & ( (\PS2|PS2_Command_Out|command_initiate_counter [2] & (\PS2|PS2_Command_Out|command_initiate_counter [6] 
// & (\PS2|PS2_Command_Out|command_initiate_counter [8] & \PS2|PS2_Command_Out|command_initiate_counter [5]))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [2]),
	.datab(!\PS2|PS2_Command_Out|command_initiate_counter [6]),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [8]),
	.datad(!\PS2|PS2_Command_Out|command_initiate_counter [5]),
	.datae(!\PS2|PS2_Command_Out|command_initiate_counter [9]),
	.dataf(!\PS2|PS2_Command_Out|command_initiate_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal2~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal2~0 .lut_mask = 64'h0000000100000000;
defparam \PS2|PS2_Command_Out|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N33
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~49 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~49_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [12] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~6  ))
// \PS2|PS2_Command_Out|Add0~50  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [12] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~6  ))

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~49_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~49 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N35
dffeas \PS2|PS2_Command_Out|command_initiate_counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[12] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N36
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~1_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [13] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~50  ))

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N38
dffeas \PS2|PS2_Command_Out|command_initiate_counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[13] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N48
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal2~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal2~1_combout  = ( \PS2|PS2_Command_Out|command_initiate_counter [13] & ( \PS2|PS2_Command_Out|command_initiate_counter [4] & ( (!\PS2|PS2_Command_Out|command_initiate_counter [1] & (!\PS2|PS2_Command_Out|command_initiate_counter 
// [3] & !\PS2|PS2_Command_Out|command_initiate_counter [12])) ) ) )

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [1]),
	.datab(!\PS2|PS2_Command_Out|command_initiate_counter [3]),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [12]),
	.datad(gnd),
	.datae(!\PS2|PS2_Command_Out|command_initiate_counter [13]),
	.dataf(!\PS2|PS2_Command_Out|command_initiate_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal2~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal2~1 .lut_mask = 64'h0000000000008080;
defparam \PS2|PS2_Command_Out|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N54
cyclonev_lcell_comb \PS2|PS2_Command_Out|command_initiate_counter[9]~0 (
// Equation(s):
// \PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout  = ( \KEY[0]~input_o  & ( \PS2|PS2_Command_Out|Equal2~1_combout  & ( (!\PS2|PS2_Command_Out|command_initiate_counter [10]) # 
// (((!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ) # (!\PS2|PS2_Command_Out|Equal2~0_combout )) # (\PS2|PS2_Command_Out|command_initiate_counter [11])) ) ) ) # ( !\KEY[0]~input_o  & ( \PS2|PS2_Command_Out|Equal2~1_combout  ) 
// ) # ( \KEY[0]~input_o  & ( !\PS2|PS2_Command_Out|Equal2~1_combout  ) ) # ( !\KEY[0]~input_o  & ( !\PS2|PS2_Command_Out|Equal2~1_combout  ) )

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [10]),
	.datab(!\PS2|PS2_Command_Out|command_initiate_counter [11]),
	.datac(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ),
	.datad(!\PS2|PS2_Command_Out|Equal2~0_combout ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\PS2|PS2_Command_Out|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[9]~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|command_initiate_counter[9]~0 .lut_mask = 64'hFFFFFFFFFFFFFFFB;
defparam \PS2|PS2_Command_Out|command_initiate_counter[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N2
dffeas \PS2|PS2_Command_Out|command_initiate_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[1] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N3
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~21 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~21_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [2] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~42  ))
// \PS2|PS2_Command_Out|Add0~22  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [2] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~42  ))

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~21_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~21 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N5
dffeas \PS2|PS2_Command_Out|command_initiate_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[2] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N6
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~45 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~45_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [3] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~22  ))
// \PS2|PS2_Command_Out|Add0~46  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [3] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~22  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|command_initiate_counter [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~45_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~45 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N8
dffeas \PS2|PS2_Command_Out|command_initiate_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[3] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N9
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~37 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~37_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [4] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~46  ))
// \PS2|PS2_Command_Out|Add0~38  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [4] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~37_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~37 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N11
dffeas \PS2|PS2_Command_Out|command_initiate_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[4] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N12
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~33 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~33_sumout  = SUM(( GND ) + ( \PS2|PS2_Command_Out|command_initiate_counter [5] ) + ( \PS2|PS2_Command_Out|Add0~38  ))
// \PS2|PS2_Command_Out|Add0~34  = CARRY(( GND ) + ( \PS2|PS2_Command_Out|command_initiate_counter [5] ) + ( \PS2|PS2_Command_Out|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|command_initiate_counter [5]),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~33_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~33 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \PS2|PS2_Command_Out|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N14
dffeas \PS2|PS2_Command_Out|command_initiate_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[5] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N15
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~29 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~29_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [6] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~34  ))
// \PS2|PS2_Command_Out|Add0~30  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [6] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~34  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|command_initiate_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~29_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~29 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N17
dffeas \PS2|PS2_Command_Out|command_initiate_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[6] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N18
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~25 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~25_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [7] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~30  ))
// \PS2|PS2_Command_Out|Add0~26  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [7] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~25_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~25 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N20
dffeas \PS2|PS2_Command_Out|command_initiate_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[7] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N21
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~17 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~17_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [8] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~26  ))
// \PS2|PS2_Command_Out|Add0~18  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [8] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~26  ))

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~17_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~17 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N23
dffeas \PS2|PS2_Command_Out|command_initiate_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[8] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N24
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~13 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~13_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [9] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~18  ))
// \PS2|PS2_Command_Out|Add0~14  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [9] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~18  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|command_initiate_counter [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~13_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~13 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N26
dffeas \PS2|PS2_Command_Out|command_initiate_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[9] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N29
dffeas \PS2|PS2_Command_Out|command_initiate_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[10] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N42
cyclonev_lcell_comb \PS2|PS2_Command_Out|s_ps2_transmitter~13 (
// Equation(s):
// \PS2|PS2_Command_Out|s_ps2_transmitter~13_combout  = ( \PS2|PS2_Command_Out|command_initiate_counter [11] & ( \PS2|PS2_Command_Out|Equal2~1_combout  & ( (!\KEY[0]~input_o ) # (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ) 
// ) ) ) # ( !\PS2|PS2_Command_Out|command_initiate_counter [11] & ( \PS2|PS2_Command_Out|Equal2~1_combout  & ( (!\KEY[0]~input_o ) # ((!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ) # 
// ((\PS2|PS2_Command_Out|command_initiate_counter [10] & \PS2|PS2_Command_Out|Equal2~0_combout ))) ) ) ) # ( \PS2|PS2_Command_Out|command_initiate_counter [11] & ( !\PS2|PS2_Command_Out|Equal2~1_combout  & ( (!\KEY[0]~input_o ) # 
// (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ) ) ) ) # ( !\PS2|PS2_Command_Out|command_initiate_counter [11] & ( !\PS2|PS2_Command_Out|Equal2~1_combout  & ( (!\KEY[0]~input_o ) # 
// (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ) ) ) )

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [10]),
	.datab(!\PS2|PS2_Command_Out|Equal2~0_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ),
	.datae(!\PS2|PS2_Command_Out|command_initiate_counter [11]),
	.dataf(!\PS2|PS2_Command_Out|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|s_ps2_transmitter~13 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|s_ps2_transmitter~13 .lut_mask = 64'hFFF0FFF0FFF1FFF0;
defparam \PS2|PS2_Command_Out|s_ps2_transmitter~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N51
cyclonev_lcell_comb \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0 (
// Equation(s):
// \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout  = ( !\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N53
dffeas \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N39
cyclonev_lcell_comb \PS2|PS2_Command_Out|ps2_command[8]~feeder (
// Equation(s):
// \PS2|PS2_Command_Out|ps2_command[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|ps2_command[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|ps2_command[8]~feeder .extended_lut = "off";
defparam \PS2|PS2_Command_Out|ps2_command[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \PS2|PS2_Command_Out|ps2_command[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y12_N40
dffeas \PS2|PS2_Command_Out|ps2_command[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|ps2_command[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|ps2_command [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|ps2_command[8] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|ps2_command[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N42
cyclonev_lcell_comb \PS2|ps2_clk_reg~0 (
// Equation(s):
// \PS2|ps2_clk_reg~0_combout  = ( \KEY[0]~input_o  & ( \PS2_CLK~input_o  ) ) # ( !\KEY[0]~input_o  & ( \PS2_CLK~input_o  ) ) # ( !\KEY[0]~input_o  & ( !\PS2_CLK~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\PS2_CLK~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|ps2_clk_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|ps2_clk_reg~0 .extended_lut = "off";
defparam \PS2|ps2_clk_reg~0 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \PS2|ps2_clk_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y14_N44
dffeas \PS2|ps2_clk_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|ps2_clk_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|ps2_clk_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|ps2_clk_reg .is_wysiwyg = "true";
defparam \PS2|ps2_clk_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N27
cyclonev_lcell_comb \PS2|last_ps2_clk~0 (
// Equation(s):
// \PS2|last_ps2_clk~0_combout  = ( \KEY[0]~input_o  & ( \PS2|ps2_clk_reg~q  ) ) # ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(!\PS2|ps2_clk_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|last_ps2_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|last_ps2_clk~0 .extended_lut = "off";
defparam \PS2|last_ps2_clk~0 .lut_mask = 64'hFFFF3333FFFF3333;
defparam \PS2|last_ps2_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y14_N29
dffeas \PS2|last_ps2_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|last_ps2_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|last_ps2_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|last_ps2_clk .is_wysiwyg = "true";
defparam \PS2|last_ps2_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N0
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal2~2 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal2~2_combout  = ( \PS2|PS2_Command_Out|Equal2~1_combout  & ( (!\PS2|PS2_Command_Out|command_initiate_counter [11] & (\PS2|PS2_Command_Out|command_initiate_counter [10] & \PS2|PS2_Command_Out|Equal2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|command_initiate_counter [11]),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [10]),
	.datad(!\PS2|PS2_Command_Out|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal2~2 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal2~2 .lut_mask = 64'h00000000000C000C;
defparam \PS2|PS2_Command_Out|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N0
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~45 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~45_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [1] ) + ( VCC ) + ( !VCC ))
// \PS2|PS2_Command_Out|Add1~46  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~45_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~45 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~45 .lut_mask = 64'h0000000000005555;
defparam \PS2|PS2_Command_Out|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N24
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal0~2 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal0~2_combout  = ( !\PS2|PS2_Command_Out|waiting_counter [3] & ( !\PS2|PS2_Command_Out|waiting_counter [11] & ( (\PS2|PS2_Command_Out|waiting_counter [5] & (!\PS2|PS2_Command_Out|waiting_counter [4] & 
// (!\PS2|PS2_Command_Out|waiting_counter [1] & \PS2|PS2_Command_Out|waiting_counter [14]))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [5]),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [4]),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [1]),
	.datad(!\PS2|PS2_Command_Out|waiting_counter [14]),
	.datae(!\PS2|PS2_Command_Out|waiting_counter [3]),
	.dataf(!\PS2|PS2_Command_Out|waiting_counter [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal0~2 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal0~2 .lut_mask = 64'h0040000000000000;
defparam \PS2|PS2_Command_Out|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N42
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~65 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~65_sumout  = SUM(( GND ) + ( \PS2|PS2_Command_Out|waiting_counter [15] ) + ( \PS2|PS2_Command_Out|Add1~38  ))
// \PS2|PS2_Command_Out|Add1~66  = CARRY(( GND ) + ( \PS2|PS2_Command_Out|waiting_counter [15] ) + ( \PS2|PS2_Command_Out|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|waiting_counter [15]),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~65_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~65 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~65 .lut_mask = 64'h0000FF0000000000;
defparam \PS2|PS2_Command_Out|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N45
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~13 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~13_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [16] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~66  ))
// \PS2|PS2_Command_Out|Add1~14  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [16] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~66  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~13_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~13 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N12
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal0~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal0~0_combout  = ( \PS2|PS2_Command_Out|waiting_counter [8] & ( !\PS2|PS2_Command_Out|waiting_counter [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PS2|PS2_Command_Out|waiting_counter [8]),
	.dataf(!\PS2|PS2_Command_Out|waiting_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal0~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal0~0 .lut_mask = 64'h0000FFFF00000000;
defparam \PS2|PS2_Command_Out|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N30
cyclonev_lcell_comb \PS2|PS2_Command_Out|waiting_counter[5]~1 (
// Equation(s):
// \PS2|PS2_Command_Out|waiting_counter[5]~1_combout  = ( \PS2|PS2_Command_Out|Equal0~1_combout  & ( \PS2|PS2_Command_Out|Equal0~0_combout  & ( (!\PS2|PS2_Command_Out|Equal0~3_combout ) # ((!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q 
// ) # ((!\PS2|PS2_Command_Out|Equal0~2_combout ) # (!\KEY[0]~input_o ))) ) ) ) # ( !\PS2|PS2_Command_Out|Equal0~1_combout  & ( \PS2|PS2_Command_Out|Equal0~0_combout  ) ) # ( \PS2|PS2_Command_Out|Equal0~1_combout  & ( !\PS2|PS2_Command_Out|Equal0~0_combout  
// ) ) # ( !\PS2|PS2_Command_Out|Equal0~1_combout  & ( !\PS2|PS2_Command_Out|Equal0~0_combout  ) )

	.dataa(!\PS2|PS2_Command_Out|Equal0~3_combout ),
	.datab(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ),
	.datac(!\PS2|PS2_Command_Out|Equal0~2_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\PS2|PS2_Command_Out|Equal0~1_combout ),
	.dataf(!\PS2|PS2_Command_Out|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[5]~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|waiting_counter[5]~1 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \PS2|PS2_Command_Out|waiting_counter[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N47
dffeas \PS2|PS2_Command_Out|waiting_counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[16] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N48
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~9 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~9_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [17] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~14  ))
// \PS2|PS2_Command_Out|Add1~10  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [17] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~9_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~9 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N50
dffeas \PS2|PS2_Command_Out|waiting_counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[17] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N45
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal0~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal0~1_combout  = ( !\PS2|PS2_Command_Out|waiting_counter [10] & ( \PS2|PS2_Command_Out|waiting_counter [13] & ( (!\PS2|PS2_Command_Out|waiting_counter [12] & (\PS2|PS2_Command_Out|waiting_counter [9] & 
// (\PS2|PS2_Command_Out|waiting_counter [17] & !\PS2|PS2_Command_Out|waiting_counter [16]))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [12]),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [9]),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [17]),
	.datad(!\PS2|PS2_Command_Out|waiting_counter [16]),
	.datae(!\PS2|PS2_Command_Out|waiting_counter [10]),
	.dataf(!\PS2|PS2_Command_Out|waiting_counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal0~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal0~1 .lut_mask = 64'h0000000002000000;
defparam \PS2|PS2_Command_Out|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N36
cyclonev_lcell_comb \PS2|PS2_Command_Out|waiting_counter[5]~0 (
// Equation(s):
// \PS2|PS2_Command_Out|waiting_counter[5]~0_combout  = ( \PS2|PS2_Command_Out|Equal0~1_combout  & ( \PS2|PS2_Command_Out|Equal0~0_combout  & ( (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ) # ((!\KEY[0]~input_o ) # 
// ((\PS2|PS2_Command_Out|Equal0~3_combout  & \PS2|PS2_Command_Out|Equal0~2_combout ))) ) ) ) # ( !\PS2|PS2_Command_Out|Equal0~1_combout  & ( \PS2|PS2_Command_Out|Equal0~0_combout  & ( (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ) # 
// (!\KEY[0]~input_o ) ) ) ) # ( \PS2|PS2_Command_Out|Equal0~1_combout  & ( !\PS2|PS2_Command_Out|Equal0~0_combout  & ( (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ) # (!\KEY[0]~input_o ) ) ) ) # ( 
// !\PS2|PS2_Command_Out|Equal0~1_combout  & ( !\PS2|PS2_Command_Out|Equal0~0_combout  & ( (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ) # (!\KEY[0]~input_o ) ) ) )

	.dataa(!\PS2|PS2_Command_Out|Equal0~3_combout ),
	.datab(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ),
	.datac(!\PS2|PS2_Command_Out|Equal0~2_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\PS2|PS2_Command_Out|Equal0~1_combout ),
	.dataf(!\PS2|PS2_Command_Out|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[5]~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|waiting_counter[5]~0 .lut_mask = 64'hFFCCFFCCFFCCFFCD;
defparam \PS2|PS2_Command_Out|waiting_counter[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N2
dffeas \PS2|PS2_Command_Out|waiting_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[1] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N3
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~61 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~61_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [2] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~46  ))
// \PS2|PS2_Command_Out|Add1~62  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [2] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PS2|PS2_Command_Out|waiting_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~61_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~61 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \PS2|PS2_Command_Out|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N5
dffeas \PS2|PS2_Command_Out|waiting_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[2] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N6
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~53 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~53_sumout  = SUM(( GND ) + ( \PS2|PS2_Command_Out|waiting_counter [3] ) + ( \PS2|PS2_Command_Out|Add1~62  ))
// \PS2|PS2_Command_Out|Add1~54  = CARRY(( GND ) + ( \PS2|PS2_Command_Out|waiting_counter [3] ) + ( \PS2|PS2_Command_Out|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|waiting_counter [3]),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~53_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~53 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~53 .lut_mask = 64'h0000FF0000000000;
defparam \PS2|PS2_Command_Out|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N8
dffeas \PS2|PS2_Command_Out|waiting_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[3] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N9
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~41 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~41_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [4] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~54  ))
// \PS2|PS2_Command_Out|Add1~42  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [4] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~54  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~41_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~41 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N11
dffeas \PS2|PS2_Command_Out|waiting_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[4] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N12
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~33 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~33_sumout  = SUM(( GND ) + ( \PS2|PS2_Command_Out|waiting_counter [5] ) + ( \PS2|PS2_Command_Out|Add1~42  ))
// \PS2|PS2_Command_Out|Add1~34  = CARRY(( GND ) + ( \PS2|PS2_Command_Out|waiting_counter [5] ) + ( \PS2|PS2_Command_Out|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|waiting_counter [5]),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~33_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~33 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~33 .lut_mask = 64'h0000FF0000000000;
defparam \PS2|PS2_Command_Out|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N14
dffeas \PS2|PS2_Command_Out|waiting_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[5] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N15
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~73 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~73_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [6] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~34  ))
// \PS2|PS2_Command_Out|Add1~74  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [6] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~34  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~73_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~73 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~73 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N17
dffeas \PS2|PS2_Command_Out|waiting_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[6] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N18
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~5 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~5_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [7] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~74  ))
// \PS2|PS2_Command_Out|Add1~6  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [7] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~5_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~5 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N20
dffeas \PS2|PS2_Command_Out|waiting_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[7] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N21
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~1_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [8] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~6  ))
// \PS2|PS2_Command_Out|Add1~2  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [8] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~6  ))

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~1_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N23
dffeas \PS2|PS2_Command_Out|waiting_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[8] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N24
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~29 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~29_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [9] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~2  ))
// \PS2|PS2_Command_Out|Add1~30  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [9] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~2  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~29_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~29 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N26
dffeas \PS2|PS2_Command_Out|waiting_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[9] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N27
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~25 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~25_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [10] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~30  ))
// \PS2|PS2_Command_Out|Add1~26  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [10] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~30  ))

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~25_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~25 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N29
dffeas \PS2|PS2_Command_Out|waiting_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[10] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N30
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~49 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~49_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [11] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~26  ))
// \PS2|PS2_Command_Out|Add1~50  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [11] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~26  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~49_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~49 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~49 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N32
dffeas \PS2|PS2_Command_Out|waiting_counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[11] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N33
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~21 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~21_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [12] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~50  ))
// \PS2|PS2_Command_Out|Add1~22  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [12] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~50  ))

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~21_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~21 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N35
dffeas \PS2|PS2_Command_Out|waiting_counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[12] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N36
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~17 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~17_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [13] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~22  ))
// \PS2|PS2_Command_Out|Add1~18  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [13] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~22  ))

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~17_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~17 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N38
dffeas \PS2|PS2_Command_Out|waiting_counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[13] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N39
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~37 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~37_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [14] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~18  ))
// \PS2|PS2_Command_Out|Add1~38  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [14] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~37_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~37 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N41
dffeas \PS2|PS2_Command_Out|waiting_counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[14] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y12_N44
dffeas \PS2|PS2_Command_Out|waiting_counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[15] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N51
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~77 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~77_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [18] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~10  ))
// \PS2|PS2_Command_Out|Add1~78  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [18] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~10  ))

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~77_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~77 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~77 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N53
dffeas \PS2|PS2_Command_Out|waiting_counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[18] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N54
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~69 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~69_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [19] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~78  ))
// \PS2|PS2_Command_Out|Add1~70  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [19] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~78  ))

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~69_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~69 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~69 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N56
dffeas \PS2|PS2_Command_Out|waiting_counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[19] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N57
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~57 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~57_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [20] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~70  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~57 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~57 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N59
dffeas \PS2|PS2_Command_Out|waiting_counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[5]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[20] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N18
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal0~3 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal0~3_combout  = ( \PS2|PS2_Command_Out|waiting_counter [20] & ( !\PS2|PS2_Command_Out|waiting_counter [2] & ( (\PS2|PS2_Command_Out|waiting_counter [15] & (\PS2|PS2_Command_Out|waiting_counter [18] & 
// (!\PS2|PS2_Command_Out|waiting_counter [19] & \PS2|PS2_Command_Out|waiting_counter [6]))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [15]),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [18]),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [19]),
	.datad(!\PS2|PS2_Command_Out|waiting_counter [6]),
	.datae(!\PS2|PS2_Command_Out|waiting_counter [20]),
	.dataf(!\PS2|PS2_Command_Out|waiting_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal0~3 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal0~3 .lut_mask = 64'h0000001000000000;
defparam \PS2|PS2_Command_Out|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N57
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector2~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector2~0_combout  = ( \PS2|PS2_Command_Out|Equal0~2_combout  & ( (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q  & ((!\PS2|PS2_Command_Out|Equal0~3_combout ) # ((!\PS2|PS2_Command_Out|Equal0~0_combout ) # 
// (!\PS2|PS2_Command_Out|Equal0~1_combout )))) ) ) # ( !\PS2|PS2_Command_Out|Equal0~2_combout  & ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q  ) )

	.dataa(!\PS2|PS2_Command_Out|Equal0~3_combout ),
	.datab(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ),
	.datac(!\PS2|PS2_Command_Out|Equal0~0_combout ),
	.datad(!\PS2|PS2_Command_Out|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector2~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector2~0 .lut_mask = 64'h3333333333323332;
defparam \PS2|PS2_Command_Out|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N21
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector2~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector2~1_combout  = ( \PS2|PS2_Command_Out|Selector2~0_combout  & ( (!\PS2|last_ps2_clk~q ) # (((\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q  & \PS2|PS2_Command_Out|Equal2~2_combout )) # 
// (\PS2|ps2_clk_reg~q )) ) ) # ( !\PS2|PS2_Command_Out|Selector2~0_combout  & ( (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q  & \PS2|PS2_Command_Out|Equal2~2_combout ) ) )

	.dataa(!\PS2|last_ps2_clk~q ),
	.datab(!\PS2|ps2_clk_reg~q ),
	.datac(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ),
	.datad(!\PS2|PS2_Command_Out|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector2~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector2~1 .lut_mask = 64'h000F000FBBBFBBBF;
defparam \PS2|PS2_Command_Out|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N23
dffeas \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N51
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector3~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector3~0_combout  = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q  & ( \PS2|last_ps2_clk~q  & ( !\PS2|ps2_clk_reg~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|ps2_clk_reg~q ),
	.datad(gnd),
	.datae(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector3~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector3~0 .lut_mask = 64'h000000000000F0F0;
defparam \PS2|PS2_Command_Out|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N0
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~65 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~65_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [1] ) + ( VCC ) + ( !VCC ))
// \PS2|PS2_Command_Out|Add2~66  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~65_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~65 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~65 .lut_mask = 64'h0000000000000F0F;
defparam \PS2|PS2_Command_Out|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N18
cyclonev_lcell_comb \PS2|PS2_Command_Out|cur_bit~4 (
// Equation(s):
// \PS2|PS2_Command_Out|cur_bit~4_combout  = ( !\PS2|PS2_Command_Out|cur_bit [0] & ( \PS2|last_ps2_clk~q  & ( (!\PS2|ps2_clk_reg~q  & (\KEY[0]~input_o  & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q )) ) ) )

	.dataa(gnd),
	.datab(!\PS2|ps2_clk_reg~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datae(!\PS2|PS2_Command_Out|cur_bit [0]),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|cur_bit~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit~4 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|cur_bit~4 .lut_mask = 64'h00000000000C0000;
defparam \PS2|PS2_Command_Out|cur_bit~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N12
cyclonev_lcell_comb \PS2|PS2_Command_Out|cur_bit[1]~1 (
// Equation(s):
// \PS2|PS2_Command_Out|cur_bit[1]~1_combout  = ( \KEY[0]~input_o  & ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & ( (!\PS2|ps2_clk_reg~q  & \PS2|last_ps2_clk~q ) ) ) ) # ( !\KEY[0]~input_o  & ( 
// \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  ) ) # ( \KEY[0]~input_o  & ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  ) ) # ( !\KEY[0]~input_o  & ( 
// !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  ) )

	.dataa(gnd),
	.datab(!\PS2|ps2_clk_reg~q ),
	.datac(gnd),
	.datad(!\PS2|last_ps2_clk~q ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|cur_bit[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit[1]~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|cur_bit[1]~1 .lut_mask = 64'hFFFFFFFFFFFF00CC;
defparam \PS2|PS2_Command_Out|cur_bit[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y14_N20
dffeas \PS2|PS2_Command_Out|cur_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|cur_bit~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|cur_bit[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|cur_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit[0] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|cur_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N30
cyclonev_lcell_comb \PS2|PS2_Command_Out|cur_bit~3 (
// Equation(s):
// \PS2|PS2_Command_Out|cur_bit~3_combout  = ( \PS2|PS2_Command_Out|cur_bit [1] & ( \PS2|last_ps2_clk~q  & ( (!\PS2|PS2_Command_Out|cur_bit [0] & (!\PS2|ps2_clk_reg~q  & (\KEY[0]~input_o  & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q 
// ))) ) ) ) # ( !\PS2|PS2_Command_Out|cur_bit [1] & ( \PS2|last_ps2_clk~q  & ( (\PS2|PS2_Command_Out|cur_bit [0] & (!\PS2|ps2_clk_reg~q  & (\KEY[0]~input_o  & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|cur_bit [0]),
	.datab(!\PS2|ps2_clk_reg~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datae(!\PS2|PS2_Command_Out|cur_bit [1]),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|cur_bit~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit~3 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|cur_bit~3 .lut_mask = 64'h0000000000040008;
defparam \PS2|PS2_Command_Out|cur_bit~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y14_N32
dffeas \PS2|PS2_Command_Out|cur_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|cur_bit~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|cur_bit[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|cur_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit[1] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|cur_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N54
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add3~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Add3~1_combout  = ( \PS2|PS2_Command_Out|cur_bit [1] & ( !\PS2|PS2_Command_Out|cur_bit [0] $ (!\PS2|PS2_Command_Out|cur_bit [2]) ) ) # ( !\PS2|PS2_Command_Out|cur_bit [1] & ( \PS2|PS2_Command_Out|cur_bit [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|cur_bit [0]),
	.datad(!\PS2|PS2_Command_Out|cur_bit [2]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|cur_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add3~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add3~1 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \PS2|PS2_Command_Out|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N57
cyclonev_lcell_comb \PS2|PS2_Command_Out|cur_bit~2 (
// Equation(s):
// \PS2|PS2_Command_Out|cur_bit~2_combout  = ( \PS2|last_ps2_clk~q  & ( (\PS2|PS2_Command_Out|Add3~1_combout  & (!\PS2|ps2_clk_reg~q  & (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & \KEY[0]~input_o ))) ) )

	.dataa(!\PS2|PS2_Command_Out|Add3~1_combout ),
	.datab(!\PS2|ps2_clk_reg~q ),
	.datac(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|cur_bit~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit~2 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|cur_bit~2 .lut_mask = 64'h0000000000040004;
defparam \PS2|PS2_Command_Out|cur_bit~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y14_N59
dffeas \PS2|PS2_Command_Out|cur_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|cur_bit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|cur_bit[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|cur_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit[2] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|cur_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N48
cyclonev_lcell_comb \PS2|PS2_Command_Out|always1~0 (
// Equation(s):
// \PS2|PS2_Command_Out|always1~0_combout  = ( !\PS2|PS2_Command_Out|cur_bit [2] & ( \PS2|last_ps2_clk~q  & ( (!\PS2|PS2_Command_Out|cur_bit [0] & (!\PS2|ps2_clk_reg~q  & (\PS2|PS2_Command_Out|cur_bit [3] & !\PS2|PS2_Command_Out|cur_bit [1]))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|cur_bit [0]),
	.datab(!\PS2|ps2_clk_reg~q ),
	.datac(!\PS2|PS2_Command_Out|cur_bit [3]),
	.datad(!\PS2|PS2_Command_Out|cur_bit [1]),
	.datae(!\PS2|PS2_Command_Out|cur_bit [2]),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|always1~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|always1~0 .lut_mask = 64'h0000000008000000;
defparam \PS2|PS2_Command_Out|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N57
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector4~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector4~0_combout  = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q  & ( (!\PS2|last_ps2_clk~q ) # (\PS2|ps2_clk_reg~q ) ) )

	.dataa(gnd),
	.datab(!\PS2|last_ps2_clk~q ),
	.datac(!\PS2|ps2_clk_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector4~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector4~0 .lut_mask = 64'h00000000CFCFCFCF;
defparam \PS2|PS2_Command_Out|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N24
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~17 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~17_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [9] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~14  ))
// \PS2|PS2_Command_Out|Add2~18  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [9] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~14  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|transfer_counter [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~17_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~17 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N27
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~21 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~21_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [10] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~18  ))
// \PS2|PS2_Command_Out|Add2~22  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [10] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~18  ))

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~21_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~21 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~21 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N30
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~25 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~25_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [11] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~22  ))
// \PS2|PS2_Command_Out|Add2~26  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [11] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~25_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~25 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N33
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~29 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~29_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [12] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~26  ))
// \PS2|PS2_Command_Out|Add2~30  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [12] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~29_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~29 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N35
dffeas \PS2|PS2_Command_Out|transfer_counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[12] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N36
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~33 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~33_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [13] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~30  ))
// \PS2|PS2_Command_Out|Add2~34  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [13] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~30  ))

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~33_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~33 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~33 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N38
dffeas \PS2|PS2_Command_Out|transfer_counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[13] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N39
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~37 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~37_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [14] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~34  ))
// \PS2|PS2_Command_Out|Add2~38  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [14] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~37_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~37 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N41
dffeas \PS2|PS2_Command_Out|transfer_counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[14] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N42
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~41 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~41_sumout  = SUM(( GND ) + ( \PS2|PS2_Command_Out|transfer_counter [15] ) + ( \PS2|PS2_Command_Out|Add2~38  ))
// \PS2|PS2_Command_Out|Add2~42  = CARRY(( GND ) + ( \PS2|PS2_Command_Out|transfer_counter [15] ) + ( \PS2|PS2_Command_Out|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|transfer_counter [15]),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~41_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~41 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~41 .lut_mask = 64'h0000FF0000000000;
defparam \PS2|PS2_Command_Out|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N44
dffeas \PS2|PS2_Command_Out|transfer_counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[15] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N45
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~45 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~45_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [16] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~42  ))
// \PS2|PS2_Command_Out|Add2~46  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [16] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~42  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|transfer_counter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~45_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~45 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~45 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N47
dffeas \PS2|PS2_Command_Out|transfer_counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[16] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N48
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~49 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~49_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [17] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~46  ))

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~49 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~49 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N50
dffeas \PS2|PS2_Command_Out|transfer_counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[17] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N33
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal3~2 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal3~2_combout  = ( !\PS2|PS2_Command_Out|transfer_counter [3] & ( !\PS2|PS2_Command_Out|transfer_counter [2] & ( (\PS2|PS2_Command_Out|transfer_counter [16] & (!\PS2|PS2_Command_Out|transfer_counter [5] & 
// (\PS2|PS2_Command_Out|transfer_counter [17] & !\PS2|PS2_Command_Out|transfer_counter [1]))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [16]),
	.datab(!\PS2|PS2_Command_Out|transfer_counter [5]),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [17]),
	.datad(!\PS2|PS2_Command_Out|transfer_counter [1]),
	.datae(!\PS2|PS2_Command_Out|transfer_counter [3]),
	.dataf(!\PS2|PS2_Command_Out|transfer_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal3~2 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal3~2 .lut_mask = 64'h0400000000000000;
defparam \PS2|PS2_Command_Out|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N39
cyclonev_lcell_comb \PS2|PS2_Command_Out|always5~0 (
// Equation(s):
// \PS2|PS2_Command_Out|always5~0_combout  = ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q  & ( (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q  & 
// !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ) ) )

	.dataa(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q ),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|always5~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|always5~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \PS2|PS2_Command_Out|always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N6
cyclonev_lcell_comb \PS2|PS2_Command_Out|transfer_counter[10]~1 (
// Equation(s):
// \PS2|PS2_Command_Out|transfer_counter[10]~1_combout  = ( \PS2|PS2_Command_Out|always5~0_combout  ) # ( !\PS2|PS2_Command_Out|always5~0_combout  & ( (!\PS2|PS2_Command_Out|Equal3~2_combout ) # ((!\PS2|PS2_Command_Out|Equal3~1_combout ) # ((!\KEY[0]~input_o 
// ) # (!\PS2|PS2_Command_Out|Equal3~0_combout ))) ) )

	.dataa(!\PS2|PS2_Command_Out|Equal3~2_combout ),
	.datab(!\PS2|PS2_Command_Out|Equal3~1_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\PS2|PS2_Command_Out|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|always5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[10]~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|transfer_counter[10]~1 .lut_mask = 64'hFFFEFFFEFFFFFFFF;
defparam \PS2|PS2_Command_Out|transfer_counter[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N29
dffeas \PS2|PS2_Command_Out|transfer_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[10] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y12_N32
dffeas \PS2|PS2_Command_Out|transfer_counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[11] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N54
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal3~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal3~1_combout  = ( !\PS2|PS2_Command_Out|transfer_counter [15] & ( !\PS2|PS2_Command_Out|transfer_counter [13] & ( (\PS2|PS2_Command_Out|transfer_counter [11] & (!\PS2|PS2_Command_Out|transfer_counter [12] & 
// (\PS2|PS2_Command_Out|transfer_counter [10] & !\PS2|PS2_Command_Out|transfer_counter [14]))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [11]),
	.datab(!\PS2|PS2_Command_Out|transfer_counter [12]),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [10]),
	.datad(!\PS2|PS2_Command_Out|transfer_counter [14]),
	.datae(!\PS2|PS2_Command_Out|transfer_counter [15]),
	.dataf(!\PS2|PS2_Command_Out|transfer_counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal3~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal3~1 .lut_mask = 64'h0400000000000000;
defparam \PS2|PS2_Command_Out|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N24
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector4~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector4~1_combout  = ( \PS2|PS2_Command_Out|Equal3~1_combout  & ( \PS2|PS2_Command_Out|Equal3~2_combout  & ( (!\PS2|PS2_Command_Out|always1~0_combout  & (((!\PS2|PS2_Command_Out|Equal3~0_combout  & 
// \PS2|PS2_Command_Out|Selector4~0_combout )))) # (\PS2|PS2_Command_Out|always1~0_combout  & (((!\PS2|PS2_Command_Out|Equal3~0_combout  & \PS2|PS2_Command_Out|Selector4~0_combout )) # (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ))) ) 
// ) ) # ( !\PS2|PS2_Command_Out|Equal3~1_combout  & ( \PS2|PS2_Command_Out|Equal3~2_combout  & ( ((\PS2|PS2_Command_Out|always1~0_combout  & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q )) # (\PS2|PS2_Command_Out|Selector4~0_combout ) 
// ) ) ) # ( \PS2|PS2_Command_Out|Equal3~1_combout  & ( !\PS2|PS2_Command_Out|Equal3~2_combout  & ( ((\PS2|PS2_Command_Out|always1~0_combout  & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q )) # (\PS2|PS2_Command_Out|Selector4~0_combout 
// ) ) ) ) # ( !\PS2|PS2_Command_Out|Equal3~1_combout  & ( !\PS2|PS2_Command_Out|Equal3~2_combout  & ( ((\PS2|PS2_Command_Out|always1~0_combout  & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q )) # 
// (\PS2|PS2_Command_Out|Selector4~0_combout ) ) ) )

	.dataa(!\PS2|PS2_Command_Out|always1~0_combout ),
	.datab(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datac(!\PS2|PS2_Command_Out|Equal3~0_combout ),
	.datad(!\PS2|PS2_Command_Out|Selector4~0_combout ),
	.datae(!\PS2|PS2_Command_Out|Equal3~1_combout ),
	.dataf(!\PS2|PS2_Command_Out|Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector4~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector4~1 .lut_mask = 64'h11FF11FF11FF11F1;
defparam \PS2|PS2_Command_Out|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N26
dffeas \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N9
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal3~3 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal3~3_combout  = (\PS2|PS2_Command_Out|Equal3~2_combout  & (\PS2|PS2_Command_Out|Equal3~1_combout  & \PS2|PS2_Command_Out|Equal3~0_combout ))

	.dataa(!\PS2|PS2_Command_Out|Equal3~2_combout ),
	.datab(!\PS2|PS2_Command_Out|Equal3~1_combout ),
	.datac(!\PS2|PS2_Command_Out|Equal3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal3~3 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal3~3 .lut_mask = 64'h0101010101010101;
defparam \PS2|PS2_Command_Out|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N18
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector5~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector5~0_combout  = ( \PS2|PS2_Command_Out|Equal3~3_combout  & ( (\PS2|last_ps2_clk~q  & (!\PS2|ps2_clk_reg~q  & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q )) ) ) # ( 
// !\PS2|PS2_Command_Out|Equal3~3_combout  & ( (!\PS2|last_ps2_clk~q  & (!\PS2|ps2_clk_reg~q  & ((\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q )))) # (\PS2|last_ps2_clk~q  & (((!\PS2|ps2_clk_reg~q  & 
// \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q )) # (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q ))) ) )

	.dataa(!\PS2|last_ps2_clk~q ),
	.datab(!\PS2|ps2_clk_reg~q ),
	.datac(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q ),
	.datad(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|Equal3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector5~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector5~0 .lut_mask = 64'h04DD04DD04040404;
defparam \PS2|PS2_Command_Out|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N20
dffeas \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N36
cyclonev_lcell_comb \PS2|PS2_Command_Out|transfer_counter[10]~0 (
// Equation(s):
// \PS2|PS2_Command_Out|transfer_counter[10]~0_combout  = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q  & ( !\KEY[0]~input_o  ) ) # ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q  & ( (!\KEY[0]~input_o ) 
// # ((!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q  & !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q )) ) )

	.dataa(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q ),
	.datab(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[10]~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|transfer_counter[10]~0 .lut_mask = 64'hF8F8F8F8F0F0F0F0;
defparam \PS2|PS2_Command_Out|transfer_counter[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N2
dffeas \PS2|PS2_Command_Out|transfer_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[1] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N3
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~61 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~61_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [2] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~66  ))
// \PS2|PS2_Command_Out|Add2~62  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [2] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~66  ))

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~61_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~61 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~61 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N5
dffeas \PS2|PS2_Command_Out|transfer_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[2] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N6
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~57 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~57_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [3] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~62  ))
// \PS2|PS2_Command_Out|Add2~58  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [3] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~62  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|transfer_counter [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~57_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~57 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~57 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N8
dffeas \PS2|PS2_Command_Out|transfer_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[3] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N9
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~1_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [4] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~58  ))
// \PS2|PS2_Command_Out|Add2~2  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [4] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~58  ))

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~1_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N11
dffeas \PS2|PS2_Command_Out|transfer_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[4] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N12
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~53 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~53_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [5] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~2  ))
// \PS2|PS2_Command_Out|Add2~54  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [5] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~2  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|transfer_counter [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~53_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~53 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~53 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N14
dffeas \PS2|PS2_Command_Out|transfer_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[5] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N15
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~5 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~5_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [6] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~54  ))
// \PS2|PS2_Command_Out|Add2~6  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [6] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~54  ))

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~5_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~5 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~5 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N17
dffeas \PS2|PS2_Command_Out|transfer_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[6] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N18
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~9 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~9_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [7] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~6  ))
// \PS2|PS2_Command_Out|Add2~10  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [7] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~9_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~9 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N20
dffeas \PS2|PS2_Command_Out|transfer_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[7] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N21
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~13 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~13_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [8] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~10  ))
// \PS2|PS2_Command_Out|Add2~14  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [8] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~10  ))

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~13_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~13 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~13 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N23
dffeas \PS2|PS2_Command_Out|transfer_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[8] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y12_N26
dffeas \PS2|PS2_Command_Out|transfer_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[10]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[9] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N27
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal3~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal3~0_combout  = ( !\PS2|PS2_Command_Out|transfer_counter [7] & ( \PS2|PS2_Command_Out|transfer_counter [8] & ( (!\PS2|PS2_Command_Out|transfer_counter [9] & (!\PS2|PS2_Command_Out|transfer_counter [4] & 
// \PS2|PS2_Command_Out|transfer_counter [6])) ) ) )

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [9]),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [4]),
	.datad(!\PS2|PS2_Command_Out|transfer_counter [6]),
	.datae(!\PS2|PS2_Command_Out|transfer_counter [7]),
	.dataf(!\PS2|PS2_Command_Out|transfer_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal3~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal3~0 .lut_mask = 64'h0000000000A00000;
defparam \PS2|PS2_Command_Out|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N12
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector3~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector3~1_combout  = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & ( \PS2|PS2_Command_Out|Equal3~2_combout  & ( ((!\PS2|PS2_Command_Out|always1~0_combout  & ((!\PS2|PS2_Command_Out|Equal3~0_combout ) # 
// (!\PS2|PS2_Command_Out|Equal3~1_combout )))) # (\PS2|PS2_Command_Out|Selector3~0_combout ) ) ) ) # ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & ( \PS2|PS2_Command_Out|Equal3~2_combout  & ( 
// \PS2|PS2_Command_Out|Selector3~0_combout  ) ) ) # ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & ( !\PS2|PS2_Command_Out|Equal3~2_combout  & ( (!\PS2|PS2_Command_Out|always1~0_combout ) # (\PS2|PS2_Command_Out|Selector3~0_combout 
// ) ) ) ) # ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & ( !\PS2|PS2_Command_Out|Equal3~2_combout  & ( \PS2|PS2_Command_Out|Selector3~0_combout  ) ) )

	.dataa(!\PS2|PS2_Command_Out|Selector3~0_combout ),
	.datab(!\PS2|PS2_Command_Out|Equal3~0_combout ),
	.datac(!\PS2|PS2_Command_Out|always1~0_combout ),
	.datad(!\PS2|PS2_Command_Out|Equal3~1_combout ),
	.datae(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.dataf(!\PS2|PS2_Command_Out|Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector3~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector3~1 .lut_mask = 64'h5555F5F55555F5D5;
defparam \PS2|PS2_Command_Out|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N14
dffeas \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N9
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add3~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Add3~0_combout  = ( \PS2|PS2_Command_Out|cur_bit [1] & ( !\PS2|PS2_Command_Out|cur_bit [3] $ (((!\PS2|PS2_Command_Out|cur_bit [0]) # (!\PS2|PS2_Command_Out|cur_bit [2]))) ) ) # ( !\PS2|PS2_Command_Out|cur_bit [1] & ( 
// \PS2|PS2_Command_Out|cur_bit [3] ) )

	.dataa(!\PS2|PS2_Command_Out|cur_bit [0]),
	.datab(!\PS2|PS2_Command_Out|cur_bit [2]),
	.datac(!\PS2|PS2_Command_Out|cur_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|cur_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add3~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add3~0 .lut_mask = 64'h0F0F0F0F1E1E1E1E;
defparam \PS2|PS2_Command_Out|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N3
cyclonev_lcell_comb \PS2|PS2_Command_Out|cur_bit~0 (
// Equation(s):
// \PS2|PS2_Command_Out|cur_bit~0_combout  = ( \PS2|PS2_Command_Out|Add3~0_combout  & ( \PS2|last_ps2_clk~q  & ( (\KEY[0]~input_o  & (!\PS2|ps2_clk_reg~q  & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q )) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\PS2|ps2_clk_reg~q ),
	.datac(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datad(gnd),
	.datae(!\PS2|PS2_Command_Out|Add3~0_combout ),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|cur_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|cur_bit~0 .lut_mask = 64'h0000000000000404;
defparam \PS2|PS2_Command_Out|cur_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y14_N5
dffeas \PS2|PS2_Command_Out|cur_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|cur_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|cur_bit[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|cur_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit[3] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|cur_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N54
cyclonev_lcell_comb \PS2|PS2_Command_Out|PS2_DAT~1 (
// Equation(s):
// \PS2|PS2_Command_Out|PS2_DAT~1_combout  = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & ( (\PS2|PS2_Command_Out|ps2_command [8] & \PS2|PS2_Command_Out|cur_bit [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|ps2_command [8]),
	.datad(!\PS2|PS2_Command_Out|cur_bit [3]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|PS2_DAT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|PS2_DAT~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|PS2_DAT~1 .lut_mask = 64'h00000000000F000F;
defparam \PS2|PS2_Command_Out|PS2_DAT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N54
cyclonev_lcell_comb \PS2|PS2_Command_Out|PS2_DAT~2 (
// Equation(s):
// \PS2|PS2_Command_Out|PS2_DAT~2_combout  = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  ) # ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & ( 
// ((\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q  & \PS2|PS2_Command_Out|command_initiate_counter [13])) # (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ) ) )

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ),
	.datac(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ),
	.datad(!\PS2|PS2_Command_Out|command_initiate_counter [13]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|PS2_DAT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|PS2_DAT~2 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|PS2_DAT~2 .lut_mask = 64'h333F333FFFFFFFFF;
defparam \PS2|PS2_Command_Out|PS2_DAT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N57
cyclonev_lcell_comb \PS2|ps2_clk_posedge (
// Equation(s):
// \PS2|ps2_clk_posedge~combout  = (!\PS2|last_ps2_clk~q  & \PS2|ps2_clk_reg~q )

	.dataa(!\PS2|last_ps2_clk~q ),
	.datab(gnd),
	.datac(!\PS2|ps2_clk_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|ps2_clk_posedge~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|ps2_clk_posedge .extended_lut = "off";
defparam \PS2|ps2_clk_posedge .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \PS2|ps2_clk_posedge .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N3
cyclonev_lcell_comb \PS2|ps2_data_reg~0 (
// Equation(s):
// \PS2|ps2_data_reg~0_combout  = ( \KEY[0]~input_o  & ( \PS2_DAT~input_o  ) ) # ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2_DAT~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|ps2_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|ps2_data_reg~0 .extended_lut = "off";
defparam \PS2|ps2_data_reg~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \PS2|ps2_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N5
dffeas \PS2|ps2_data_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|ps2_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|ps2_data_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|ps2_data_reg .is_wysiwyg = "true";
defparam \PS2|ps2_data_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N30
cyclonev_lcell_comb \PS2|s_ps2_transceiver~9 (
// Equation(s):
// \PS2|s_ps2_transceiver~9_combout  = ( \PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q  & ( \PS2|PS2_Data_In|received_data_en~q  & ( (!\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & \KEY[0]~input_o ) ) ) ) # ( !\PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q  & ( 
// \PS2|PS2_Data_In|received_data_en~q  & ( (!\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & (!\PS2|ps2_data_reg~q  & (\KEY[0]~input_o  & \PS2|ps2_clk_posedge~combout ))) ) ) ) # ( \PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q  & ( 
// !\PS2|PS2_Data_In|received_data_en~q  & ( \KEY[0]~input_o  ) ) ) # ( !\PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q  & ( !\PS2|PS2_Data_In|received_data_en~q  & ( (!\PS2|ps2_data_reg~q  & (\KEY[0]~input_o  & \PS2|ps2_clk_posedge~combout )) ) ) )

	.dataa(!\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datab(!\PS2|ps2_data_reg~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\PS2|ps2_clk_posedge~combout ),
	.datae(!\PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.dataf(!\PS2|PS2_Data_In|received_data_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|s_ps2_transceiver~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|s_ps2_transceiver~9 .extended_lut = "off";
defparam \PS2|s_ps2_transceiver~9 .lut_mask = 64'h000C0F0F00080A0A;
defparam \PS2|s_ps2_transceiver~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N31
dffeas \PS2|s_ps2_transceiver.PS2_STATE_0_IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|s_ps2_transceiver~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|s_ps2_transceiver.PS2_STATE_0_IDLE .is_wysiwyg = "true";
defparam \PS2|s_ps2_transceiver.PS2_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N36
cyclonev_lcell_comb \PS2|Selector1~0 (
// Equation(s):
// \PS2|Selector1~0_combout  = ( \PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & ( \PS2|PS2_Data_In|received_data_en~q  & ( (!\PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q  & (!\PS2|ps2_data_reg~q  & (!\PS2|last_ps2_clk~q  & \PS2|ps2_clk_reg~q ))) ) ) ) # ( 
// !\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & ( \PS2|PS2_Data_In|received_data_en~q  & ( (!\PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q  & (!\PS2|ps2_data_reg~q  & (!\PS2|last_ps2_clk~q  & \PS2|ps2_clk_reg~q ))) ) ) ) # ( 
// \PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & ( !\PS2|PS2_Data_In|received_data_en~q  ) ) # ( !\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & ( !\PS2|PS2_Data_In|received_data_en~q  & ( (!\PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q  & 
// (!\PS2|ps2_data_reg~q  & (!\PS2|last_ps2_clk~q  & \PS2|ps2_clk_reg~q ))) ) ) )

	.dataa(!\PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.datab(!\PS2|ps2_data_reg~q ),
	.datac(!\PS2|last_ps2_clk~q ),
	.datad(!\PS2|ps2_clk_reg~q ),
	.datae(!\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.dataf(!\PS2|PS2_Data_In|received_data_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|Selector1~0 .extended_lut = "off";
defparam \PS2|Selector1~0 .lut_mask = 64'h0080FFFF00800080;
defparam \PS2|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N38
dffeas \PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN .is_wysiwyg = "true";
defparam \PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N48
cyclonev_lcell_comb \PS2|PS2_Data_In|s_ps2_receiver~9 (
// Equation(s):
// \PS2|PS2_Data_In|s_ps2_receiver~9_combout  = ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q  & ( \PS2|PS2_Data_In|received_data_en~q  & ( (\KEY[0]~input_o  & ((!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ) # (!\PS2|ps2_clk_posedge~combout 
// ))) ) ) ) # ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q  & ( !\PS2|PS2_Data_In|received_data_en~q  & ( (\KEY[0]~input_o  & ((!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ) # (!\PS2|ps2_clk_posedge~combout ))) ) ) ) # ( 
// !\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q  & ( !\PS2|PS2_Data_In|received_data_en~q  & ( (\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & (\KEY[0]~input_o  & ((!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ) # 
// (!\PS2|ps2_clk_posedge~combout )))) ) ) )

	.dataa(!\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datab(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\PS2|ps2_clk_posedge~combout ),
	.datae(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.dataf(!\PS2|PS2_Data_In|received_data_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|s_ps2_receiver~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|s_ps2_receiver~9 .extended_lut = "off";
defparam \PS2|PS2_Data_In|s_ps2_receiver~9 .lut_mask = 64'h05040F0C00000F0C;
defparam \PS2|PS2_Data_In|s_ps2_receiver~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N49
dffeas \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|s_ps2_receiver~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N42
cyclonev_lcell_comb \PS2|PS2_Data_In|Selector2~0 (
// Equation(s):
// \PS2|PS2_Data_In|Selector2~0_combout  = ( \PS2|PS2_Data_In|always1~0_combout  & ( (!\PS2|PS2_Data_In|received_data_en~q  & (\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & !\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q )) ) ) # ( 
// !\PS2|PS2_Data_In|always1~0_combout  & ( ((!\PS2|PS2_Data_In|received_data_en~q  & (\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & !\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ))) # (\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ) ) )

	.dataa(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datab(!\PS2|PS2_Data_In|received_data_en~q ),
	.datac(!\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datad(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|Selector2~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|Selector2~0 .lut_mask = 64'h5D555D550C000C00;
defparam \PS2|PS2_Data_In|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N44
dffeas \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N9
cyclonev_lcell_comb \PS2|PS2_Data_In|data_count~3 (
// Equation(s):
// \PS2|PS2_Data_In|data_count~3_combout  = ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ( (\KEY[0]~input_o  & (!\PS2|PS2_Data_In|data_count [0] & (\PS2|ps2_clk_reg~q  & !\PS2|last_ps2_clk~q ))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\PS2|PS2_Data_In|data_count [0]),
	.datac(!\PS2|ps2_clk_reg~q ),
	.datad(!\PS2|last_ps2_clk~q ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count~3 .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_count~3 .lut_mask = 64'h0000000004000400;
defparam \PS2|PS2_Data_In|data_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N45
cyclonev_lcell_comb \PS2|PS2_Data_In|data_count[3]~1 (
// Equation(s):
// \PS2|PS2_Data_In|data_count[3]~1_combout  = ( \KEY[0]~input_o  & ( (!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ) # ((\PS2|ps2_clk_reg~q  & !\PS2|last_ps2_clk~q )) ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datab(gnd),
	.datac(!\PS2|ps2_clk_reg~q ),
	.datad(!\PS2|last_ps2_clk~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_count[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count[3]~1 .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_count[3]~1 .lut_mask = 64'hFFFFFFFFAFAAAFAA;
defparam \PS2|PS2_Data_In|data_count[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N11
dffeas \PS2|PS2_Data_In|data_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count[0] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N24
cyclonev_lcell_comb \PS2|PS2_Data_In|data_count~4 (
// Equation(s):
// \PS2|PS2_Data_In|data_count~4_combout  = ( \PS2|PS2_Data_In|data_count [1] & ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ( (!\PS2|last_ps2_clk~q  & (\PS2|ps2_clk_reg~q  & (\KEY[0]~input_o  & !\PS2|PS2_Data_In|data_count [0]))) ) ) ) # ( 
// !\PS2|PS2_Data_In|data_count [1] & ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ( (!\PS2|last_ps2_clk~q  & (\PS2|ps2_clk_reg~q  & (\KEY[0]~input_o  & \PS2|PS2_Data_In|data_count [0]))) ) ) )

	.dataa(!\PS2|last_ps2_clk~q ),
	.datab(!\PS2|ps2_clk_reg~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\PS2|PS2_Data_In|data_count [0]),
	.datae(!\PS2|PS2_Data_In|data_count [1]),
	.dataf(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count~4 .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_count~4 .lut_mask = 64'h0000000000020200;
defparam \PS2|PS2_Data_In|data_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N26
dffeas \PS2|PS2_Data_In|data_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count[1] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N0
cyclonev_lcell_comb \PS2|PS2_Data_In|data_count~2 (
// Equation(s):
// \PS2|PS2_Data_In|data_count~2_combout  = ( \PS2|PS2_Data_In|data_count [2] & ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ( (\PS2|ps2_clk_posedge~combout  & (\KEY[0]~input_o  & ((!\PS2|PS2_Data_In|data_count [1]) # 
// (!\PS2|PS2_Data_In|data_count [0])))) ) ) ) # ( !\PS2|PS2_Data_In|data_count [2] & ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ( (\PS2|PS2_Data_In|data_count [1] & (\PS2|ps2_clk_posedge~combout  & (\KEY[0]~input_o  & 
// \PS2|PS2_Data_In|data_count [0]))) ) ) )

	.dataa(!\PS2|PS2_Data_In|data_count [1]),
	.datab(!\PS2|ps2_clk_posedge~combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\PS2|PS2_Data_In|data_count [0]),
	.datae(!\PS2|PS2_Data_In|data_count [2]),
	.dataf(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count~2 .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_count~2 .lut_mask = 64'h0000000000010302;
defparam \PS2|PS2_Data_In|data_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N2
dffeas \PS2|PS2_Data_In|data_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count[2] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N6
cyclonev_lcell_comb \PS2|PS2_Data_In|Add0~0 (
// Equation(s):
// \PS2|PS2_Data_In|Add0~0_combout  = ( \PS2|PS2_Data_In|data_count [1] & ( !\PS2|PS2_Data_In|data_count [3] $ (((!\PS2|PS2_Data_In|data_count [0]) # (!\PS2|PS2_Data_In|data_count [2]))) ) ) # ( !\PS2|PS2_Data_In|data_count [1] & ( 
// \PS2|PS2_Data_In|data_count [3] ) )

	.dataa(gnd),
	.datab(!\PS2|PS2_Data_In|data_count [0]),
	.datac(!\PS2|PS2_Data_In|data_count [2]),
	.datad(!\PS2|PS2_Data_In|data_count [3]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|Add0~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|Add0~0 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \PS2|PS2_Data_In|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N54
cyclonev_lcell_comb \PS2|PS2_Data_In|data_count~0 (
// Equation(s):
// \PS2|PS2_Data_In|data_count~0_combout  = ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ( (\PS2|PS2_Data_In|Add0~0_combout  & (\KEY[0]~input_o  & \PS2|ps2_clk_posedge~combout )) ) )

	.dataa(gnd),
	.datab(!\PS2|PS2_Data_In|Add0~0_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\PS2|ps2_clk_posedge~combout ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_count~0 .lut_mask = 64'h0000000000030003;
defparam \PS2|PS2_Data_In|data_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N56
dffeas \PS2|PS2_Data_In|data_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count[3] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N18
cyclonev_lcell_comb \PS2|PS2_Data_In|always1~0 (
// Equation(s):
// \PS2|PS2_Data_In|always1~0_combout  = ( !\PS2|PS2_Data_In|data_count [3] & ( \PS2|PS2_Data_In|data_count [1] & ( (!\PS2|last_ps2_clk~q  & (\PS2|ps2_clk_reg~q  & (\PS2|PS2_Data_In|data_count [2] & \PS2|PS2_Data_In|data_count [0]))) ) ) )

	.dataa(!\PS2|last_ps2_clk~q ),
	.datab(!\PS2|ps2_clk_reg~q ),
	.datac(!\PS2|PS2_Data_In|data_count [2]),
	.datad(!\PS2|PS2_Data_In|data_count [0]),
	.datae(!\PS2|PS2_Data_In|data_count [3]),
	.dataf(!\PS2|PS2_Data_In|data_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|always1~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|always1~0 .lut_mask = 64'h0000000000020000;
defparam \PS2|PS2_Data_In|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N48
cyclonev_lcell_comb \PS2|PS2_Data_In|Selector3~0 (
// Equation(s):
// \PS2|PS2_Data_In|Selector3~0_combout  = ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q  & ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ( (!\PS2|ps2_clk_posedge~combout ) # (\PS2|PS2_Data_In|always1~0_combout ) ) ) ) # ( 
// !\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q  & ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ( \PS2|PS2_Data_In|always1~0_combout  ) ) ) # ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q  & ( 
// !\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ( !\PS2|ps2_clk_posedge~combout  ) ) )

	.dataa(gnd),
	.datab(!\PS2|ps2_clk_posedge~combout ),
	.datac(!\PS2|PS2_Data_In|always1~0_combout ),
	.datad(gnd),
	.datae(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.dataf(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|Selector3~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|Selector3~0 .lut_mask = 64'h0000CCCC0F0FCFCF;
defparam \PS2|PS2_Data_In|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N49
dffeas \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N12
cyclonev_lcell_comb \PS2|PS2_Data_In|Selector4~0 (
// Equation(s):
// \PS2|PS2_Data_In|Selector4~0_combout  = (!\PS2|last_ps2_clk~q  & ((!\PS2|ps2_clk_reg~q  & ((\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ))) # (\PS2|ps2_clk_reg~q  & (\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q )))) # 
// (\PS2|last_ps2_clk~q  & (((\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ))))

	.dataa(!\PS2|last_ps2_clk~q ),
	.datab(!\PS2|ps2_clk_reg~q ),
	.datac(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.datad(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|Selector4~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|Selector4~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \PS2|PS2_Data_In|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N14
dffeas \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N30
cyclonev_lcell_comb \PS2|PS2_Data_In|always5~0 (
// Equation(s):
// \PS2|PS2_Data_In|always5~0_combout  = ( !\PS2|last_ps2_clk~q  & ( (\PS2|ps2_clk_reg~q  & \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ) ) )

	.dataa(!\PS2|ps2_clk_reg~q ),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datad(gnd),
	.datae(!\PS2|last_ps2_clk~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|always5~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|always5~0 .lut_mask = 64'h0505000005050000;
defparam \PS2|PS2_Data_In|always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N32
dffeas \PS2|PS2_Data_In|received_data_en (
	.clk(\CLOCK_50~input_o ),
	.d(\PS2|PS2_Data_In|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data_en .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data_en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N30
cyclonev_lcell_comb \FSM|POSDATA|Add4~1 (
// Equation(s):
// \FSM|POSDATA|Add4~1_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [0] ) + ( VCC ) + ( !VCC ))
// \FSM|POSDATA|Add4~2  = CARRY(( \FSM|POSDATA|numberOfMoves [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~1_sumout ),
	.cout(\FSM|POSDATA|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~1 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \FSM|POSDATA|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N54
cyclonev_lcell_comb \FSM|POSDATA|doneOncep1[0]~0 (
// Equation(s):
// \FSM|POSDATA|doneOncep1[0]~0_combout  = ( \FSM|POSDATA|doneOnce [0] ) # ( !\FSM|POSDATA|doneOnce [0] & ( \FSM|POSDATA|doneOncep1 [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|doneOncep1 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|doneOnce [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|doneOncep1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|doneOncep1[0]~0 .extended_lut = "off";
defparam \FSM|POSDATA|doneOncep1[0]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \FSM|POSDATA|doneOncep1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N35
dffeas \FSM|POSDATA|doneOncep1[0] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(gnd),
	.asdata(\FSM|POSDATA|doneOncep1[0]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|doneOncep1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|doneOncep1[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|doneOncep1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N21
cyclonev_lcell_comb \FSM|POSDATA|doneOnce~0 (
// Equation(s):
// \FSM|POSDATA|doneOnce~0_combout  = ( !\FSM|POSDATA|doneOncep1 [0] & ( \FSM|POSDATA|doneOnce [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|POSDATA|doneOnce [0]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|doneOncep1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|doneOnce~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|doneOnce~0 .extended_lut = "off";
defparam \FSM|POSDATA|doneOnce~0 .lut_mask = 64'h00FF00FF00000000;
defparam \FSM|POSDATA|doneOnce~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N24
cyclonev_lcell_comb \FSM|POSDATA|doneOnce[0]~feeder (
// Equation(s):
// \FSM|POSDATA|doneOnce[0]~feeder_combout  = \FSM|POSDATA|doneOnce~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|doneOnce~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|doneOnce[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|doneOnce[0]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|doneOnce[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \FSM|POSDATA|doneOnce[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y16_N26
dffeas \FSM|POSDATA|doneOnce[0] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(\FSM|POSDATA|doneOnce[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|POSDATA|doneOnce [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|doneOnce [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|doneOnce[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|doneOnce[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N15
cyclonev_lcell_comb \PS2|PS2_Data_In|data_shift_reg[10]~0 (
// Equation(s):
// \PS2|PS2_Data_In|data_shift_reg[10]~0_combout  = ( \KEY[0]~input_o  & ( (!\PS2|last_ps2_clk~q  & (\PS2|ps2_clk_reg~q  & \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q )) ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\PS2|last_ps2_clk~q ),
	.datab(!\PS2|ps2_clk_reg~q ),
	.datac(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[10]~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_shift_reg[10]~0 .lut_mask = 64'hFFFFFFFF02020202;
defparam \PS2|PS2_Data_In|data_shift_reg[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N41
dffeas \PS2|PS2_Data_In|data_shift_reg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|ps2_data_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[15] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y12_N44
dffeas \PS2|PS2_Data_In|data_shift_reg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[14] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y12_N47
dffeas \PS2|PS2_Data_In|data_shift_reg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[13] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N48
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[5]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[5]~feeder_combout  = ( \PS2|PS2_Data_In|data_shift_reg [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[5]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PS2|PS2_Data_In|received_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N30
cyclonev_lcell_comb \PS2|PS2_Data_In|data_shift_reg[12]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|data_shift_reg[12]~feeder_combout  = \PS2|PS2_Data_In|data_shift_reg [13]

	.dataa(gnd),
	.datab(!\PS2|PS2_Data_In|data_shift_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_shift_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[12]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_shift_reg[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \PS2|PS2_Data_In|data_shift_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N32
dffeas \PS2|PS2_Data_In|data_shift_reg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_shift_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[12] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N12
cyclonev_lcell_comb \PS2|PS2_Data_In|data_shift_reg[11]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|data_shift_reg[11]~feeder_combout  = \PS2|PS2_Data_In|data_shift_reg [12]

	.dataa(gnd),
	.datab(!\PS2|PS2_Data_In|data_shift_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_shift_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[11]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_shift_reg[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \PS2|PS2_Data_In|data_shift_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N14
dffeas \PS2|PS2_Data_In|data_shift_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_shift_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[11] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N3
cyclonev_lcell_comb \PS2|PS2_Data_In|data_shift_reg[10]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|data_shift_reg[10]~feeder_combout  = \PS2|PS2_Data_In|data_shift_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|data_shift_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_shift_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[10]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_shift_reg[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PS2|PS2_Data_In|data_shift_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N5
dffeas \PS2|PS2_Data_In|data_shift_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_shift_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[10] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N0
cyclonev_lcell_comb \PS2|PS2_Data_In|data_shift_reg[9]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|data_shift_reg[9]~feeder_combout  = \PS2|PS2_Data_In|data_shift_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|data_shift_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_shift_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[9]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_shift_reg[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PS2|PS2_Data_In|data_shift_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N2
dffeas \PS2|PS2_Data_In|data_shift_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_shift_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[9] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y12_N29
dffeas \PS2|PS2_Data_In|data_shift_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[8] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y12_N8
dffeas \PS2|PS2_Data_In|data_shift_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[7] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N15
cyclonev_lcell_comb \PS2|PS2_Data_In|data_shift_reg[6]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|data_shift_reg[6]~feeder_combout  = \PS2|PS2_Data_In|data_shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|data_shift_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_shift_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[6]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_shift_reg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PS2|PS2_Data_In|data_shift_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N17
dffeas \PS2|PS2_Data_In|data_shift_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_shift_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[6] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N33
cyclonev_lcell_comb \PS2|PS2_Data_In|data_shift_reg[5]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|data_shift_reg[5]~feeder_combout  = \PS2|PS2_Data_In|data_shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|data_shift_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_shift_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[5]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_shift_reg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PS2|PS2_Data_In|data_shift_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N35
dffeas \PS2|PS2_Data_In|data_shift_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[5] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N6
cyclonev_lcell_comb \PS2|PS2_Data_In|data_shift_reg[4]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|data_shift_reg[4]~feeder_combout  = ( \PS2|PS2_Data_In|data_shift_reg [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_shift_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[4]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_shift_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PS2|PS2_Data_In|data_shift_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y12_N8
dffeas \PS2|PS2_Data_In|data_shift_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_shift_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[4] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N54
cyclonev_lcell_comb \PS2|PS2_Data_In|data_shift_reg[3]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|data_shift_reg[3]~feeder_combout  = ( \PS2|PS2_Data_In|data_shift_reg [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[3]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_shift_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PS2|PS2_Data_In|data_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N56
dffeas \PS2|PS2_Data_In|data_shift_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[3] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N57
cyclonev_lcell_comb \PS2|PS2_Data_In|data_shift_reg[2]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|data_shift_reg[2]~feeder_combout  = \PS2|PS2_Data_In|data_shift_reg [3]

	.dataa(!\PS2|PS2_Data_In|data_shift_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[2]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_shift_reg[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \PS2|PS2_Data_In|data_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N59
dffeas \PS2|PS2_Data_In|data_shift_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[2] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y12_N26
dffeas \PS2|PS2_Data_In|data_shift_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[1] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N24
cyclonev_lcell_comb \PS2|PS2_Data_In|data_shift_reg[0]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|data_shift_reg[0]~feeder_combout  = ( \PS2|PS2_Data_In|data_shift_reg [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[0]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_shift_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PS2|PS2_Data_In|data_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y12_N26
dffeas \PS2|PS2_Data_In|data_shift_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_shift_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[0] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N24
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[3]~1 (
// Equation(s):
// \PS2|PS2_Data_In|received_data[3]~1_combout  = ( !\PS2|PS2_Data_In|data_shift_reg [2] & ( \PS2|PS2_Data_In|data_shift_reg [5] & ( (!\PS2|PS2_Data_In|data_shift_reg [1] & (\PS2|PS2_Data_In|data_shift_reg [4] & (!\PS2|PS2_Data_In|data_shift_reg [3] & 
// !\PS2|PS2_Data_In|data_shift_reg [0]))) ) ) )

	.dataa(!\PS2|PS2_Data_In|data_shift_reg [1]),
	.datab(!\PS2|PS2_Data_In|data_shift_reg [4]),
	.datac(!\PS2|PS2_Data_In|data_shift_reg [3]),
	.datad(!\PS2|PS2_Data_In|data_shift_reg [0]),
	.datae(!\PS2|PS2_Data_In|data_shift_reg [2]),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[3]~1 .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[3]~1 .lut_mask = 64'h0000000020000000;
defparam \PS2|PS2_Data_In|received_data[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N42
cyclonev_lcell_comb \PS2|PS2_Data_In|Equal1~0 (
// Equation(s):
// \PS2|PS2_Data_In|Equal1~0_combout  = ( \PS2|PS2_Data_In|data_shift_reg [15] & ( \PS2|PS2_Data_In|data_shift_reg [14] & ( (!\PS2|PS2_Data_In|data_shift_reg [10] & (\PS2|PS2_Data_In|data_shift_reg [13] & (!\PS2|PS2_Data_In|data_shift_reg [8] & 
// !\PS2|PS2_Data_In|data_shift_reg [9]))) ) ) )

	.dataa(!\PS2|PS2_Data_In|data_shift_reg [10]),
	.datab(!\PS2|PS2_Data_In|data_shift_reg [13]),
	.datac(!\PS2|PS2_Data_In|data_shift_reg [8]),
	.datad(!\PS2|PS2_Data_In|data_shift_reg [9]),
	.datae(!\PS2|PS2_Data_In|data_shift_reg [15]),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|Equal1~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|Equal1~0 .lut_mask = 64'h0000000000002000;
defparam \PS2|PS2_Data_In|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N21
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[3]~0 (
// Equation(s):
// \PS2|PS2_Data_In|received_data[3]~0_combout  = ( \PS2|PS2_Data_In|data_shift_reg [6] & ( \PS2|PS2_Data_In|data_shift_reg [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|data_shift_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[3]~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[3]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \PS2|PS2_Data_In|received_data[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N9
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[3]~2 (
// Equation(s):
// \PS2|PS2_Data_In|received_data[3]~2_combout  = ( \PS2|PS2_Data_In|received_data[3]~0_combout  & ( \PS2|PS2_Data_In|data_shift_reg [12] & ( (!\KEY[0]~input_o ) # ((\PS2|PS2_Data_In|received_data[3]~1_combout  & ((!\PS2|PS2_Data_In|Equal1~0_combout ) # 
// (\PS2|PS2_Data_In|data_shift_reg [11])))) ) ) ) # ( !\PS2|PS2_Data_In|received_data[3]~0_combout  & ( \PS2|PS2_Data_In|data_shift_reg [12] & ( !\KEY[0]~input_o  ) ) ) # ( \PS2|PS2_Data_In|received_data[3]~0_combout  & ( !\PS2|PS2_Data_In|data_shift_reg 
// [12] & ( (!\KEY[0]~input_o ) # (\PS2|PS2_Data_In|received_data[3]~1_combout ) ) ) ) # ( !\PS2|PS2_Data_In|received_data[3]~0_combout  & ( !\PS2|PS2_Data_In|data_shift_reg [12] & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\PS2|PS2_Data_In|received_data[3]~1_combout ),
	.datab(!\PS2|PS2_Data_In|data_shift_reg [11]),
	.datac(!\PS2|PS2_Data_In|Equal1~0_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\PS2|PS2_Data_In|received_data[3]~0_combout ),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[3]~2 .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[3]~2 .lut_mask = 64'hFF00FF55FF00FF51;
defparam \PS2|PS2_Data_In|received_data[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N36
cyclonev_lcell_comb \PS2|PS2_Data_In|Equal1~1 (
// Equation(s):
// \PS2|PS2_Data_In|Equal1~1_combout  = ( \PS2|PS2_Data_In|Equal1~0_combout  & ( (!\PS2|PS2_Data_In|data_shift_reg [11] & \PS2|PS2_Data_In|data_shift_reg [12]) ) )

	.dataa(gnd),
	.datab(!\PS2|PS2_Data_In|data_shift_reg [11]),
	.datac(gnd),
	.datad(!\PS2|PS2_Data_In|data_shift_reg [12]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|Equal1~1 .extended_lut = "off";
defparam \PS2|PS2_Data_In|Equal1~1 .lut_mask = 64'h0000000000CC00CC;
defparam \PS2|PS2_Data_In|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N6
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[3]~3 (
// Equation(s):
// \PS2|PS2_Data_In|received_data[3]~3_combout  = (!\KEY[0]~input_o ) # (\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q )

	.dataa(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[3]~3 .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[3]~3 .lut_mask = 64'hF5F5F5F5F5F5F5F5;
defparam \PS2|PS2_Data_In|received_data[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N50
dffeas \PS2|PS2_Data_In|received_data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[5]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[3]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[5] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N57
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[7]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[7]~feeder_combout  = \PS2|PS2_Data_In|data_shift_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|data_shift_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[7]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PS2|PS2_Data_In|received_data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N59
dffeas \PS2|PS2_Data_In|received_data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[7]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[3]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[7] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N21
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[4]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[4]~feeder_combout  = ( \PS2|PS2_Data_In|data_shift_reg [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[4]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PS2|PS2_Data_In|received_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N23
dffeas \PS2|PS2_Data_In|received_data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[4]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[3]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[4] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N36
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[6]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[6]~feeder_combout  = ( \PS2|PS2_Data_In|data_shift_reg [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[6]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PS2|PS2_Data_In|received_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N38
dffeas \PS2|PS2_Data_In|received_data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[6]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[3]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[6] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N42
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[3]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[3]~feeder_combout  = ( \PS2|PS2_Data_In|data_shift_reg [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[3]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PS2|PS2_Data_In|received_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N44
dffeas \PS2|PS2_Data_In|received_data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[3]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[3]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[3] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N30
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[2]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[2]~feeder_combout  = \PS2|PS2_Data_In|data_shift_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|data_shift_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[2]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PS2|PS2_Data_In|received_data[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N32
dffeas \PS2|PS2_Data_In|received_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[2]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[3]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[2] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N9
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[0]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[0]~feeder_combout  = ( \PS2|PS2_Data_In|data_shift_reg [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[0]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PS2|PS2_Data_In|received_data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N11
dffeas \PS2|PS2_Data_In|received_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[0]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[3]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[0] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N33
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[1]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[1]~feeder_combout  = ( \PS2|PS2_Data_In|data_shift_reg [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[1]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PS2|PS2_Data_In|received_data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N35
dffeas \PS2|PS2_Data_In|received_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[1]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[3]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[1] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N39
cyclonev_lcell_comb \FSM|POSDATA|changedX~0 (
// Equation(s):
// \FSM|POSDATA|changedX~0_combout  = ( \PS2|PS2_Data_In|received_data [1] & ( (\PS2|PS2_Data_In|received_data [3] & (!\PS2|PS2_Data_In|received_data [2] & \PS2|PS2_Data_In|received_data [0])) ) ) # ( !\PS2|PS2_Data_In|received_data [1] & ( 
// (\PS2|PS2_Data_In|received_data [3] & (\PS2|PS2_Data_In|received_data [2] & \PS2|PS2_Data_In|received_data [0])) ) )

	.dataa(!\PS2|PS2_Data_In|received_data [3]),
	.datab(!\PS2|PS2_Data_In|received_data [2]),
	.datac(!\PS2|PS2_Data_In|received_data [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|received_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX~0 .extended_lut = "off";
defparam \FSM|POSDATA|changedX~0 .lut_mask = 64'h0101010104040404;
defparam \FSM|POSDATA|changedX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N45
cyclonev_lcell_comb \FSM|POSDATA|changedX~1 (
// Equation(s):
// \FSM|POSDATA|changedX~1_combout  = ( \FSM|POSDATA|changedX~0_combout  & ( (!\PS2|PS2_Data_In|received_data [5] & (!\PS2|PS2_Data_In|received_data [7] & (\PS2|PS2_Data_In|received_data [4] & !\PS2|PS2_Data_In|received_data [6]))) ) )

	.dataa(!\PS2|PS2_Data_In|received_data [5]),
	.datab(!\PS2|PS2_Data_In|received_data [7]),
	.datac(!\PS2|PS2_Data_In|received_data [4]),
	.datad(!\PS2|PS2_Data_In|received_data [6]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|changedX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX~1 .extended_lut = "off";
defparam \FSM|POSDATA|changedX~1 .lut_mask = 64'h0000000008000800;
defparam \FSM|POSDATA|changedX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N18
cyclonev_lcell_comb \FSM|POSCTRL|Decoder1~0 (
// Equation(s):
// \FSM|POSCTRL|Decoder1~0_combout  = ( !\PS2|PS2_Data_In|received_data [5] & ( (\PS2|PS2_Data_In|received_data [4] & (\PS2|PS2_Data_In|received_data [3] & (!\PS2|PS2_Data_In|received_data [6] & !\PS2|PS2_Data_In|received_data [7]))) ) )

	.dataa(!\PS2|PS2_Data_In|received_data [4]),
	.datab(!\PS2|PS2_Data_In|received_data [3]),
	.datac(!\PS2|PS2_Data_In|received_data [6]),
	.datad(!\PS2|PS2_Data_In|received_data [7]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|received_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder1~0 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder1~0 .lut_mask = 64'h1000100000000000;
defparam \FSM|POSCTRL|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N12
cyclonev_lcell_comb \FSM|POSCTRL|Decoder1~1 (
// Equation(s):
// \FSM|POSCTRL|Decoder1~1_combout  = ( \FSM|POSCTRL|Decoder1~0_combout  & ( (!\PS2|PS2_Data_In|received_data [1] & (!\PS2|PS2_Data_In|received_data [0] & \PS2|PS2_Data_In|received_data [2])) ) )

	.dataa(!\PS2|PS2_Data_In|received_data [1]),
	.datab(!\PS2|PS2_Data_In|received_data [0]),
	.datac(gnd),
	.datad(!\PS2|PS2_Data_In|received_data [2]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder1~1 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder1~1 .lut_mask = 64'h0000000000880088;
defparam \FSM|POSCTRL|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N15
cyclonev_lcell_comb \FSM|POSCTRL|Decoder1~2 (
// Equation(s):
// \FSM|POSCTRL|Decoder1~2_combout  = ( !\PS2|PS2_Data_In|received_data [2] & ( (\PS2|PS2_Data_In|received_data [1] & \PS2|PS2_Data_In|received_data [0]) ) )

	.dataa(!\PS2|PS2_Data_In|received_data [1]),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|received_data [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|received_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder1~2 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder1~2 .lut_mask = 64'h0505050500000000;
defparam \FSM|POSCTRL|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N51
cyclonev_lcell_comb \FSM|POSCTRL|Decoder1~3 (
// Equation(s):
// \FSM|POSCTRL|Decoder1~3_combout  = ( \PS2|PS2_Data_In|received_data [5] & ( (!\PS2|PS2_Data_In|received_data [6] & (!\PS2|PS2_Data_In|received_data [7] & (!\PS2|PS2_Data_In|received_data [3] & !\PS2|PS2_Data_In|received_data [4]))) ) )

	.dataa(!\PS2|PS2_Data_In|received_data [6]),
	.datab(!\PS2|PS2_Data_In|received_data [7]),
	.datac(!\PS2|PS2_Data_In|received_data [3]),
	.datad(!\PS2|PS2_Data_In|received_data [4]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|received_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder1~3 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder1~3 .lut_mask = 64'h0000000080008000;
defparam \FSM|POSCTRL|Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N3
cyclonev_lcell_comb \FSM|POSCTRL|Decoder1~4 (
// Equation(s):
// \FSM|POSCTRL|Decoder1~4_combout  = ( \FSM|POSCTRL|Decoder1~3_combout  & ( \FSM|POSCTRL|Decoder1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|Decoder1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder1~4 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder1~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \FSM|POSCTRL|Decoder1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N45
cyclonev_lcell_comb \FSM|POSDATA|numberOfMoves[9]~0 (
// Equation(s):
// \FSM|POSDATA|numberOfMoves[9]~0_combout  = ( \FSM|POSCTRL|Decoder1~1_combout  & ( \FSM|POSCTRL|Decoder1~4_combout  & ( !\FSM|POSDATA|doneOnce [0] ) ) ) # ( !\FSM|POSCTRL|Decoder1~1_combout  & ( \FSM|POSCTRL|Decoder1~4_combout  & ( !\FSM|POSDATA|doneOnce 
// [0] ) ) ) # ( \FSM|POSCTRL|Decoder1~1_combout  & ( !\FSM|POSCTRL|Decoder1~4_combout  & ( !\FSM|POSDATA|doneOnce [0] ) ) ) # ( !\FSM|POSCTRL|Decoder1~1_combout  & ( !\FSM|POSCTRL|Decoder1~4_combout  & ( (!\FSM|POSDATA|doneOnce [0] & 
// \FSM|POSDATA|changedX~1_combout ) ) ) )

	.dataa(!\FSM|POSDATA|doneOnce [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|POSDATA|changedX~1_combout ),
	.datae(!\FSM|POSCTRL|Decoder1~1_combout ),
	.dataf(!\FSM|POSCTRL|Decoder1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|numberOfMoves[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[9]~0 .extended_lut = "off";
defparam \FSM|POSDATA|numberOfMoves[9]~0 .lut_mask = 64'h00AAAAAAAAAAAAAA;
defparam \FSM|POSDATA|numberOfMoves[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N23
dffeas \FSM|POSDATA|numberOfMoves[0] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(gnd),
	.asdata(\FSM|POSDATA|Add4~1_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|POSDATA|numberOfMoves[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N33
cyclonev_lcell_comb \FSM|POSDATA|Add4~5 (
// Equation(s):
// \FSM|POSDATA|Add4~5_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [1] ) + ( GND ) + ( \FSM|POSDATA|Add4~2  ))
// \FSM|POSDATA|Add4~6  = CARRY(( \FSM|POSDATA|numberOfMoves [1] ) + ( GND ) + ( \FSM|POSDATA|Add4~2  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~5_sumout ),
	.cout(\FSM|POSDATA|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~5 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~5 .lut_mask = 64'h0000FFFF00005555;
defparam \FSM|POSDATA|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N26
dffeas \FSM|POSDATA|numberOfMoves[1] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(gnd),
	.asdata(\FSM|POSDATA|Add4~5_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|POSDATA|numberOfMoves[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N36
cyclonev_lcell_comb \FSM|POSDATA|Add4~13 (
// Equation(s):
// \FSM|POSDATA|Add4~13_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [2] ) + ( GND ) + ( \FSM|POSDATA|Add4~6  ))
// \FSM|POSDATA|Add4~14  = CARRY(( \FSM|POSDATA|numberOfMoves [2] ) + ( GND ) + ( \FSM|POSDATA|Add4~6  ))

	.dataa(gnd),
	.datab(!\FSM|POSDATA|numberOfMoves [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~13_sumout ),
	.cout(\FSM|POSDATA|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~13 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~13 .lut_mask = 64'h0000FFFF00003333;
defparam \FSM|POSDATA|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N14
dffeas \FSM|POSDATA|numberOfMoves[2] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(gnd),
	.asdata(\FSM|POSDATA|Add4~13_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|POSDATA|numberOfMoves[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N39
cyclonev_lcell_comb \FSM|POSDATA|Add4~9 (
// Equation(s):
// \FSM|POSDATA|Add4~9_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [3] ) + ( GND ) + ( \FSM|POSDATA|Add4~14  ))
// \FSM|POSDATA|Add4~10  = CARRY(( \FSM|POSDATA|numberOfMoves [3] ) + ( GND ) + ( \FSM|POSDATA|Add4~14  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~9_sumout ),
	.cout(\FSM|POSDATA|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~9 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~9 .lut_mask = 64'h0000FFFF00005555;
defparam \FSM|POSDATA|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N2
dffeas \FSM|POSDATA|numberOfMoves[3] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(gnd),
	.asdata(\FSM|POSDATA|Add4~9_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|POSDATA|numberOfMoves[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N42
cyclonev_lcell_comb \FSM|POSDATA|Add4~17 (
// Equation(s):
// \FSM|POSDATA|Add4~17_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [4] ) + ( GND ) + ( \FSM|POSDATA|Add4~10  ))
// \FSM|POSDATA|Add4~18  = CARRY(( \FSM|POSDATA|numberOfMoves [4] ) + ( GND ) + ( \FSM|POSDATA|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~17_sumout ),
	.cout(\FSM|POSDATA|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~17 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \FSM|POSDATA|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N29
dffeas \FSM|POSDATA|numberOfMoves[4] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(gnd),
	.asdata(\FSM|POSDATA|Add4~17_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|POSDATA|numberOfMoves[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N45
cyclonev_lcell_comb \FSM|POSDATA|Add4~21 (
// Equation(s):
// \FSM|POSDATA|Add4~21_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [5] ) + ( GND ) + ( \FSM|POSDATA|Add4~18  ))
// \FSM|POSDATA|Add4~22  = CARRY(( \FSM|POSDATA|numberOfMoves [5] ) + ( GND ) + ( \FSM|POSDATA|Add4~18  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~21_sumout ),
	.cout(\FSM|POSDATA|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~21 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~21 .lut_mask = 64'h0000FFFF00005555;
defparam \FSM|POSDATA|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N20
dffeas \FSM|POSDATA|numberOfMoves[5] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(gnd),
	.asdata(\FSM|POSDATA|Add4~21_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|POSDATA|numberOfMoves[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[5] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N48
cyclonev_lcell_comb \FSM|POSDATA|Add4~25 (
// Equation(s):
// \FSM|POSDATA|Add4~25_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [6] ) + ( GND ) + ( \FSM|POSDATA|Add4~22  ))
// \FSM|POSDATA|Add4~26  = CARRY(( \FSM|POSDATA|numberOfMoves [6] ) + ( GND ) + ( \FSM|POSDATA|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~25_sumout ),
	.cout(\FSM|POSDATA|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~25 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \FSM|POSDATA|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N5
dffeas \FSM|POSDATA|numberOfMoves[6] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(gnd),
	.asdata(\FSM|POSDATA|Add4~25_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|POSDATA|numberOfMoves[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[6] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N51
cyclonev_lcell_comb \FSM|POSDATA|Add4~29 (
// Equation(s):
// \FSM|POSDATA|Add4~29_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [7] ) + ( GND ) + ( \FSM|POSDATA|Add4~26  ))
// \FSM|POSDATA|Add4~30  = CARRY(( \FSM|POSDATA|numberOfMoves [7] ) + ( GND ) + ( \FSM|POSDATA|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~29_sumout ),
	.cout(\FSM|POSDATA|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~29 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \FSM|POSDATA|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N17
dffeas \FSM|POSDATA|numberOfMoves[7] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(gnd),
	.asdata(\FSM|POSDATA|Add4~29_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|POSDATA|numberOfMoves[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[7] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N54
cyclonev_lcell_comb \FSM|POSDATA|Add4~37 (
// Equation(s):
// \FSM|POSDATA|Add4~37_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [8] ) + ( GND ) + ( \FSM|POSDATA|Add4~30  ))
// \FSM|POSDATA|Add4~38  = CARRY(( \FSM|POSDATA|numberOfMoves [8] ) + ( GND ) + ( \FSM|POSDATA|Add4~30  ))

	.dataa(gnd),
	.datab(!\FSM|POSDATA|numberOfMoves [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~37_sumout ),
	.cout(\FSM|POSDATA|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~37 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~37 .lut_mask = 64'h0000FFFF00003333;
defparam \FSM|POSDATA|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N41
dffeas \FSM|POSDATA|numberOfMoves[8] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(gnd),
	.asdata(\FSM|POSDATA|Add4~37_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|POSDATA|numberOfMoves[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[8] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N57
cyclonev_lcell_comb \FSM|POSDATA|Add4~33 (
// Equation(s):
// \FSM|POSDATA|Add4~33_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [9] ) + ( GND ) + ( \FSM|POSDATA|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~33 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \FSM|POSDATA|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N53
dffeas \FSM|POSDATA|numberOfMoves[9] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(gnd),
	.asdata(\FSM|POSDATA|Add4~33_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|POSDATA|numberOfMoves[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[9] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [6] ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \FSM|POSDATA|numberOfMoves [6] ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [7] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \FSM|POSDATA|numberOfMoves [7] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(!\FSM|POSDATA|numberOfMoves [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  = SUM(( !\FSM|POSDATA|numberOfMoves [8] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  
// ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18  = CARRY(( !\FSM|POSDATA|numberOfMoves [8] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19  = SHARE(\FSM|POSDATA|numberOfMoves [8])

	.dataa(gnd),
	.datab(!\FSM|POSDATA|numberOfMoves [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .lut_mask = 64'h000033330000CCCC;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [9] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14  = CARRY(( \FSM|POSDATA|numberOfMoves [9] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15  = SHARE(GND)

	.dataa(!\FSM|POSDATA|numberOfMoves [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~24 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~24_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  & ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~24 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~24 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~26_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout  & ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~26 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~26 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~27_combout  = ( \FSM|POSDATA|numberOfMoves [9] & ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~27 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~27 .lut_mask = 64'h0000000033333333;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~22_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~22 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~23 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~23_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \FSM|POSDATA|numberOfMoves [7])

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~23 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~23 .lut_mask = 64'h0033003300330033;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [5] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~22_cout  ))
// \Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( \FSM|POSDATA|numberOfMoves [5] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\FSM|POSDATA|numberOfMoves [6])) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~6  ))
// \Mod0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\FSM|POSDATA|numberOfMoves [6])) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\FSM|POSDATA|numberOfMoves [6]),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (\Mod0|auto_generated|divider|divider|StageOut[16]~23_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[16]~22_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~10  ))
// \Mod0|auto_generated|divider|divider|op_5~14  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[16]~23_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[16]~22_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[16]~22_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[16]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000005F5F;
defparam \Mod0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\FSM|POSDATA|numberOfMoves [8])) ) + ( \Mod0|auto_generated|divider|divider|op_5~14  ))
// \Mod0|auto_generated|divider|divider|op_5~26  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\FSM|POSDATA|numberOfMoves [8])) ) + ( \Mod0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\FSM|POSDATA|numberOfMoves [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FC3000000000;
defparam \Mod0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~18_cout  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[18]~27_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[18]~26_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[18]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[18]~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h00000000000055FF;
defparam \Mod0|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~25_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \FSM|POSDATA|numberOfMoves [8] ) )

	.dataa(!\FSM|POSDATA|numberOfMoves [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~25 .lut_mask = 64'h0000000055555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~20_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\FSM|POSDATA|numberOfMoves [7]))

	.dataa(!\FSM|POSDATA|numberOfMoves [7]),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~20 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~20 .lut_mask = 64'h11DD11DD11DD11DD;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~16_combout  = ( \FSM|POSDATA|numberOfMoves [6] & ( (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ) # (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # 
// ( !\FSM|POSDATA|numberOfMoves [6] & ( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~16 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~16 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [4] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~26_cout  ))
// \Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( \FSM|POSDATA|numberOfMoves [4] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [5])) ) + ( \Mod0|auto_generated|divider|divider|op_6~6  ))
// \Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [5])) ) + ( \Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\FSM|POSDATA|numberOfMoves [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FC3000000000;
defparam \Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[15]~16_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_6~10  ))
// \Mod0|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[15]~16_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[15]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[16]~20_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_6~14  ))
// \Mod0|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[16]~20_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FC3000000000;
defparam \Mod0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~22_cout  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_5~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[17]~25_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[17]~24_combout ))) ) + ( \Mod0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[17]~24_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[17]~25_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[22]~19 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~19_combout  = ( !\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_5~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~19 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~19 .lut_mask = 64'h00000000FFFF0000;
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[22]~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~21_combout  = ( \Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[16]~20_combout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~21 .lut_mask = 64'h0000000055555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~17_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[15]~16_combout  & ( (\Mod0|auto_generated|divider|divider|op_5~9_sumout ) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[15]~16_combout  & ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & \Mod0|auto_generated|divider|divider|op_5~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[15]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~17 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[20]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[20]~12_combout  = ( \Mod0|auto_generated|divider|divider|op_5~5_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout ) # (\FSM|POSDATA|numberOfMoves [5]) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_5~5_sumout  & ( (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & \FSM|POSDATA|numberOfMoves [5]) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [5]),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[20]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~12 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~12 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~14 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [3] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_7~14_cout  ))
// \Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( \FSM|POSDATA|numberOfMoves [3] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_7~14_cout  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [4])) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_7~6  ))
// \Mod0|auto_generated|divider|divider|op_7~18  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\FSM|POSDATA|numberOfMoves 
// [4])) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [4]),
	.datad(!\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[20]~12_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_7~18  ))
// \Mod0|auto_generated|divider|divider|op_7~22  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[20]~12_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[20]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[21]~17_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_7~22  ))
// \Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[21]~17_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[21]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FA5000000000;
defparam \Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~10_cout  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\Mod0|auto_generated|divider|divider|op_6~17_sumout )) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[22]~21_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[22]~19_combout )))) ) + ( \Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[22]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[22]~21_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_7~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~10 .lut_mask = 64'h0000D8880000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_7~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~15_combout  = ( !\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_6~13_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~15 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~15 .lut_mask = 64'h3333333300000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~18_combout  = ( \Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[21]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[21]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~13_combout  = ( \Mod0|auto_generated|divider|divider|op_6~9_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[20]~12_combout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_6~9_sumout  & ( (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & \Mod0|auto_generated|divider|divider|StageOut[20]~12_combout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[20]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~13 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~8_combout  = ( \FSM|POSDATA|numberOfMoves [4] & ( (\Mod0|auto_generated|divider|divider|op_6~5_sumout ) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( !\FSM|POSDATA|numberOfMoves [4] & ( 
// (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & \Mod0|auto_generated|divider|divider|op_6~5_sumout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~8 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~8 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [2] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~18_cout  ))
// \Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( \FSM|POSDATA|numberOfMoves [2] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [3])) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~10  ))
// \Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\FSM|POSDATA|numberOfMoves 
// [3])) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [3]),
	.datad(!\Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~17_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[25]~8_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_8~6  ))
// \Mod0|auto_generated|divider|divider|op_8~22  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~17_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[25]~8_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[25]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~25_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~13_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_8~22  ))
// \Mod0|auto_generated|divider|divider|op_8~26  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~13_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[26]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FA5000000000;
defparam \Mod0|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_7~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[27]~18_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[27]~15_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[27]~15_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[27]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h0000000000001B5F;
defparam \Mod0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~11_combout  = ( !\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_7~21_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_7~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~11 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~11 .lut_mask = 64'h5555555500000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~14_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[26]~13_combout  & ( \Mod0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[26]~13_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~14 .lut_mask = 64'h00000F0F00000F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~9_combout  = (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~17_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[25]~8_combout ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[25]~8_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~9 .lut_mask = 64'h0F550F550F550F55;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[30]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[30]~2_combout  = ( \Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( \FSM|POSDATA|numberOfMoves [3] ) ) # ( !\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \Mod0|auto_generated|divider|divider|op_7~5_sumout  ) )

	.dataa(!\FSM|POSDATA|numberOfMoves [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~2 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~2 .lut_mask = 64'h00FF00FF55555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_9~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_9~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~5_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [1] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~22_cout  ))
// \Mod0|auto_generated|divider|divider|op_9~6  = CARRY(( \FSM|POSDATA|numberOfMoves [1] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~22_cout  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~13_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [2])) ) + ( \Mod0|auto_generated|divider|divider|op_9~6  ))
// \Mod0|auto_generated|divider|divider|op_9~14  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [2])) ) + ( \Mod0|auto_generated|divider|divider|op_9~6  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FA5000000000;
defparam \Mod0|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[30]~2_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~14  ))
// \Mod0|auto_generated|divider|divider|op_9~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[30]~2_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h00000000000005AF;
defparam \Mod0|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~25_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[31]~9_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_9~10  ))
// \Mod0|auto_generated|divider|divider|op_9~26  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[31]~9_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[31]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FA5000000000;
defparam \Mod0|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~18_cout  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\Mod0|auto_generated|divider|divider|op_8~25_sumout )) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[32]~14_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[32]~11_combout )))) ) + ( \Mod0|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[32]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[32]~14_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_9~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~18 .lut_mask = 64'h0000D8880000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_9~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_9~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[37]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[37]~7_combout  = ( \Mod0|auto_generated|divider|divider|op_8~21_sumout  & ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[37]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~7 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~7 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[37]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[37]~10_combout  = ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[31]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[31]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[36]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[36]~3_combout  = ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[30]~2_combout  ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// \Mod0|auto_generated|divider|divider|op_8~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[36]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~3 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~3 .lut_mask = 64'h333333330F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[35]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[35]~5_combout  = ( \Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\FSM|POSDATA|numberOfMoves [2]) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & \FSM|POSDATA|numberOfMoves [2]) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[35]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[35]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[35]~5 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Mod0|auto_generated|divider|divider|StageOut[35]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~26 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_10~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~5_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [0] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_10~26_cout  ))
// \Mod0|auto_generated|divider|divider|op_10~6  = CARRY(( \FSM|POSDATA|numberOfMoves [0] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_10~26_cout  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_10~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~9_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_9~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [1])) ) + ( \Mod0|auto_generated|divider|divider|op_10~6  ))
// \Mod0|auto_generated|divider|divider|op_10~10  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_9~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [1])) ) + ( \Mod0|auto_generated|divider|divider|op_10~6  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000FA5000000000;
defparam \Mod0|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~17_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_9~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[35]~5_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_10~10  ))
// \Mod0|auto_generated|divider|divider|op_10~18  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_9~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[35]~5_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[35]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000FA500000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~13_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_9~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[36]~3_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_10~18  ))
// \Mod0|auto_generated|divider|divider|op_10~14  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_9~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[36]~3_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[36]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000FA5000000000;
defparam \Mod0|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~22_cout  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\Mod0|auto_generated|divider|divider|op_9~25_sumout )) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[37]~10_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[37]~7_combout )))) ) + ( \Mod0|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_9~25_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[37]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~22 .lut_mask = 64'h0000D8880000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_10~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_10~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_10~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[47]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[35]~5_combout  & ( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_10~17_sumout )))) # 
// (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_9~13_sumout )) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[35]~5_combout  & ( 
// (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_10~17_sumout )))) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|op_9~13_sumout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_10~17_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[35]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~6 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~6 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[46]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[46]~1_combout  = ( \Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_10~9_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\FSM|POSDATA|numberOfMoves [1])) ) ) # ( !\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\Mod0|auto_generated|divider|divider|op_10~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\Mod0|auto_generated|divider|divider|op_9~5_sumout )) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\FSM|POSDATA|numberOfMoves [1]),
	.datad(!\Mod0|auto_generated|divider|divider|op_10~9_sumout ),
	.datae(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~1 .lut_mask = 64'h11DD03CF11DD03CF;
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[48]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  = ( \Mod0|auto_generated|divider|divider|op_9~9_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_10~13_sumout )))) # 
// (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((!\Mod0|auto_generated|divider|divider|op_9~1_sumout ) # ((\Mod0|auto_generated|divider|divider|StageOut[36]~3_combout )))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_9~9_sumout  & ( 
// (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_10~13_sumout )))) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[36]~3_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[36]~3_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_10~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~4 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~4 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[45]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  = ( \Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( \FSM|POSDATA|numberOfMoves [0] ) ) # ( !\Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( \FSM|POSDATA|numberOfMoves [0] & ( 
// \Mod0|auto_generated|divider|divider|op_10~5_sumout  ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( !\FSM|POSDATA|numberOfMoves [0] & ( \Mod0|auto_generated|divider|divider|op_10~5_sumout  ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_10~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\FSM|POSDATA|numberOfMoves [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[45]~0 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[45]~0 .lut_mask = 64'h555500005555FFFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[45]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N15
cyclonev_lcell_comb \Segment0|seven_seg_display[0]~0 (
// Equation(s):
// \Segment0|seven_seg_display[0]~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  $ 
// (!\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( 
// (!\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & !\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  & ( 
// !\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( (\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & !\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment0|seven_seg_display[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment0|seven_seg_display[0]~0 .extended_lut = "off";
defparam \Segment0|seven_seg_display[0]~0 .lut_mask = 64'h50500000A0A05A5A;
defparam \Segment0|seven_seg_display[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N42
cyclonev_lcell_comb \Segment0|seven_seg_display[1]~1 (
// Equation(s):
// \Segment0|seven_seg_display[1]~1_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  $ 
// (\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( 
// (\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  & \Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) ) ) ) # ( \Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & ( 
// !\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( (\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ) ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment0|seven_seg_display[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment0|seven_seg_display[1]~1 .extended_lut = "off";
defparam \Segment0|seven_seg_display[1]~1 .lut_mask = 64'h0000777711119999;
defparam \Segment0|seven_seg_display[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N3
cyclonev_lcell_comb \Segment0|seven_seg_display[2]~2 (
// Equation(s):
// \Segment0|seven_seg_display[2]~2_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( (\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & 
// \Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) ) ) ) # ( \Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( 
// \Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( 
// (!\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & \Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment0|seven_seg_display[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment0|seven_seg_display[2]~2 .extended_lut = "off";
defparam \Segment0|seven_seg_display[2]~2 .lut_mask = 64'h0A0A555500000505;
defparam \Segment0|seven_seg_display[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N6
cyclonev_lcell_comb \Segment0|seven_seg_display[3]~3 (
// Equation(s):
// \Segment0|seven_seg_display[3]~3_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[46]~1_combout  ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  & 
// !\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) ) ) ) # ( \Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( 
// (!\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  & !\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & ( 
// !\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( (\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  & \Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment0|seven_seg_display[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment0|seven_seg_display[3]~3 .extended_lut = "off";
defparam \Segment0|seven_seg_display[3]~3 .lut_mask = 64'h1111888888883333;
defparam \Segment0|seven_seg_display[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N36
cyclonev_lcell_comb \Segment0|seven_seg_display[4]~4 (
// Equation(s):
// \Segment0|seven_seg_display[4]~4_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) ) ) ) # ( \Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( 
// (!\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  & !\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment0|seven_seg_display[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment0|seven_seg_display[4]~4 .extended_lut = "off";
defparam \Segment0|seven_seg_display[4]~4 .lut_mask = 64'h00008888EEEEAAAA;
defparam \Segment0|seven_seg_display[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N21
cyclonev_lcell_comb \Segment0|seven_seg_display[5]~5 (
// Equation(s):
// \Segment0|seven_seg_display[5]~5_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( (\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & 
// !\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( 
// (!\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  & ( 
// !\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  & \Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment0|seven_seg_display[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment0|seven_seg_display[5]~5 .extended_lut = "off";
defparam \Segment0|seven_seg_display[5]~5 .lut_mask = 64'h0A0A0000AFAF5050;
defparam \Segment0|seven_seg_display[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N48
cyclonev_lcell_comb \Segment0|seven_seg_display[6]~6 (
// Equation(s):
// \Segment0|seven_seg_display[6]~6_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout  $ 
// (\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[47]~6_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[45]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment0|seven_seg_display[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment0|seven_seg_display[6]~6 .extended_lut = "off";
defparam \Segment0|seven_seg_display[6]~6 .lut_mask = 64'hA500A500A00AA00A;
defparam \Segment0|seven_seg_display[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [6] ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \FSM|POSDATA|numberOfMoves [6] ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [7] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \FSM|POSDATA|numberOfMoves [7] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  = SUM(( !\FSM|POSDATA|numberOfMoves [8] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  
// ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18  = CARRY(( !\FSM|POSDATA|numberOfMoves [8] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19  = SHARE(\FSM|POSDATA|numberOfMoves [8])

	.dataa(gnd),
	.datab(!\FSM|POSDATA|numberOfMoves [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .lut_mask = 64'h000033330000CCCC;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [9] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14  = CARRY(( \FSM|POSDATA|numberOfMoves [9] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~20_combout  = ( \FSM|POSDATA|numberOfMoves [9] & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~20 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~20 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~19_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~19 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~19 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~17_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~17 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~18_combout  = ( \FSM|POSDATA|numberOfMoves [7] & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~18 .lut_mask = 64'h0000000033333333;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [5] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~22_cout  ))
// \Div0|auto_generated|divider|divider|op_5~10  = CARRY(( \FSM|POSDATA|numberOfMoves [5] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\FSM|POSDATA|numberOfMoves [6])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))
// \Div0|auto_generated|divider|divider|op_5~6  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\FSM|POSDATA|numberOfMoves [6])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [6]),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000FFFF000005F5;
defparam \Div0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( (\Div0|auto_generated|divider|divider|StageOut[16]~18_combout ) # (\Div0|auto_generated|divider|divider|StageOut[16]~17_combout ) ) + ( \Div0|auto_generated|divider|divider|op_5~6  ))
// \Div0|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( (\Div0|auto_generated|divider|divider|StageOut[16]~18_combout ) # (\Div0|auto_generated|divider|divider|StageOut[16]~17_combout ) ) + ( \Div0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[16]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[16]~18_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000F0000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\FSM|POSDATA|numberOfMoves [8])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))
// \Div0|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\FSM|POSDATA|numberOfMoves [8])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [8]),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000005F5;
defparam \Div0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~18_cout  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[18]~19_combout ) # (\Div0|auto_generated|divider|divider|StageOut[18]~20_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~26  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[18]~20_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[18]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h0000000000003F3F;
defparam \Div0|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~5_sumout  = SUM(( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|op_5~6  = CARRY(( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|op_5~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.shareout(\Mod1|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Mod1|auto_generated|divider|divider|op_5~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) + ( \Mod1|auto_generated|divider|divider|op_5~7  ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))
// \Mod1|auto_generated|divider|divider|op_5~10  = CARRY(( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) + ( \Mod1|auto_generated|divider|divider|op_5~7  ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))
// \Mod1|auto_generated|divider|divider|op_5~11  = SHARE(GND)

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.sharein(\Mod1|auto_generated|divider|divider|op_5~7 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.shareout(\Mod1|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000000000AAAA;
defparam \Mod1|auto_generated|divider|divider|op_5~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~11  ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))
// \Mod1|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~11  ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))
// \Mod1|auto_generated|divider|divider|op_5~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.sharein(\Mod1|auto_generated|divider|divider|op_5~11 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~14 ),
	.shareout(\Mod1|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~15  ) + ( \Mod1|auto_generated|divider|divider|op_5~14  ))
// \Mod1|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~15  ) + ( \Mod1|auto_generated|divider|divider|op_5~14  ))
// \Mod1|auto_generated|divider|divider|op_5~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~14 ),
	.sharein(\Mod1|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~18 ),
	.shareout(\Mod1|auto_generated|divider|divider|op_5~19 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000000000000000;
defparam \Mod1|auto_generated|divider|divider|op_5~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~19  ) + ( \Mod1|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~18 ),
	.sharein(\Mod1|auto_generated|divider|divider|op_5~19 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~18_combout  = (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & \Mod1|auto_generated|divider|divider|op_5~9_sumout )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~18 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~19 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~19_combout  = ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~19 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~19 .lut_mask = 64'h3333333300000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~21_combout  = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~21 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~22_combout  = (\FSM|POSDATA|numberOfMoves [8] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout )

	.dataa(gnd),
	.datab(!\FSM|POSDATA|numberOfMoves [8]),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~22 .lut_mask = 64'h0033003300330033;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~13_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  & ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # (\FSM|POSDATA|numberOfMoves [7]) ) ) # 
// ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  & ( (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \FSM|POSDATA|numberOfMoves [7]) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\FSM|POSDATA|numberOfMoves [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~13 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~1_combout  = ( \FSM|POSDATA|numberOfMoves [6] & ( (\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ) # (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\FSM|POSDATA|numberOfMoves [6] & ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[15]~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [4] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~26_cout  ))
// \Div0|auto_generated|divider|divider|op_6~14  = CARRY(( \FSM|POSDATA|numberOfMoves [4] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [5])) ) + ( \Div0|auto_generated|divider|divider|op_6~14  ))
// \Div0|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [5])) ) + ( \Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[15]~1_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~10  ))
// \Div0|auto_generated|divider|divider|op_6~6  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[15]~1_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[16]~13_combout )) ) + ( \Div0|auto_generated|divider|divider|op_6~6  ))
// \Div0|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[16]~13_combout )) ) + ( \Div0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~22_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[17]~22_combout )) # (\Div0|auto_generated|divider|divider|StageOut[17]~21_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[17]~21_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[17]~22_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~26_cout  ))
// \Mod1|auto_generated|divider|divider|op_6~14  = CARRY(( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h000000000000AAAA;
defparam \Mod1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~5_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~14  ))
// \Mod1|auto_generated|divider|divider|op_6~6  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000FFFF000030FC;
defparam \Mod1|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (\Mod1|auto_generated|divider|divider|StageOut[21]~19_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[21]~18_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))
// \Mod1|auto_generated|divider|divider|op_6~10  = CARRY(( (\Mod1|auto_generated|divider|divider|StageOut[21]~19_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[21]~18_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[21]~18_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[21]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000000000005F5F;
defparam \Mod1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & \Mod1|auto_generated|divider|divider|op_5~13_sumout ) ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))
// \Mod1|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & \Mod1|auto_generated|divider|divider|op_5~13_sumout ) ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FF3300000000;
defparam \Mod1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~22_cout  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & \Mod1|auto_generated|divider|divider|op_5~17_sumout ) ) + ( \Mod1|auto_generated|divider|divider|op_6~18  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h0000FF330000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~12_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & \Mod1|auto_generated|divider|divider|op_5~9_sumout ) ) ) # 
// ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( (\Mod1|auto_generated|divider|divider|op_5~9_sumout ) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~12 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~12 .lut_mask = 64'h33FF33FF00CC00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[20]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[20]~8_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & \Mod1|auto_generated|divider|divider|op_5~5_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\Mod1|auto_generated|divider|divider|op_5~5_sumout ) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~8 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~8 .lut_mask = 64'h3F3F3F3F0C0C0C0C;
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~12_combout  = ( \Div0|auto_generated|divider|divider|op_5~13_sumout  & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~12 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~12 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~14_combout  = (\Div0|auto_generated|divider|divider|op_5~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[16]~13_combout )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~14 .lut_mask = 64'h0505050505050505;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~2_combout  = (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[15]~1_combout ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~2 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~5_combout  = (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~9_sumout )) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\FSM|POSDATA|numberOfMoves [5])))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\FSM|POSDATA|numberOfMoves [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[20]~5 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [3] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~26_cout  ))
// \Div0|auto_generated|divider|divider|op_7~22  = CARRY(( \FSM|POSDATA|numberOfMoves [3] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [4])) ) + ( \Div0|auto_generated|divider|divider|op_7~22  ))
// \Div0|auto_generated|divider|divider|op_7~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [4])) ) + ( \Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\FSM|POSDATA|numberOfMoves [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[20]~5_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~18  ))
// \Div0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[20]~5_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h00000000000003CF;
defparam \Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[21]~2_combout )) ) + ( \Div0|auto_generated|divider|divider|op_7~14  ))
// \Div0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[21]~2_combout )) ) + ( \Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[22]~14_combout )) # (\Div0|auto_generated|divider|divider|StageOut[22]~12_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[22]~12_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[22]~14_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~14 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~5_sumout  = SUM(( !\Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~14_cout  ))
// \Mod1|auto_generated|divider|divider|op_7~6  = CARRY(( !\Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000000000F0F0;
defparam \Mod1|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~6  ))
// \Mod1|auto_generated|divider|divider|op_7~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF000050FA;
defparam \Mod1|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~17_sumout  = SUM(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_7~26  ))
// \Mod1|auto_generated|divider|divider|op_7~18  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FA500000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~12_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~18  ))
// \Mod1|auto_generated|divider|divider|op_7~22  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~12_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[21]~12_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod1|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~10_cout  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_6~17_sumout )))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\Mod1|auto_generated|divider|divider|op_5~13_sumout ))) ) + ( \Mod1|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_7~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~10 .lut_mask = 64'h0000FB510000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[26]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~9_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[20]~8_combout  & ( (\Mod1|auto_generated|divider|divider|op_6~5_sumout ) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout  & ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & \Mod1|auto_generated|divider|divider|op_6~5_sumout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~9 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[25]~15 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[25]~15_combout  = ( \Mod1|auto_generated|divider|divider|op_6~13_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout ) # (!\Div0|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_6~13_sumout  & ( (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & !\Div0|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[25]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~15 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~15 .lut_mask = 64'h50505050FAFAFAFA;
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~0_combout  = (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & \Div0|auto_generated|divider|divider|op_6~5_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~3_combout  = ( \Div0|auto_generated|divider|divider|StageOut[21]~2_combout  & ( \Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = 64'h0000000033333333;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[26]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~6_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[20]~5_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~6 .lut_mask = 64'h555555550F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[25]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~9_combout  = ( \Div0|auto_generated|divider|divider|op_6~13_sumout  & ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout ) # (\FSM|POSDATA|numberOfMoves [4]) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_6~13_sumout  & ( (\Div0|auto_generated|divider|divider|op_6~1_sumout  & \FSM|POSDATA|numberOfMoves [4]) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\FSM|POSDATA|numberOfMoves [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~9 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Div0|auto_generated|divider|divider|StageOut[25]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [2] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~26_cout  ))
// \Div0|auto_generated|divider|divider|op_8~22  = CARRY(( \FSM|POSDATA|numberOfMoves [2] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [3])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~22  ))
// \Div0|auto_generated|divider|divider|op_8~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\FSM|POSDATA|numberOfMoves 
// [3])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [3]),
	.datad(!\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[25]~9_combout )) ) + ( \Div0|auto_generated|divider|divider|op_8~18  ))
// \Div0|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[25]~9_combout )) ) + ( \Div0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[25]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[26]~6_combout )) ) + ( \Div0|auto_generated|divider|divider|op_8~14  ))
// \Div0|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[26]~6_combout )) ) + ( \Div0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_7~9_sumout )) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[27]~3_combout ) # (\Div0|auto_generated|divider|divider|StageOut[27]~0_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000002777;
defparam \Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~5_sumout  = SUM(( !\Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~18_cout  ))
// \Mod1|auto_generated|divider|divider|op_8~6  = CARRY(( !\Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000000000AAAA;
defparam \Mod1|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \Mod1|auto_generated|divider|divider|op_8~6  ))
// \Mod1|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \Mod1|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000BB1100000000;
defparam \Mod1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~25_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~15_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~10  ))
// \Mod1|auto_generated|divider|divider|op_8~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~25_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~15_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[25]~15_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h00000000000005AF;
defparam \Mod1|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~21_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~9_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_8~26  ))
// \Mod1|auto_generated|divider|divider|op_8~22  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~9_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FA5000000000;
defparam \Mod1|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~11_combout  = (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & \Mod1|auto_generated|divider|divider|op_6~9_sumout )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~11 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~11 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~13_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[21]~12_combout  & ( \Mod1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[21]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~13 .lut_mask = 64'h0000000033333333;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~14_cout  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_7~21_sumout )))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[27]~13_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[27]~11_combout ))) ) + ( \Mod1|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[27]~11_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[27]~13_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~7_combout  = (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & \Mod1|auto_generated|divider|divider|op_7~17_sumout )

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~7 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~7 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~10_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[26]~9_combout  & ( \Mod1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~10 .lut_mask = 64'h0000000055555555;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[31]~16 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~16_combout  = (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\Mod1|auto_generated|divider|divider|op_7~25_sumout )) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[25]~15_combout )))

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[25]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~16 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~16 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[30]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[30]~4_combout  = ( \Mod1|auto_generated|divider|divider|op_7~5_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout ) # (!\Div0|auto_generated|divider|divider|op_7~1_sumout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_7~5_sumout  & ( (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & !\Div0|auto_generated|divider|divider|op_7~1_sumout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[30]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~4 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~4 .lut_mask = 64'h50505050FAFAFAFA;
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[32]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~4_combout  = ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~13_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~4 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~4 .lut_mask = 64'h3333000033330000;
defparam \Div0|auto_generated|divider|divider|StageOut[32]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[32]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~7_combout  = ( \Div0|auto_generated|divider|divider|StageOut[26]~6_combout  & ( \Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~7 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[32]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[31]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[31]~10_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[25]~9_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_7~17_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[25]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[31]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[31]~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~10 .lut_mask = 64'h333333330F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[31]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[30]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~15_combout  = ( \Div0|auto_generated|divider|divider|op_7~21_sumout  & ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \FSM|POSDATA|numberOfMoves [3] ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_7~21_sumout  & ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \FSM|POSDATA|numberOfMoves [3] ) ) ) # ( \Div0|auto_generated|divider|divider|op_7~21_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [3]),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~15 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~15 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~21_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [1] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~26_cout  ))
// \Div0|auto_generated|divider|divider|op_9~22  = CARRY(( \FSM|POSDATA|numberOfMoves [1] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~26_cout  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [2])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~22  ))
// \Div0|auto_generated|divider|divider|op_9~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\FSM|POSDATA|numberOfMoves 
// [2])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~22  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\FSM|POSDATA|numberOfMoves [2]),
	.datad(!\Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~13_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[30]~15_combout )) ) + ( \Div0|auto_generated|divider|divider|op_9~18  ))
// \Div0|auto_generated|divider|divider|op_9~14  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[30]~15_combout )) ) + ( \Div0|auto_generated|divider|divider|op_9~18  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[30]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[31]~10_combout )) ) + ( \Div0|auto_generated|divider|divider|op_9~14  ))
// \Div0|auto_generated|divider|divider|op_9~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[31]~10_combout )) ) + ( \Div0|auto_generated|divider|divider|op_9~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[31]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~6_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Div0|auto_generated|divider|divider|op_8~9_sumout )) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[32]~7_combout ) # (\Div0|auto_generated|divider|divider|StageOut[32]~4_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_9~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_9~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~9_sumout  = SUM(( !\Div0|auto_generated|divider|divider|op_9~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_9~22_cout  ))
// \Mod1|auto_generated|divider|divider|op_9~10  = CARRY(( !\Div0|auto_generated|divider|divider|op_9~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_9~22_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h000000000000AAAA;
defparam \Mod1|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~5_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_8~1_sumout )) ) + ( \Mod1|auto_generated|divider|divider|op_9~10  ))
// \Mod1|auto_generated|divider|divider|op_9~6  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_8~1_sumout )) ) + ( \Mod1|auto_generated|divider|divider|op_9~10  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000CF0300000000;
defparam \Mod1|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[30]~4_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_9~6  ))
// \Mod1|auto_generated|divider|divider|op_9~14  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[30]~4_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_9~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[30]~4_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h00000000000003CF;
defparam \Mod1|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~25_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~25_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~16_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_9~14  ))
// \Mod1|auto_generated|divider|divider|op_9~26  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~25_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~16_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_9~14  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[31]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~25_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FC3000000000;
defparam \Mod1|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~18_cout  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\Mod1|auto_generated|divider|divider|op_8~21_sumout )) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[32]~10_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[32]~7_combout )))) ) + ( \Mod1|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_8~21_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[32]~10_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_9~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~18 .lut_mask = 64'h0000B8880000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_9~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_9~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[37]~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[37]~14_combout  = ( !\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_8~25_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[37]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~14 .lut_mask = 64'h3333333300000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[37]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[37]~17_combout  = ( \Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[31]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[31]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[37]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[36]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[36]~5_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[30]~4_combout  & ( \Mod1|auto_generated|divider|divider|op_8~1_sumout  ) ) # ( \Mod1|auto_generated|divider|divider|StageOut[30]~4_combout  & ( 
// !\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_8~9_sumout  ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[30]~4_combout  & ( !\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_8~9_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[30]~4_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[36]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~5 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_8~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h33333333F0F0F0F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[37]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[37]~8_combout  = ( \Div0|auto_generated|divider|divider|op_8~13_sumout  & ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[37]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[37]~8 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~8 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[37]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[37]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[37]~11_combout  = ( \Div0|auto_generated|divider|divider|StageOut[31]~10_combout  & ( \Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[31]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[37]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[37]~11 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~11 .lut_mask = 64'h0000000033333333;
defparam \Div0|auto_generated|divider|divider|StageOut[37]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[36]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[36]~16_combout  = ( \Div0|auto_generated|divider|divider|op_8~17_sumout  & ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout ) # (\Div0|auto_generated|divider|divider|StageOut[30]~15_combout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_8~17_sumout  & ( (\Div0|auto_generated|divider|divider|op_8~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[30]~15_combout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[30]~15_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[36]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[36]~16 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~16 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Div0|auto_generated|divider|divider|StageOut[36]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[35]~23 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[35]~23_combout  = (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Div0|auto_generated|divider|divider|op_8~21_sumout )) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\FSM|POSDATA|numberOfMoves [2])))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.datad(!\FSM|POSDATA|numberOfMoves [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[35]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[35]~23 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~23 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \Div0|auto_generated|divider|divider|StageOut[35]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_10~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~22_cout  = CARRY(( \FSM|POSDATA|numberOfMoves [0] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~22 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_10~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~18_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [1])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~22_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [1]),
	.datad(!\Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~18 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_10~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~14_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[35]~23_combout )) ) + ( \Div0|auto_generated|divider|divider|op_10~18_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[35]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~14 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_10~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~10_cout  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[36]~16_combout )) ) + ( \Div0|auto_generated|divider|divider|op_10~14_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[36]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~10 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_10~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~6_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\Div0|auto_generated|divider|divider|op_9~9_sumout )) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[37]~11_combout ) # (\Div0|auto_generated|divider|divider|StageOut[37]~8_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_10~10_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_9~9_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[37]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[37]~11_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_10~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_10~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_10~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~13_sumout  = SUM(( !\Div0|auto_generated|divider|divider|op_10~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_10~26_cout  ))
// \Mod1|auto_generated|divider|divider|op_10~14  = CARRY(( !\Div0|auto_generated|divider|divider|op_10~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_10~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_10~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h000000000000F0F0;
defparam \Mod1|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~9_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_9~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_9~1_sumout )) ) + ( \Mod1|auto_generated|divider|divider|op_10~14  ))
// \Mod1|auto_generated|divider|divider|op_10~10  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_9~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_9~1_sumout )) ) + ( \Mod1|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000AF0500000000;
defparam \Mod1|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_9~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_10~10  ))
// \Mod1|auto_generated|divider|divider|op_10~2  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_9~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_10~2 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FA500000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~17_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_9~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[36]~5_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_10~2  ))
// \Mod1|auto_generated|divider|divider|op_10~18  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_9~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[36]~5_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_10~2  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[36]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000FA5000000000;
defparam \Mod1|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_10~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~22_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\Mod1|auto_generated|divider|divider|op_9~25_sumout )) # (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[37]~17_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[37]~14_combout )))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_9~25_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[37]~14_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[37]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_10~22 .lut_mask = 64'h0000000000002777;
defparam \Mod1|auto_generated|divider|divider|op_10~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~5_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_10~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_10~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[45]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[45]~3_combout  = ( \Mod1|auto_generated|divider|divider|op_10~13_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_10~5_sumout ) # (!\Div0|auto_generated|divider|divider|op_10~1_sumout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_10~13_sumout  & ( (\Mod1|auto_generated|divider|divider|op_10~5_sumout  & !\Div0|auto_generated|divider|divider|op_10~1_sumout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_10~5_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_10~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[45]~3 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[45]~3 .lut_mask = 64'h50505050FAFAFAFA;
defparam \Mod1|auto_generated|divider|divider|StageOut[45]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[47]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[47]~1_combout  = ( \Mod1|auto_generated|divider|divider|op_9~5_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_10~5_sumout  & (((\Mod1|auto_generated|divider|divider|op_10~1_sumout )))) # 
// (\Mod1|auto_generated|divider|divider|op_10~5_sumout  & ((!\Mod1|auto_generated|divider|divider|op_9~1_sumout ) # ((\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout )))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_9~5_sumout  & ( 
// (!\Mod1|auto_generated|divider|divider|op_10~5_sumout  & (((\Mod1|auto_generated|divider|divider|op_10~1_sumout )))) # (\Mod1|auto_generated|divider|divider|op_10~5_sumout  & (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout )))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_10~5_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[47]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[47]~1 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \Mod1|auto_generated|divider|divider|StageOut[47]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[48]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[48]~6_combout  = ( \Mod1|auto_generated|divider|divider|op_9~13_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_10~5_sumout  & (((\Mod1|auto_generated|divider|divider|op_10~17_sumout )))) # 
// (\Mod1|auto_generated|divider|divider|op_10~5_sumout  & ((!\Mod1|auto_generated|divider|divider|op_9~1_sumout ) # ((\Mod1|auto_generated|divider|divider|StageOut[36]~5_combout )))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_9~13_sumout  & ( 
// (!\Mod1|auto_generated|divider|divider|op_10~5_sumout  & (((\Mod1|auto_generated|divider|divider|op_10~17_sumout )))) # (\Mod1|auto_generated|divider|divider|op_10~5_sumout  & (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[36]~5_combout )))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_10~5_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_10~17_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[36]~5_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[48]~6 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[48]~6 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \Mod1|auto_generated|divider|divider|StageOut[48]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[46]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[46]~2_combout  = ( \Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_10~5_sumout  & (\Mod1|auto_generated|divider|divider|op_10~9_sumout )) # 
// (\Mod1|auto_generated|divider|divider|op_10~5_sumout  & ((!\Div0|auto_generated|divider|divider|op_9~1_sumout ))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_10~5_sumout  & 
// ((\Mod1|auto_generated|divider|divider|op_10~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_10~5_sumout  & (\Mod1|auto_generated|divider|divider|op_9~9_sumout )) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_10~5_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_10~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[46]~2 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[46]~2 .lut_mask = 64'h1B1B1B1B5F0A5F0A;
defparam \Mod1|auto_generated|divider|divider|StageOut[46]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N51
cyclonev_lcell_comb \Segment1|seven_seg_display[0]~0 (
// Equation(s):
// \Segment1|seven_seg_display[0]~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[46]~2_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout  & 
// \Mod1|auto_generated|divider|divider|StageOut[48]~6_combout )) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout  & !\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout 
//  $ (\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment1|seven_seg_display[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment1|seven_seg_display[0]~0 .extended_lut = "off";
defparam \Segment1|seven_seg_display[0]~0 .lut_mask = 64'h3C033C0300300030;
defparam \Segment1|seven_seg_display[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N54
cyclonev_lcell_comb \Segment1|seven_seg_display[1]~1 (
// Equation(s):
// \Segment1|seven_seg_display[1]~1_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[47]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout  $ 
// (!\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout ))) # (\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout  & ((!\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout ))) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout  & \Mod1|auto_generated|divider|divider|StageOut[45]~3_combout )) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout ),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment1|seven_seg_display[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment1|seven_seg_display[1]~1 .extended_lut = "off";
defparam \Segment1|seven_seg_display[1]~1 .lut_mask = 64'h0011001177997799;
defparam \Segment1|seven_seg_display[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N57
cyclonev_lcell_comb \Segment1|seven_seg_display[2]~2 (
// Equation(s):
// \Segment1|seven_seg_display[2]~2_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[47]~1_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout  & ((!\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout ))) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout  & !\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout )) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment1|seven_seg_display[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment1|seven_seg_display[2]~2 .extended_lut = "off";
defparam \Segment1|seven_seg_display[2]~2 .lut_mask = 64'h2020202051515151;
defparam \Segment1|seven_seg_display[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N24
cyclonev_lcell_comb \Segment1|seven_seg_display[3] (
// Equation(s):
// \Segment1|seven_seg_display [3] = ( \Mod1|auto_generated|divider|divider|StageOut[47]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout  & 
// !\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout ))) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout  & \Mod1|auto_generated|divider|divider|StageOut[45]~3_combout 
// )) # (\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout  & (\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout  & !\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout )) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout ),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment1|seven_seg_display [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment1|seven_seg_display[3] .extended_lut = "off";
defparam \Segment1|seven_seg_display[3] .lut_mask = 64'h1188118888338833;
defparam \Segment1|seven_seg_display[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N27
cyclonev_lcell_comb \Segment1|seven_seg_display[4]~3 (
// Equation(s):
// \Segment1|seven_seg_display[4]~3_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[47]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout  & ((!\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout ))) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout  & 
// ((!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout ) # (!\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment1|seven_seg_display[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment1|seven_seg_display[4]~3 .extended_lut = "off";
defparam \Segment1|seven_seg_display[4]~3 .lut_mask = 64'h0E0E0E0E8A8A8A8A;
defparam \Segment1|seven_seg_display[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N30
cyclonev_lcell_comb \Segment1|seven_seg_display[5]~4 (
// Equation(s):
// \Segment1|seven_seg_display[5]~4_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[47]~1_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout  $ 
// (!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout ))) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment1|seven_seg_display[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment1|seven_seg_display[5]~4 .extended_lut = "off";
defparam \Segment1|seven_seg_display[5]~4 .lut_mask = 64'h30F030F0003C003C;
defparam \Segment1|seven_seg_display[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N33
cyclonev_lcell_comb \Segment1|seven_seg_display[6]~5 (
// Equation(s):
// \Segment1|seven_seg_display[6]~5_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[47]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout  & (\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout  & 
// \Mod1|auto_generated|divider|divider|StageOut[45]~3_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout  & !\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout 
// )) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout  & !\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[48]~6_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[46]~2_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[45]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[47]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment1|seven_seg_display[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment1|seven_seg_display[6]~5 .extended_lut = "off";
defparam \Segment1|seven_seg_display[6]~5 .lut_mask = 64'h8888888842424242;
defparam \Segment1|seven_seg_display[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [3] ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30  = CARRY(( \FSM|POSDATA|numberOfMoves [3] ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout  = SUM(( !\FSM|POSDATA|numberOfMoves [4] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30  
// ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26  = CARRY(( !\FSM|POSDATA|numberOfMoves [4] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27  = SHARE(\FSM|POSDATA|numberOfMoves [4])

	.dataa(!\FSM|POSDATA|numberOfMoves [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .lut_mask = 64'h000055550000AAAA;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [5] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22  = CARRY(( \FSM|POSDATA|numberOfMoves [5] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  = SUM(( !\FSM|POSDATA|numberOfMoves [6] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22  
// ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18  = CARRY(( !\FSM|POSDATA|numberOfMoves [6] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19  = SHARE(\FSM|POSDATA|numberOfMoves [6])

	.dataa(!\FSM|POSDATA|numberOfMoves [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .lut_mask = 64'h000055550000AAAA;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout  = SUM(( !\FSM|POSDATA|numberOfMoves [7] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18  
// ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~14  = CARRY(( !\FSM|POSDATA|numberOfMoves [7] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~15  = SHARE(\FSM|POSDATA|numberOfMoves [7])

	.dataa(gnd),
	.datab(!\FSM|POSDATA|numberOfMoves [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~14 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13 .lut_mask = 64'h000033330000CCCC;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [8] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~15  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10  = CARRY(( \FSM|POSDATA|numberOfMoves [8] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~15  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~14 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [9] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6  = CARRY(( \FSM|POSDATA|numberOfMoves [9] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(!\FSM|POSDATA|numberOfMoves [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .lut_mask = 64'h0000000000003333;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  = SUM(( VCC ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[53]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[53]~1_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[53]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[53]~1 .lut_mask = 64'h0F000F000F000F00;
defparam \Div1|auto_generated|divider|divider|StageOut[53]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[53]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[53]~0_combout  = ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \FSM|POSDATA|numberOfMoves [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[53]~0 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[53]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[53]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~7_combout  = ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~7 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div1|auto_generated|divider|divider|StageOut[51]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[51]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~8_combout  = (\FSM|POSDATA|numberOfMoves [6] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout )

	.dataa(!\FSM|POSDATA|numberOfMoves [6]),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~8 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~8 .lut_mask = 64'h0505050505050505;
defparam \Div1|auto_generated|divider|divider|StageOut[51]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[49]~16 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~16_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \FSM|POSDATA|numberOfMoves [4])

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~16 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~16 .lut_mask = 64'h0033003300330033;
defparam \Div1|auto_generated|divider|divider|StageOut[49]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[49]~15 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~15_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~15 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~15 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[49]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~33_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [2] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~38_cout  ))
// \Div1|auto_generated|divider|divider|op_8~34  = CARRY(( \FSM|POSDATA|numberOfMoves [2] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~29_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\FSM|POSDATA|numberOfMoves [3])) ) + ( \Div1|auto_generated|divider|divider|op_8~34  ))
// \Div1|auto_generated|divider|divider|op_8~30  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\FSM|POSDATA|numberOfMoves [3])) ) + ( \Div1|auto_generated|divider|divider|op_8~34  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [3]),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (\Div1|auto_generated|divider|divider|StageOut[49]~15_combout ) # (\Div1|auto_generated|divider|divider|StageOut[49]~16_combout ) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~30  ))
// \Div1|auto_generated|divider|divider|op_8~26  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[49]~15_combout ) # (\Div1|auto_generated|divider|divider|StageOut[49]~16_combout ) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~30  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FFFF00003F3F;
defparam \Div1|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\FSM|POSDATA|numberOfMoves [5])) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~26  ))
// \Div1|auto_generated|divider|divider|op_8~22  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\FSM|POSDATA|numberOfMoves [5])) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~26  ))

	.dataa(gnd),
	.datab(!\FSM|POSDATA|numberOfMoves [5]),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h00000000000003F3;
defparam \Div1|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~17_sumout  = SUM(( VCC ) + ( (\Div1|auto_generated|divider|divider|StageOut[51]~8_combout ) # (\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ) ) + ( \Div1|auto_generated|divider|divider|op_8~22  ))
// \Div1|auto_generated|divider|divider|op_8~18  = CARRY(( VCC ) + ( (\Div1|auto_generated|divider|divider|StageOut[51]~8_combout ) # (\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ) ) + ( \Div1|auto_generated|divider|divider|op_8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[51]~8_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000F0000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~13_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\FSM|POSDATA|numberOfMoves [7])) ) + ( \Div1|auto_generated|divider|divider|op_8~18  ))
// \Div1|auto_generated|divider|divider|op_8~14  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\FSM|POSDATA|numberOfMoves [7])) ) + ( \Div1|auto_generated|divider|divider|op_8~18  ))

	.dataa(gnd),
	.datab(!\FSM|POSDATA|numberOfMoves [7]),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FC0C00000000;
defparam \Div1|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (\Div1|auto_generated|divider|divider|StageOut[53]~0_combout ) # (\Div1|auto_generated|divider|divider|StageOut[53]~1_combout ) ) + ( \Div1|auto_generated|divider|divider|op_8~14  ))
// \Div1|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (\Div1|auto_generated|divider|divider|StageOut[53]~0_combout ) # (\Div1|auto_generated|divider|divider|StageOut[53]~1_combout ) ) + ( \Div1|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000AA0000000000;
defparam \Div1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\FSM|POSDATA|numberOfMoves [9])) ) + ( \Div1|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[52]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~3_combout  = ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~3 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div1|auto_generated|divider|divider|StageOut[52]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~4_combout  = ( \FSM|POSDATA|numberOfMoves [7] & ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~4 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 64'h0000000055555555;
defparam \Div1|auto_generated|divider|divider|StageOut[52]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[51]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~9_combout  = ( \Div1|auto_generated|divider|divider|StageOut[51]~8_combout  ) # ( !\Div1|auto_generated|divider|divider|StageOut[51]~8_combout  & ( 
// \Div1|auto_generated|divider|divider|StageOut[51]~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[51]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~9 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[51]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[50]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~11_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~11 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~11 .lut_mask = 64'h5500550055005500;
defparam \Div1|auto_generated|divider|divider|StageOut[50]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[50]~12 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~12_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \FSM|POSDATA|numberOfMoves [5])

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~12 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~12 .lut_mask = 64'h0033003300330033;
defparam \Div1|auto_generated|divider|divider|StageOut[50]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[49]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~17_combout  = ( \Div1|auto_generated|divider|divider|StageOut[49]~16_combout  ) # ( !\Div1|auto_generated|divider|divider|StageOut[49]~16_combout  & ( 
// \Div1|auto_generated|divider|divider|StageOut[49]~15_combout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~17 .lut_mask = 64'h33333333FFFFFFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[49]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[48]~19 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[48]~19_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\FSM|POSDATA|numberOfMoves [3]))

	.dataa(!\FSM|POSDATA|numberOfMoves [3]),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[48]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[48]~19 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[48]~19 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \Div1|auto_generated|divider|divider|StageOut[48]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~38 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~38 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~38 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~33_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [1] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~38_cout  ))
// \Div1|auto_generated|divider|divider|op_9~34  = CARRY(( \FSM|POSDATA|numberOfMoves [1] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~38_cout  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~33 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~29_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~33_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [2])) ) + ( \Div1|auto_generated|divider|divider|op_9~34  ))
// \Div1|auto_generated|divider|divider|op_9~30  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~33_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [2])) ) + ( \Div1|auto_generated|divider|divider|op_9~34  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\FSM|POSDATA|numberOfMoves [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~33_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~29 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~25_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[48]~19_combout )) ) + ( \Div1|auto_generated|divider|divider|op_9~30  ))
// \Div1|auto_generated|divider|divider|op_9~26  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[48]~19_combout )) ) + ( \Div1|auto_generated|divider|divider|op_9~30  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[48]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~29_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[49]~17_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~26  ))
// \Div1|auto_generated|divider|divider|op_9~22  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[49]~17_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~26  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[49]~17_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h00000000000003CF;
defparam \Div1|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~17_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Div1|auto_generated|divider|divider|op_8~21_sumout )) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[50]~12_combout ) # (\Div1|auto_generated|divider|divider|StageOut[50]~11_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_9~22  ))
// \Div1|auto_generated|divider|divider|op_9~18  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Div1|auto_generated|divider|divider|op_8~21_sumout )) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[50]~12_combout ) # (\Div1|auto_generated|divider|divider|StageOut[50]~11_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_8~21_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[50]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[51]~9_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~18  ))
// \Div1|auto_generated|divider|divider|op_9~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[51]~9_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~18  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Div1|auto_generated|divider|divider|op_8~13_sumout )) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[52]~4_combout ) # (\Div1|auto_generated|divider|divider|StageOut[52]~3_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_9~14  ))
// \Div1|auto_generated|divider|divider|op_9~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Div1|auto_generated|divider|divider|op_8~13_sumout )) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[52]~4_combout ) # (\Div1|auto_generated|divider|divider|StageOut[52]~3_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[52]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000B88800000000;
defparam \Div1|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~6_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\Div1|auto_generated|divider|divider|op_8~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[53]~0_combout )) # (\Div1|auto_generated|divider|divider|StageOut[53]~1_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h0000EC200000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[61]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[61]~2_combout  = ( \Div1|auto_generated|divider|divider|op_8~13_sumout  & ( !\Div1|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[61]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[61]~2 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[61]~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div1|auto_generated|divider|divider|StageOut[61]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[61]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[61]~5_combout  = ( \Div1|auto_generated|divider|divider|StageOut[52]~3_combout  & ( \Div1|auto_generated|divider|divider|op_8~1_sumout  ) ) # ( !\Div1|auto_generated|divider|divider|StageOut[52]~3_combout  & ( 
// (\Div1|auto_generated|divider|divider|op_8~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[52]~4_combout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[52]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[61]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[61]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[61]~5 .lut_mask = 64'h0055005555555555;
defparam \Div1|auto_generated|divider|divider|StageOut[61]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[60]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[60]~6_combout  = (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & \Div1|auto_generated|divider|divider|op_8~17_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[60]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[60]~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[60]~6 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[60]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[60]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[60]~10_combout  = ( \Div1|auto_generated|divider|divider|StageOut[51]~9_combout  & ( \Div1|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[60]~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[60]~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[60]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[59]~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[59]~13_combout  = ( \Div1|auto_generated|divider|divider|op_8~21_sumout  & ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout ) # ((\Div1|auto_generated|divider|divider|StageOut[50]~12_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[50]~11_combout )) ) ) # ( !\Div1|auto_generated|divider|divider|op_8~21_sumout  & ( (\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[50]~12_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[50]~11_combout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[50]~11_combout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[59]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[59]~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[59]~13 .lut_mask = 64'h15151515BFBFBFBF;
defparam \Div1|auto_generated|divider|divider|StageOut[59]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[58]~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[58]~14_combout  = ( !\Div1|auto_generated|divider|divider|op_8~1_sumout  & ( \Div1|auto_generated|divider|divider|op_8~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_8~25_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[58]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[58]~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[58]~14 .lut_mask = 64'h0F0F00000F0F0000;
defparam \Div1|auto_generated|divider|divider|StageOut[58]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[58]~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[58]~18_combout  = ( \Div1|auto_generated|divider|divider|op_8~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[49]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[49]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[58]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[58]~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[58]~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[58]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[57]~20 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[57]~20_combout  = ( \Div1|auto_generated|divider|divider|op_8~29_sumout  & ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[48]~19_combout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_8~29_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[48]~19_combout  & \Div1|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[48]~19_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[57]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[57]~20 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[57]~20 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Div1|auto_generated|divider|divider|StageOut[57]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[56]~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[56]~21_combout  = ( \FSM|POSDATA|numberOfMoves [2] & ( (\Div1|auto_generated|divider|divider|op_8~33_sumout ) # (\Div1|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( !\FSM|POSDATA|numberOfMoves [2] & ( 
// (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & \Div1|auto_generated|divider|divider|op_8~33_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_8~33_sumout ),
	.datad(gnd),
	.datae(!\FSM|POSDATA|numberOfMoves [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[56]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[56]~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[56]~21 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \Div1|auto_generated|divider|divider|StageOut[56]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~38 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_10~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~38 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~38 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_10~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~34 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~34_cout  = CARRY(( \FSM|POSDATA|numberOfMoves [0] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~38_cout  ))

	.dataa(!\FSM|POSDATA|numberOfMoves [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_10~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~34 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~34 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_10~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~30 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~30_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~33_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\FSM|POSDATA|numberOfMoves [1])) ) + ( \Div1|auto_generated|divider|divider|op_10~34_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\FSM|POSDATA|numberOfMoves [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~33_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_10~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~30 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~30 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div1|auto_generated|divider|divider|op_10~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~26_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[56]~21_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~30_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[56]~21_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_10~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~26 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_10~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~22_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[57]~20_combout )) ) + ( \Div1|auto_generated|divider|divider|op_10~26_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[57]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~25_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_10~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~22 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div1|auto_generated|divider|divider|op_10~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~18_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (((\Div1|auto_generated|divider|divider|op_9~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[58]~18_combout )) # (\Div1|auto_generated|divider|divider|StageOut[58]~14_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_10~22_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[58]~14_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_9~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[58]~18_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_10~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~18 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div1|auto_generated|divider|divider|op_10~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~14_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[59]~13_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~18_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[59]~13_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_10~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~14 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_10~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~10_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\Div1|auto_generated|divider|divider|op_9~13_sumout )) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[60]~10_combout ) # (\Div1|auto_generated|divider|divider|StageOut[60]~6_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~14_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_9~13_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[60]~6_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_10~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~10 .lut_mask = 64'h0000FFFF00004777;
defparam \Div1|auto_generated|divider|divider|op_10~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~6_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\Div1|auto_generated|divider|divider|op_9~9_sumout )) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[61]~5_combout ) # (\Div1|auto_generated|divider|divider|StageOut[61]~2_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_10~10_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_9~9_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[61]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[61]~5_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_10~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~6 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N57
cyclonev_lcell_comb \Segment2|seven_seg_display[0]~0 (
// Equation(s):
// \Segment2|seven_seg_display[0]~0_combout  = ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_9~1_sumout  & (!\Div1|auto_generated|divider|divider|op_8~1_sumout  $ 
// (!\Div1|auto_generated|divider|divider|op_10~1_sumout ))) ) ) # ( !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (!\Div1|auto_generated|divider|divider|op_8~1_sumout  $ 
// (!\Div1|auto_generated|divider|divider|op_9~1_sumout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment2|seven_seg_display[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment2|seven_seg_display[0]~0 .extended_lut = "off";
defparam \Segment2|seven_seg_display[0]~0 .lut_mask = 64'h6060606012121212;
defparam \Segment2|seven_seg_display[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N12
cyclonev_lcell_comb \Segment2|seven_seg_display[1]~1 (
// Equation(s):
// \Segment2|seven_seg_display[1]~1_combout  = ( \Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// !\Div1|auto_generated|divider|divider|op_8~1_sumout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// !\Div1|auto_generated|divider|divider|op_8~1_sumout ) ) ) ) # ( \Div1|auto_generated|divider|divider|op_9~1_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// !\Div1|auto_generated|divider|divider|op_8~1_sumout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_9~1_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout ) # 
// (!\Div1|auto_generated|divider|divider|op_8~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment2|seven_seg_display[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment2|seven_seg_display[1]~1 .extended_lut = "off";
defparam \Segment2|seven_seg_display[1]~1 .lut_mask = 64'hFCFC30303030C0C0;
defparam \Segment2|seven_seg_display[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N33
cyclonev_lcell_comb \Segment2|seven_seg_display[2]~2 (
// Equation(s):
// \Segment2|seven_seg_display[2]~2_combout  = ( \Div1|auto_generated|divider|divider|op_10~1_sumout  & ( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_8~1_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & \Div1|auto_generated|divider|divider|op_8~1_sumout )) ) ) # ( !\Div1|auto_generated|divider|divider|op_10~1_sumout  & ( 
// (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & !\Div1|auto_generated|divider|divider|op_8~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment2|seven_seg_display[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment2|seven_seg_display[2]~2 .extended_lut = "off";
defparam \Segment2|seven_seg_display[2]~2 .lut_mask = 64'hC000C000F00CF00C;
defparam \Segment2|seven_seg_display[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N36
cyclonev_lcell_comb \Segment2|seven_seg_display[3]~3 (
// Equation(s):
// \Segment2|seven_seg_display[3]~3_combout  = ( \Div1|auto_generated|divider|divider|op_10~1_sumout  & ( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// !\Div1|auto_generated|divider|divider|op_9~1_sumout )) # (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & \Div1|auto_generated|divider|divider|op_9~1_sumout )) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_10~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \Div1|auto_generated|divider|divider|op_9~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment2|seven_seg_display[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment2|seven_seg_display[3]~3 .extended_lut = "off";
defparam \Segment2|seven_seg_display[3]~3 .lut_mask = 64'hF003F0030C300C30;
defparam \Segment2|seven_seg_display[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N21
cyclonev_lcell_comb \Segment2|seven_seg_display[4]~4 (
// Equation(s):
// \Segment2|seven_seg_display[4]~4_combout  = ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout ) # ((!\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// \Div1|auto_generated|divider|divider|op_9~1_sumout )) ) ) # ( !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// !\Div1|auto_generated|divider|divider|op_10~1_sumout )) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment2|seven_seg_display[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment2|seven_seg_display[4]~4 .extended_lut = "off";
defparam \Segment2|seven_seg_display[4]~4 .lut_mask = 64'h10101010F2F2F2F2;
defparam \Segment2|seven_seg_display[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N39
cyclonev_lcell_comb \Segment2|seven_seg_display[5]~5 (
// Equation(s):
// \Segment2|seven_seg_display[5]~5_combout  = ( \Div1|auto_generated|divider|divider|op_10~1_sumout  & ( (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// \Div1|auto_generated|divider|divider|op_8~1_sumout )) ) ) # ( !\Div1|auto_generated|divider|divider|op_10~1_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  $ (((!\Div1|auto_generated|divider|divider|op_9~1_sumout ) # 
// (\Div1|auto_generated|divider|divider|op_8~1_sumout ))) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment2|seven_seg_display[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment2|seven_seg_display[5]~5 .extended_lut = "off";
defparam \Segment2|seven_seg_display[5]~5 .lut_mask = 64'h3C333C3300300030;
defparam \Segment2|seven_seg_display[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N30
cyclonev_lcell_comb \Segment2|seven_seg_display[6]~6 (
// Equation(s):
// \Segment2|seven_seg_display[6]~6_combout  = ( \Div1|auto_generated|divider|divider|op_10~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_9~1_sumout  & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  $ 
// (\Div1|auto_generated|divider|divider|op_8~1_sumout ))) ) ) # ( !\Div1|auto_generated|divider|divider|op_10~1_sumout  & ( (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\Div1|auto_generated|divider|divider|op_9~1_sumout  $ 
// (\Div1|auto_generated|divider|divider|op_8~1_sumout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment2|seven_seg_display[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment2|seven_seg_display[6]~6 .extended_lut = "off";
defparam \Segment2|seven_seg_display[6]~6 .lut_mask = 64'h4141414121212121;
defparam \Segment2|seven_seg_display[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N24
cyclonev_lcell_comb \FSM|POSCTRL|Decoder0~0 (
// Equation(s):
// \FSM|POSCTRL|Decoder0~0_combout  = ( !\FSM|POSCTRL|currentStateP [1] & ( (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [2] & !\FSM|POSCTRL|currentStateP [0])) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [2]),
	.datac(!\FSM|POSCTRL|currentStateP [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder0~0 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder0~0 .lut_mask = 64'h8080808000000000;
defparam \FSM|POSCTRL|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N9
cyclonev_lcell_comb \maze_run_thru|countx[3]~0 (
// Equation(s):
// \maze_run_thru|countx[3]~0_combout  = ( !\maze_run_thru|donep1~q  & ( !\maze_run_thru|doneBox~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\maze_run_thru|donep1~q ),
	.dataf(!\maze_run_thru|doneBox~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|countx[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|countx[3]~0 .extended_lut = "off";
defparam \maze_run_thru|countx[3]~0 .lut_mask = 64'hFFFF000000000000;
defparam \maze_run_thru|countx[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N39
cyclonev_lcell_comb \maze_run_thru|countx[0]~1 (
// Equation(s):
// \maze_run_thru|countx[0]~1_combout  = ( \maze_run_thru|countx[3]~0_combout  & ( (\KEY[0]~input_o  & ((!\FSM|POSCTRL|Decoder0~0_combout  & ((\maze_run_thru|countx [0]))) # (\FSM|POSCTRL|Decoder0~0_combout  & (!\maze_run_thru|Equal3~0_combout  & 
// !\maze_run_thru|countx [0])))) ) ) # ( !\maze_run_thru|countx[3]~0_combout  & ( (\KEY[0]~input_o  & (\maze_run_thru|countx [0] & ((!\maze_run_thru|Equal3~0_combout ) # (!\FSM|POSCTRL|Decoder0~0_combout )))) ) )

	.dataa(!\maze_run_thru|Equal3~0_combout ),
	.datab(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\maze_run_thru|countx [0]),
	.datae(gnd),
	.dataf(!\maze_run_thru|countx[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|countx[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|countx[0]~1 .extended_lut = "off";
defparam \maze_run_thru|countx[0]~1 .lut_mask = 64'h000E000E020C020C;
defparam \maze_run_thru|countx[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N41
dffeas \maze_run_thru|countx[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|countx[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|countx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|countx[0] .is_wysiwyg = "true";
defparam \maze_run_thru|countx[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N0
cyclonev_lcell_comb \maze_run_thru|countx[1]~3 (
// Equation(s):
// \maze_run_thru|countx[1]~3_combout  = ( \FSM|POSCTRL|Decoder0~0_combout  & ( (\KEY[0]~input_o  & (!\maze_run_thru|countx [1] $ (((!\maze_run_thru|countx [0]) # (!\maze_run_thru|countx[3]~0_combout ))))) ) ) # ( !\FSM|POSCTRL|Decoder0~0_combout  & ( 
// (\KEY[0]~input_o  & \maze_run_thru|countx [1]) ) )

	.dataa(!\maze_run_thru|countx [0]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\maze_run_thru|countx[3]~0_combout ),
	.datad(!\maze_run_thru|countx [1]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|countx[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|countx[1]~3 .extended_lut = "off";
defparam \maze_run_thru|countx[1]~3 .lut_mask = 64'h0033003301320132;
defparam \maze_run_thru|countx[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y15_N2
dffeas \maze_run_thru|countx[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|countx[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|countx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|countx[1] .is_wysiwyg = "true";
defparam \maze_run_thru|countx[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N6
cyclonev_lcell_comb \maze_run_thru|countx[2]~4 (
// Equation(s):
// \maze_run_thru|countx[2]~4_combout  = ( \maze_run_thru|countx [2] & ( \FSM|POSCTRL|Decoder0~0_combout  & ( (\KEY[0]~input_o  & ((!\maze_run_thru|countx [1]) # ((!\maze_run_thru|countx[3]~0_combout ) # (!\maze_run_thru|countx [0])))) ) ) ) # ( 
// !\maze_run_thru|countx [2] & ( \FSM|POSCTRL|Decoder0~0_combout  & ( (\maze_run_thru|countx [1] & (\KEY[0]~input_o  & (\maze_run_thru|countx[3]~0_combout  & \maze_run_thru|countx [0]))) ) ) ) # ( \maze_run_thru|countx [2] & ( 
// !\FSM|POSCTRL|Decoder0~0_combout  & ( \KEY[0]~input_o  ) ) )

	.dataa(!\maze_run_thru|countx [1]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\maze_run_thru|countx[3]~0_combout ),
	.datad(!\maze_run_thru|countx [0]),
	.datae(!\maze_run_thru|countx [2]),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|countx[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|countx[2]~4 .extended_lut = "off";
defparam \maze_run_thru|countx[2]~4 .lut_mask = 64'h0000333300013332;
defparam \maze_run_thru|countx[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y15_N8
dffeas \maze_run_thru|countx[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|countx[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|countx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|countx[2] .is_wysiwyg = "true";
defparam \maze_run_thru|countx[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N21
cyclonev_lcell_comb \maze_run_thru|Add3~0 (
// Equation(s):
// \maze_run_thru|Add3~0_combout  = ( \maze_run_thru|countx [2] & ( (\maze_run_thru|countx [0] & \maze_run_thru|countx [1]) ) )

	.dataa(!\maze_run_thru|countx [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\maze_run_thru|countx [1]),
	.datae(gnd),
	.dataf(!\maze_run_thru|countx [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add3~0 .extended_lut = "off";
defparam \maze_run_thru|Add3~0 .lut_mask = 64'h0000000000550055;
defparam \maze_run_thru|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N33
cyclonev_lcell_comb \maze_run_thru|countx[3]~2 (
// Equation(s):
// \maze_run_thru|countx[3]~2_combout  = ( \maze_run_thru|countx [3] & ( \FSM|POSCTRL|Decoder0~0_combout  & ( (\KEY[0]~input_o  & (!\maze_run_thru|Equal3~0_combout  & ((!\maze_run_thru|countx[3]~0_combout ) # (!\maze_run_thru|Add3~0_combout )))) ) ) ) # ( 
// !\maze_run_thru|countx [3] & ( \FSM|POSCTRL|Decoder0~0_combout  & ( (\maze_run_thru|countx[3]~0_combout  & (\KEY[0]~input_o  & (\maze_run_thru|Add3~0_combout  & !\maze_run_thru|Equal3~0_combout ))) ) ) ) # ( \maze_run_thru|countx [3] & ( 
// !\FSM|POSCTRL|Decoder0~0_combout  & ( \KEY[0]~input_o  ) ) )

	.dataa(!\maze_run_thru|countx[3]~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\maze_run_thru|Add3~0_combout ),
	.datad(!\maze_run_thru|Equal3~0_combout ),
	.datae(!\maze_run_thru|countx [3]),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|countx[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|countx[3]~2 .extended_lut = "off";
defparam \maze_run_thru|countx[3]~2 .lut_mask = 64'h0000333301003200;
defparam \maze_run_thru|countx[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N5
dffeas \maze_run_thru|countx[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|countx[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|countx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|countx[3] .is_wysiwyg = "true";
defparam \maze_run_thru|countx[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N18
cyclonev_lcell_comb \maze_run_thru|Equal3~0 (
// Equation(s):
// \maze_run_thru|Equal3~0_combout  = ( !\maze_run_thru|countx [2] & ( (!\maze_run_thru|countx [0] & (!\maze_run_thru|countx [1] & \maze_run_thru|countx [3])) ) )

	.dataa(!\maze_run_thru|countx [0]),
	.datab(gnd),
	.datac(!\maze_run_thru|countx [1]),
	.datad(!\maze_run_thru|countx [3]),
	.datae(gnd),
	.dataf(!\maze_run_thru|countx [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Equal3~0 .extended_lut = "off";
defparam \maze_run_thru|Equal3~0 .lut_mask = 64'h00A000A000000000;
defparam \maze_run_thru|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N12
cyclonev_lcell_comb \maze_run_thru|county~2 (
// Equation(s):
// \maze_run_thru|county~2_combout  = ( \maze_run_thru|always2~0_combout  & ( (\KEY[0]~input_o  & (!\maze_run_thru|Equal3~0_combout  & !\maze_run_thru|county [0])) ) ) # ( !\maze_run_thru|always2~0_combout  & ( (\KEY[0]~input_o  & !\maze_run_thru|county [0]) 
// ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\maze_run_thru|Equal3~0_combout ),
	.datad(!\maze_run_thru|county [0]),
	.datae(gnd),
	.dataf(!\maze_run_thru|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|county~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|county~2 .extended_lut = "off";
defparam \maze_run_thru|county~2 .lut_mask = 64'h3300330030003000;
defparam \maze_run_thru|county~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N48
cyclonev_lcell_comb \maze_run_thru|county[2]~1 (
// Equation(s):
// \maze_run_thru|county[2]~1_combout  = ( \FSM|POSCTRL|Decoder0~0_combout  & ( \KEY[0]~input_o  & ( (\maze_run_thru|countx [3] & (!\maze_run_thru|countx [0] & (!\maze_run_thru|countx [1] & !\maze_run_thru|countx [2]))) ) ) ) # ( 
// \FSM|POSCTRL|Decoder0~0_combout  & ( !\KEY[0]~input_o  ) ) # ( !\FSM|POSCTRL|Decoder0~0_combout  & ( !\KEY[0]~input_o  ) )

	.dataa(!\maze_run_thru|countx [3]),
	.datab(!\maze_run_thru|countx [0]),
	.datac(!\maze_run_thru|countx [1]),
	.datad(!\maze_run_thru|countx [2]),
	.datae(!\FSM|POSCTRL|Decoder0~0_combout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|county[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|county[2]~1 .extended_lut = "off";
defparam \maze_run_thru|county[2]~1 .lut_mask = 64'hFFFFFFFF00004000;
defparam \maze_run_thru|county[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N14
dffeas \maze_run_thru|county[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|county~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|county[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|county [0]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|county[0] .is_wysiwyg = "true";
defparam \maze_run_thru|county[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N33
cyclonev_lcell_comb \maze_run_thru|county~4 (
// Equation(s):
// \maze_run_thru|county~4_combout  = (\KEY[0]~input_o  & (!\maze_run_thru|county [0] $ (!\maze_run_thru|county [1])))

	.dataa(!\KEY[0]~input_o ),
	.datab(!\maze_run_thru|county [0]),
	.datac(gnd),
	.datad(!\maze_run_thru|county [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|county~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|county~4 .extended_lut = "off";
defparam \maze_run_thru|county~4 .lut_mask = 64'h1144114411441144;
defparam \maze_run_thru|county~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N35
dffeas \maze_run_thru|county[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|county~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|county[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|county [1]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|county[1] .is_wysiwyg = "true";
defparam \maze_run_thru|county[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N30
cyclonev_lcell_comb \maze_run_thru|county~3 (
// Equation(s):
// \maze_run_thru|county~3_combout  = (\KEY[0]~input_o  & (!\maze_run_thru|county [2] $ (((!\maze_run_thru|county [0]) # (!\maze_run_thru|county [1])))))

	.dataa(!\KEY[0]~input_o ),
	.datab(!\maze_run_thru|county [0]),
	.datac(!\maze_run_thru|county [1]),
	.datad(!\maze_run_thru|county [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|county~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|county~3 .extended_lut = "off";
defparam \maze_run_thru|county~3 .lut_mask = 64'h0154015401540154;
defparam \maze_run_thru|county~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N32
dffeas \maze_run_thru|county[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|county~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|county[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|county [2]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|county[2] .is_wysiwyg = "true";
defparam \maze_run_thru|county[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N24
cyclonev_lcell_comb \maze_run_thru|county~0 (
// Equation(s):
// \maze_run_thru|county~0_combout  = ( \maze_run_thru|county [3] & ( \KEY[0]~input_o  & ( (!\maze_run_thru|county [1] & (((!\maze_run_thru|Equal3~0_combout ) # (\maze_run_thru|county [0])) # (\maze_run_thru|county [2]))) # (\maze_run_thru|county [1] & 
// ((!\maze_run_thru|county [2]) # ((!\maze_run_thru|county [0])))) ) ) ) # ( !\maze_run_thru|county [3] & ( \KEY[0]~input_o  & ( (\maze_run_thru|county [1] & (\maze_run_thru|county [2] & \maze_run_thru|county [0])) ) ) )

	.dataa(!\maze_run_thru|county [1]),
	.datab(!\maze_run_thru|county [2]),
	.datac(!\maze_run_thru|Equal3~0_combout ),
	.datad(!\maze_run_thru|county [0]),
	.datae(!\maze_run_thru|county [3]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|county~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|county~0 .extended_lut = "off";
defparam \maze_run_thru|county~0 .lut_mask = 64'h000000000011F7EE;
defparam \maze_run_thru|county~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N26
dffeas \maze_run_thru|county[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|county~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|county[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|county [3]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|county[3] .is_wysiwyg = "true";
defparam \maze_run_thru|county[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N15
cyclonev_lcell_comb \maze_run_thru|always2~0 (
// Equation(s):
// \maze_run_thru|always2~0_combout  = ( !\maze_run_thru|county [1] & ( (\maze_run_thru|county [3] & (!\maze_run_thru|county [2] & !\maze_run_thru|county [0])) ) )

	.dataa(!\maze_run_thru|county [3]),
	.datab(gnd),
	.datac(!\maze_run_thru|county [2]),
	.datad(!\maze_run_thru|county [0]),
	.datae(gnd),
	.dataf(!\maze_run_thru|county [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|always2~0 .extended_lut = "off";
defparam \maze_run_thru|always2~0 .lut_mask = 64'h5000500000000000;
defparam \maze_run_thru|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N36
cyclonev_lcell_comb \maze_run_thru|donep1~0 (
// Equation(s):
// \maze_run_thru|donep1~0_combout  = ( \maze_run_thru|always2~0_combout  & ( (\KEY[0]~input_o  & ((!\FSM|POSCTRL|Decoder0~0_combout  & ((\maze_run_thru|donep1~q ))) # (\FSM|POSCTRL|Decoder0~0_combout  & (\maze_run_thru|Equal3~0_combout  & 
// !\maze_run_thru|donep1~q )))) ) ) # ( !\maze_run_thru|always2~0_combout  & ( (!\FSM|POSCTRL|Decoder0~0_combout  & (\KEY[0]~input_o  & \maze_run_thru|donep1~q )) ) )

	.dataa(!\maze_run_thru|Equal3~0_combout ),
	.datab(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\maze_run_thru|donep1~q ),
	.datae(gnd),
	.dataf(!\maze_run_thru|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|donep1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|donep1~0 .extended_lut = "off";
defparam \maze_run_thru|donep1~0 .lut_mask = 64'h000C000C010C010C;
defparam \maze_run_thru|donep1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N38
dffeas \maze_run_thru|donep1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|donep1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|donep1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|donep1 .is_wysiwyg = "true";
defparam \maze_run_thru|donep1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N24
cyclonev_lcell_comb \maze_run_thru|doneBox~0 (
// Equation(s):
// \maze_run_thru|doneBox~0_combout  = ( \FSM|POSCTRL|currentStateP [2] & ( \FSM|POSCTRL|currentStateP [0] & ( \maze_run_thru|doneBox~q  ) ) ) # ( !\FSM|POSCTRL|currentStateP [2] & ( \FSM|POSCTRL|currentStateP [0] & ( \maze_run_thru|doneBox~q  ) ) ) # ( 
// \FSM|POSCTRL|currentStateP [2] & ( !\FSM|POSCTRL|currentStateP [0] & ( \maze_run_thru|doneBox~q  ) ) ) # ( !\FSM|POSCTRL|currentStateP [2] & ( !\FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [3] & ((!\FSM|POSCTRL|currentStateP [1] & 
// ((\maze_run_thru|donep1~q ))) # (\FSM|POSCTRL|currentStateP [1] & (\maze_run_thru|doneBox~q )))) # (\FSM|POSCTRL|currentStateP [3] & (((\maze_run_thru|doneBox~q )))) ) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [1]),
	.datac(!\maze_run_thru|doneBox~q ),
	.datad(!\maze_run_thru|donep1~q ),
	.datae(!\FSM|POSCTRL|currentStateP [2]),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|doneBox~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|doneBox~0 .extended_lut = "off";
defparam \maze_run_thru|doneBox~0 .lut_mask = 64'h078F0F0F0F0F0F0F;
defparam \maze_run_thru|doneBox~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y15_N24
cyclonev_lcell_comb \maze_run_thru|doneBox~feeder (
// Equation(s):
// \maze_run_thru|doneBox~feeder_combout  = \maze_run_thru|doneBox~0_combout 

	.dataa(!\maze_run_thru|doneBox~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|doneBox~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|doneBox~feeder .extended_lut = "off";
defparam \maze_run_thru|doneBox~feeder .lut_mask = 64'h5555555555555555;
defparam \maze_run_thru|doneBox~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y15_N26
dffeas \maze_run_thru|doneBox (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|doneBox~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|doneBox~q ),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|doneBox .is_wysiwyg = "true";
defparam \maze_run_thru|doneBox .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N6
cyclonev_lcell_comb \maze_run_thru|done~1 (
// Equation(s):
// \maze_run_thru|done~1_combout  = ( !\maze_run_thru|done [0] & ( \maze_run_thru|doneBox~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\maze_run_thru|doneBox~q ),
	.datae(gnd),
	.dataf(!\maze_run_thru|done [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|done~1 .extended_lut = "off";
defparam \maze_run_thru|done~1 .lut_mask = 64'h00FF00FF00000000;
defparam \maze_run_thru|done~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N24
cyclonev_lcell_comb \maze_run_thru|x~0 (
// Equation(s):
// \maze_run_thru|x~0_combout  = ( \maze_run_thru|done~1_combout  & ( (\FSM|POSCTRL|Decoder0~0_combout  & (!\maze_run_thru|always0~0_combout  & !\maze_run_thru|x [0])) ) )

	.dataa(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datab(!\maze_run_thru|always0~0_combout ),
	.datac(gnd),
	.datad(!\maze_run_thru|x [0]),
	.datae(gnd),
	.dataf(!\maze_run_thru|done~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|x~0 .extended_lut = "off";
defparam \maze_run_thru|x~0 .lut_mask = 64'h0000000044004400;
defparam \maze_run_thru|x~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N3
cyclonev_lcell_comb \maze_run_thru|x[4]~1 (
// Equation(s):
// \maze_run_thru|x[4]~1_combout  = ( \FSM|POSCTRL|Decoder0~0_combout  & ( (!\KEY[0]~input_o ) # ((!\maze_run_thru|done [0] & \maze_run_thru|doneBox~q )) ) ) # ( !\FSM|POSCTRL|Decoder0~0_combout  )

	.dataa(gnd),
	.datab(!\maze_run_thru|done [0]),
	.datac(!\maze_run_thru|doneBox~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|x[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|x[4]~1 .extended_lut = "off";
defparam \maze_run_thru|x[4]~1 .lut_mask = 64'hFFFFFFFFFF0CFF0C;
defparam \maze_run_thru|x[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y16_N26
dffeas \maze_run_thru|x[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|x~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|x[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|x[0] .is_wysiwyg = "true";
defparam \maze_run_thru|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N27
cyclonev_lcell_comb \maze_run_thru|x~2 (
// Equation(s):
// \maze_run_thru|x~2_combout  = ( \maze_run_thru|done~1_combout  & ( (\FSM|POSCTRL|Decoder0~0_combout  & (!\maze_run_thru|always0~0_combout  & (!\maze_run_thru|x [0] $ (!\maze_run_thru|x [1])))) ) )

	.dataa(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datab(!\maze_run_thru|always0~0_combout ),
	.datac(!\maze_run_thru|x [0]),
	.datad(!\maze_run_thru|x [1]),
	.datae(gnd),
	.dataf(!\maze_run_thru|done~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|x~2 .extended_lut = "off";
defparam \maze_run_thru|x~2 .lut_mask = 64'h0000000004400440;
defparam \maze_run_thru|x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y16_N29
dffeas \maze_run_thru|x[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|x~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|x[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|x[1] .is_wysiwyg = "true";
defparam \maze_run_thru|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N54
cyclonev_lcell_comb \maze_run_thru|x~3 (
// Equation(s):
// \maze_run_thru|x~3_combout  = ( \maze_run_thru|x [2] & ( \FSM|POSCTRL|Decoder0~0_combout  & ( (!\maze_run_thru|always0~0_combout  & (\maze_run_thru|done~1_combout  & ((!\maze_run_thru|x [1]) # (!\maze_run_thru|x [0])))) ) ) ) # ( !\maze_run_thru|x [2] & ( 
// \FSM|POSCTRL|Decoder0~0_combout  & ( (\maze_run_thru|x [1] & (!\maze_run_thru|always0~0_combout  & (\maze_run_thru|x [0] & \maze_run_thru|done~1_combout ))) ) ) )

	.dataa(!\maze_run_thru|x [1]),
	.datab(!\maze_run_thru|always0~0_combout ),
	.datac(!\maze_run_thru|x [0]),
	.datad(!\maze_run_thru|done~1_combout ),
	.datae(!\maze_run_thru|x [2]),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|x~3 .extended_lut = "off";
defparam \maze_run_thru|x~3 .lut_mask = 64'h00000000000400C8;
defparam \maze_run_thru|x~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y16_N56
dffeas \maze_run_thru|x[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|x[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|x[2] .is_wysiwyg = "true";
defparam \maze_run_thru|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N33
cyclonev_lcell_comb \maze_run_thru|Add1~0 (
// Equation(s):
// \maze_run_thru|Add1~0_combout  = ( \maze_run_thru|x [3] & ( (!\maze_run_thru|x [1]) # ((!\maze_run_thru|x [0]) # (!\maze_run_thru|x [2])) ) ) # ( !\maze_run_thru|x [3] & ( (\maze_run_thru|x [1] & (\maze_run_thru|x [0] & \maze_run_thru|x [2])) ) )

	.dataa(gnd),
	.datab(!\maze_run_thru|x [1]),
	.datac(!\maze_run_thru|x [0]),
	.datad(!\maze_run_thru|x [2]),
	.datae(gnd),
	.dataf(!\maze_run_thru|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add1~0 .extended_lut = "off";
defparam \maze_run_thru|Add1~0 .lut_mask = 64'h00030003FFFCFFFC;
defparam \maze_run_thru|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N12
cyclonev_lcell_comb \maze_run_thru|x~4 (
// Equation(s):
// \maze_run_thru|x~4_combout  = ( \maze_run_thru|done~1_combout  & ( (!\maze_run_thru|always0~0_combout  & (\maze_run_thru|Add1~0_combout  & \FSM|POSCTRL|Decoder0~0_combout )) ) )

	.dataa(!\maze_run_thru|always0~0_combout ),
	.datab(gnd),
	.datac(!\maze_run_thru|Add1~0_combout ),
	.datad(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\maze_run_thru|done~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|x~4 .extended_lut = "off";
defparam \maze_run_thru|x~4 .lut_mask = 64'h00000000000A000A;
defparam \maze_run_thru|x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y16_N14
dffeas \maze_run_thru|x[3] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|x~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|x[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|x[3] .is_wysiwyg = "true";
defparam \maze_run_thru|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N30
cyclonev_lcell_comb \maze_run_thru|Add1~1 (
// Equation(s):
// \maze_run_thru|Add1~1_combout  = ( \maze_run_thru|x [3] & ( (\maze_run_thru|x [1] & (\maze_run_thru|x [2] & \maze_run_thru|x [0])) ) )

	.dataa(gnd),
	.datab(!\maze_run_thru|x [1]),
	.datac(!\maze_run_thru|x [2]),
	.datad(!\maze_run_thru|x [0]),
	.datae(gnd),
	.dataf(!\maze_run_thru|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add1~1 .extended_lut = "off";
defparam \maze_run_thru|Add1~1 .lut_mask = 64'h0000000000030003;
defparam \maze_run_thru|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N15
cyclonev_lcell_comb \maze_run_thru|x~5 (
// Equation(s):
// \maze_run_thru|x~5_combout  = ( \FSM|POSCTRL|Decoder0~0_combout  & ( (!\maze_run_thru|always0~0_combout  & (\maze_run_thru|done~1_combout  & (!\maze_run_thru|Add1~1_combout  $ (!\maze_run_thru|x [4])))) ) )

	.dataa(!\maze_run_thru|always0~0_combout ),
	.datab(!\maze_run_thru|done~1_combout ),
	.datac(!\maze_run_thru|Add1~1_combout ),
	.datad(!\maze_run_thru|x [4]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|x~5 .extended_lut = "off";
defparam \maze_run_thru|x~5 .lut_mask = 64'h0000000002200220;
defparam \maze_run_thru|x~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y16_N17
dffeas \maze_run_thru|x[4] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|x~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|x[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|x[4] .is_wysiwyg = "true";
defparam \maze_run_thru|x[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N12
cyclonev_lcell_comb \maze_run_thru|always0~0 (
// Equation(s):
// \maze_run_thru|always0~0_combout  = ( \maze_run_thru|x [1] & ( !\maze_run_thru|x [3] & ( (\maze_run_thru|x [2] & (\maze_run_thru|x [4] & (!\maze_run_thru|donep1~q  & \maze_run_thru|x [0]))) ) ) )

	.dataa(!\maze_run_thru|x [2]),
	.datab(!\maze_run_thru|x [4]),
	.datac(!\maze_run_thru|donep1~q ),
	.datad(!\maze_run_thru|x [0]),
	.datae(!\maze_run_thru|x [1]),
	.dataf(!\maze_run_thru|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|always0~0 .extended_lut = "off";
defparam \maze_run_thru|always0~0 .lut_mask = 64'h0000001000000000;
defparam \maze_run_thru|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N15
cyclonev_lcell_comb \maze_run_thru|y~0 (
// Equation(s):
// \maze_run_thru|y~0_combout  = ( !\maze_run_thru|y [0] & ( \FSM|POSCTRL|Decoder0~0_combout  & ( (\maze_run_thru|done~1_combout  & (!\maze_run_thru|always0~1_combout  & \maze_run_thru|always0~0_combout )) ) ) )

	.dataa(!\maze_run_thru|done~1_combout ),
	.datab(gnd),
	.datac(!\maze_run_thru|always0~1_combout ),
	.datad(!\maze_run_thru|always0~0_combout ),
	.datae(!\maze_run_thru|y [0]),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|y~0 .extended_lut = "off";
defparam \maze_run_thru|y~0 .lut_mask = 64'h0000000000500000;
defparam \maze_run_thru|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N51
cyclonev_lcell_comb \maze_run_thru|y[1]~1 (
// Equation(s):
// \maze_run_thru|y[1]~1_combout  = ( \maze_run_thru|done~1_combout  & ( (!\FSM|POSCTRL|Decoder0~0_combout ) # ((!\KEY[0]~input_o ) # (\maze_run_thru|always0~0_combout )) ) ) # ( !\maze_run_thru|done~1_combout  & ( (!\FSM|POSCTRL|Decoder0~0_combout ) # 
// (!\KEY[0]~input_o ) ) )

	.dataa(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\maze_run_thru|always0~0_combout ),
	.datad(gnd),
	.datae(!\maze_run_thru|done~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|y[1]~1 .extended_lut = "off";
defparam \maze_run_thru|y[1]~1 .lut_mask = 64'hEEEEEFEFEEEEEFEF;
defparam \maze_run_thru|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N17
dffeas \maze_run_thru|y[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|y[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|y[0] .is_wysiwyg = "true";
defparam \maze_run_thru|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N18
cyclonev_lcell_comb \maze_run_thru|y~2 (
// Equation(s):
// \maze_run_thru|y~2_combout  = ( \maze_run_thru|y [1] & ( \FSM|POSCTRL|Decoder0~0_combout  & ( (\maze_run_thru|always0~0_combout  & (!\maze_run_thru|y [0] & (\maze_run_thru|done~1_combout  & !\maze_run_thru|always0~1_combout ))) ) ) ) # ( !\maze_run_thru|y 
// [1] & ( \FSM|POSCTRL|Decoder0~0_combout  & ( (\maze_run_thru|always0~0_combout  & (\maze_run_thru|y [0] & (\maze_run_thru|done~1_combout  & !\maze_run_thru|always0~1_combout ))) ) ) )

	.dataa(!\maze_run_thru|always0~0_combout ),
	.datab(!\maze_run_thru|y [0]),
	.datac(!\maze_run_thru|done~1_combout ),
	.datad(!\maze_run_thru|always0~1_combout ),
	.datae(!\maze_run_thru|y [1]),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|y~2 .extended_lut = "off";
defparam \maze_run_thru|y~2 .lut_mask = 64'h0000000001000400;
defparam \maze_run_thru|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N20
dffeas \maze_run_thru|y[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|y[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|y[1] .is_wysiwyg = "true";
defparam \maze_run_thru|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N39
cyclonev_lcell_comb \maze_run_thru|Add0~0 (
// Equation(s):
// \maze_run_thru|Add0~0_combout  = ( \maze_run_thru|y [1] & ( !\maze_run_thru|y [0] $ (!\maze_run_thru|y [2]) ) ) # ( !\maze_run_thru|y [1] & ( \maze_run_thru|y [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\maze_run_thru|y [0]),
	.datad(!\maze_run_thru|y [2]),
	.datae(gnd),
	.dataf(!\maze_run_thru|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add0~0 .extended_lut = "off";
defparam \maze_run_thru|Add0~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \maze_run_thru|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N36
cyclonev_lcell_comb \maze_run_thru|y~3 (
// Equation(s):
// \maze_run_thru|y~3_combout  = ( \FSM|POSCTRL|Decoder0~0_combout  & ( (\maze_run_thru|done~1_combout  & (\maze_run_thru|Add0~0_combout  & (\maze_run_thru|always0~0_combout  & !\maze_run_thru|always0~1_combout ))) ) )

	.dataa(!\maze_run_thru|done~1_combout ),
	.datab(!\maze_run_thru|Add0~0_combout ),
	.datac(!\maze_run_thru|always0~0_combout ),
	.datad(!\maze_run_thru|always0~1_combout ),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|y~3 .extended_lut = "off";
defparam \maze_run_thru|y~3 .lut_mask = 64'h0000000001000100;
defparam \maze_run_thru|y~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N38
dffeas \maze_run_thru|y[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|y[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|y[2] .is_wysiwyg = "true";
defparam \maze_run_thru|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N42
cyclonev_lcell_comb \maze_run_thru|always0~2 (
// Equation(s):
// \maze_run_thru|always0~2_combout  = ( \maze_run_thru|y [2] & ( \maze_run_thru|y [1] & ( \maze_run_thru|y [0] ) ) )

	.dataa(gnd),
	.datab(!\maze_run_thru|y [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\maze_run_thru|y [2]),
	.dataf(!\maze_run_thru|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|always0~2 .extended_lut = "off";
defparam \maze_run_thru|always0~2 .lut_mask = 64'h0000000000003333;
defparam \maze_run_thru|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N54
cyclonev_lcell_comb \maze_run_thru|y~4 (
// Equation(s):
// \maze_run_thru|y~4_combout  = ( !\maze_run_thru|y [3] & ( \maze_run_thru|always0~2_combout  & ( (!\maze_run_thru|y [4] & (\FSM|POSCTRL|Decoder0~0_combout  & (\maze_run_thru|done~1_combout  & \maze_run_thru|always0~0_combout ))) ) ) ) # ( \maze_run_thru|y 
// [3] & ( !\maze_run_thru|always0~2_combout  & ( (\FSM|POSCTRL|Decoder0~0_combout  & (\maze_run_thru|done~1_combout  & \maze_run_thru|always0~0_combout )) ) ) )

	.dataa(!\maze_run_thru|y [4]),
	.datab(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datac(!\maze_run_thru|done~1_combout ),
	.datad(!\maze_run_thru|always0~0_combout ),
	.datae(!\maze_run_thru|y [3]),
	.dataf(!\maze_run_thru|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|y~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|y~4 .extended_lut = "off";
defparam \maze_run_thru|y~4 .lut_mask = 64'h0000000300020000;
defparam \maze_run_thru|y~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N56
dffeas \maze_run_thru|y[3] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|y[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|y[3] .is_wysiwyg = "true";
defparam \maze_run_thru|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N24
cyclonev_lcell_comb \maze_run_thru|y~5 (
// Equation(s):
// \maze_run_thru|y~5_combout  = ( !\maze_run_thru|y [4] & ( \maze_run_thru|always0~2_combout  & ( (\maze_run_thru|y [3] & (\FSM|POSCTRL|Decoder0~0_combout  & (\maze_run_thru|done~1_combout  & \maze_run_thru|always0~0_combout ))) ) ) ) # ( \maze_run_thru|y 
// [4] & ( !\maze_run_thru|always0~2_combout  & ( (\FSM|POSCTRL|Decoder0~0_combout  & (\maze_run_thru|done~1_combout  & \maze_run_thru|always0~0_combout )) ) ) )

	.dataa(!\maze_run_thru|y [3]),
	.datab(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datac(!\maze_run_thru|done~1_combout ),
	.datad(!\maze_run_thru|always0~0_combout ),
	.datae(!\maze_run_thru|y [4]),
	.dataf(!\maze_run_thru|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|y~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|y~5 .extended_lut = "off";
defparam \maze_run_thru|y~5 .lut_mask = 64'h0000000300010000;
defparam \maze_run_thru|y~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N26
dffeas \maze_run_thru|y[4] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|y~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|y[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|y[4] .is_wysiwyg = "true";
defparam \maze_run_thru|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N6
cyclonev_lcell_comb \maze_run_thru|always0~1 (
// Equation(s):
// \maze_run_thru|always0~1_combout  = ( !\maze_run_thru|y [3] & ( \maze_run_thru|y [2] & ( (\maze_run_thru|y [4] & (\maze_run_thru|y [1] & \maze_run_thru|y [0])) ) ) )

	.dataa(!\maze_run_thru|y [4]),
	.datab(gnd),
	.datac(!\maze_run_thru|y [1]),
	.datad(!\maze_run_thru|y [0]),
	.datae(!\maze_run_thru|y [3]),
	.dataf(!\maze_run_thru|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|always0~1 .extended_lut = "off";
defparam \maze_run_thru|always0~1 .lut_mask = 64'h0000000000050000;
defparam \maze_run_thru|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N42
cyclonev_lcell_comb \maze_run_thru|done~0 (
// Equation(s):
// \maze_run_thru|done~0_combout  = ( \maze_run_thru|done [0] & ( \FSM|POSCTRL|Decoder0~0_combout  & ( \KEY[0]~input_o  ) ) ) # ( !\maze_run_thru|done [0] & ( \FSM|POSCTRL|Decoder0~0_combout  & ( (\maze_run_thru|always0~0_combout  & (\maze_run_thru|doneBox~q 
//  & \maze_run_thru|always0~1_combout )) ) ) )

	.dataa(!\maze_run_thru|always0~0_combout ),
	.datab(!\maze_run_thru|doneBox~q ),
	.datac(!\maze_run_thru|always0~1_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\maze_run_thru|done [0]),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|done~0 .extended_lut = "off";
defparam \maze_run_thru|done~0 .lut_mask = 64'h00000000010100FF;
defparam \maze_run_thru|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y16_N44
dffeas \maze_run_thru|done[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|done [0]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|done[0] .is_wysiwyg = "true";
defparam \maze_run_thru|done[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N57
cyclonev_lcell_comb \FSM|POSCTRL|Mux3~0 (
// Equation(s):
// \FSM|POSCTRL|Mux3~0_combout  = ( \erase1|done [0] & ( \FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [1] & !\PS2|PS2_Data_In|received_data_en~q ) ) ) ) # ( !\erase1|done [0] & ( \FSM|POSCTRL|currentStateP [0] & ( 
// (!\PS2|PS2_Data_In|received_data_en~q ) # (\FSM|POSCTRL|currentStateP [1]) ) ) ) # ( \erase1|done [0] & ( !\FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [1] & (((!\FSM|POSCTRL|currentStateP [3] & \maze_run_thru|done [0])))) # 
// (\FSM|POSCTRL|currentStateP [1] & (!\PS2|PS2_Data_In|received_data_en~q )) ) ) ) # ( !\erase1|done [0] & ( !\FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [1] & (((!\FSM|POSCTRL|currentStateP [3] & \maze_run_thru|done [0])))) # 
// (\FSM|POSCTRL|currentStateP [1] & (!\PS2|PS2_Data_In|received_data_en~q )) ) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [1]),
	.datab(!\PS2|PS2_Data_In|received_data_en~q ),
	.datac(!\FSM|POSCTRL|currentStateP [3]),
	.datad(!\maze_run_thru|done [0]),
	.datae(!\erase1|done [0]),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Mux3~0 .extended_lut = "off";
defparam \FSM|POSCTRL|Mux3~0 .lut_mask = 64'h44E444E4DDDD8888;
defparam \FSM|POSCTRL|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N30
cyclonev_lcell_comb \FSM|POSCTRL|drawBox (
// Equation(s):
// \FSM|POSCTRL|drawBox~combout  = LCELL(( !\FSM|POSCTRL|currentStateP [0] & ( \FSM|POSCTRL|currentStateP [3] & ( (!\FSM|POSCTRL|currentStateP [2] & !\FSM|POSCTRL|currentStateP [1]) ) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|currentStateP [2]),
	.datad(!\FSM|POSCTRL|currentStateP [1]),
	.datae(!\FSM|POSCTRL|currentStateP [0]),
	.dataf(!\FSM|POSCTRL|currentStateP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|drawBox~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|drawBox .extended_lut = "off";
defparam \FSM|POSCTRL|drawBox .lut_mask = 64'h00000000F0000000;
defparam \FSM|POSCTRL|drawBox .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y15_N30
cyclonev_lcell_comb \draw1|countx[0]~0 (
// Equation(s):
// \draw1|countx[0]~0_combout  = ( \draw1|countx [0] & ( (!\FSM|POSCTRL|drawBox~combout ) # (((!\draw1|Equal1~0_combout  & \draw1|donep1 [0])) # (\draw1|done [0])) ) ) # ( !\draw1|countx [0] & ( (!\draw1|Equal1~0_combout  & (\FSM|POSCTRL|drawBox~combout  & 
// (!\draw1|donep1 [0] & !\draw1|done [0]))) ) )

	.dataa(!\draw1|Equal1~0_combout ),
	.datab(!\FSM|POSCTRL|drawBox~combout ),
	.datac(!\draw1|donep1 [0]),
	.datad(!\draw1|done [0]),
	.datae(!\draw1|countx [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|countx[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|countx[0]~0 .extended_lut = "off";
defparam \draw1|countx[0]~0 .lut_mask = 64'h2000CEFF2000CEFF;
defparam \draw1|countx[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y15_N32
dffeas \draw1|countx[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|countx[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|countx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|countx[0] .is_wysiwyg = "true";
defparam \draw1|countx[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N39
cyclonev_lcell_comb \draw1|countx[1]~4 (
// Equation(s):
// \draw1|countx[1]~4_combout  = ( \FSM|POSCTRL|drawBox~combout  & ( !\draw1|countx [1] $ ((((!\draw1|countx [0]) # (!\draw1|countx[1]~2_combout )) # (\draw1|done [0]))) ) ) # ( !\FSM|POSCTRL|drawBox~combout  & ( \draw1|countx [1] ) )

	.dataa(!\draw1|done [0]),
	.datab(!\draw1|countx [0]),
	.datac(!\draw1|countx[1]~2_combout ),
	.datad(!\draw1|countx [1]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|drawBox~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|countx[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|countx[1]~4 .extended_lut = "off";
defparam \draw1|countx[1]~4 .lut_mask = 64'h00FF00FF02FD02FD;
defparam \draw1|countx[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y15_N41
dffeas \draw1|countx[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|countx[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|countx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|countx[1] .is_wysiwyg = "true";
defparam \draw1|countx[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N12
cyclonev_lcell_comb \draw1|countx[1]~2 (
// Equation(s):
// \draw1|countx[1]~2_combout  = ( !\draw1|done [0] & ( \draw1|countx [1] & ( !\draw1|donep1 [0] ) ) ) # ( \draw1|done [0] & ( !\draw1|countx [1] & ( (\draw1|countx [3] & (!\draw1|countx [0] & !\draw1|countx [2])) ) ) ) # ( !\draw1|done [0] & ( 
// !\draw1|countx [1] & ( (!\draw1|donep1 [0]) # ((\draw1|countx [3] & (!\draw1|countx [0] & !\draw1|countx [2]))) ) ) )

	.dataa(!\draw1|countx [3]),
	.datab(!\draw1|countx [0]),
	.datac(!\draw1|donep1 [0]),
	.datad(!\draw1|countx [2]),
	.datae(!\draw1|done [0]),
	.dataf(!\draw1|countx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|countx[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|countx[1]~2 .extended_lut = "off";
defparam \draw1|countx[1]~2 .lut_mask = 64'hF4F04400F0F00000;
defparam \draw1|countx[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N42
cyclonev_lcell_comb \draw1|countx[2]~3 (
// Equation(s):
// \draw1|countx[2]~3_combout  = ( \draw1|countx [2] & ( \draw1|countx [1] & ( (!\draw1|countx [0]) # ((!\FSM|POSCTRL|drawBox~combout ) # ((!\draw1|countx[1]~2_combout ) # (\draw1|done [0]))) ) ) ) # ( !\draw1|countx [2] & ( \draw1|countx [1] & ( 
// (\draw1|countx [0] & (\FSM|POSCTRL|drawBox~combout  & (!\draw1|done [0] & \draw1|countx[1]~2_combout ))) ) ) ) # ( \draw1|countx [2] & ( !\draw1|countx [1] ) )

	.dataa(!\draw1|countx [0]),
	.datab(!\FSM|POSCTRL|drawBox~combout ),
	.datac(!\draw1|done [0]),
	.datad(!\draw1|countx[1]~2_combout ),
	.datae(!\draw1|countx [2]),
	.dataf(!\draw1|countx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|countx[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|countx[2]~3 .extended_lut = "off";
defparam \draw1|countx[2]~3 .lut_mask = 64'h0000FFFF0010FFEF;
defparam \draw1|countx[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y15_N44
dffeas \draw1|countx[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|countx[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|countx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|countx[2] .is_wysiwyg = "true";
defparam \draw1|countx[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N3
cyclonev_lcell_comb \draw1|Add1~0 (
// Equation(s):
// \draw1|Add1~0_combout  = ( \draw1|countx [1] & ( (\draw1|countx [0] & \draw1|countx [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\draw1|countx [0]),
	.datad(!\draw1|countx [2]),
	.datae(gnd),
	.dataf(!\draw1|countx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|Add1~0 .extended_lut = "off";
defparam \draw1|Add1~0 .lut_mask = 64'h00000000000F000F;
defparam \draw1|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N42
cyclonev_lcell_comb \draw1|countx[3]~1 (
// Equation(s):
// \draw1|countx[3]~1_combout  = ( \draw1|countx [3] & ( \draw1|Add1~0_combout  & ( (!\FSM|POSCTRL|drawBox~combout ) # (((\draw1|donep1 [0] & !\draw1|Equal1~0_combout )) # (\draw1|done [0])) ) ) ) # ( !\draw1|countx [3] & ( \draw1|Add1~0_combout  & ( 
// (!\draw1|donep1 [0] & (\FSM|POSCTRL|drawBox~combout  & (!\draw1|Equal1~0_combout  & !\draw1|done [0]))) ) ) ) # ( \draw1|countx [3] & ( !\draw1|Add1~0_combout  & ( (!\FSM|POSCTRL|drawBox~combout ) # ((!\draw1|Equal1~0_combout ) # (\draw1|done [0])) ) ) )

	.dataa(!\draw1|donep1 [0]),
	.datab(!\FSM|POSCTRL|drawBox~combout ),
	.datac(!\draw1|Equal1~0_combout ),
	.datad(!\draw1|done [0]),
	.datae(!\draw1|countx [3]),
	.dataf(!\draw1|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|countx[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|countx[3]~1 .extended_lut = "off";
defparam \draw1|countx[3]~1 .lut_mask = 64'h0000FCFF2000DCFF;
defparam \draw1|countx[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y16_N44
dffeas \draw1|countx[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|countx[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|countx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|countx[3] .is_wysiwyg = "true";
defparam \draw1|countx[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N36
cyclonev_lcell_comb \draw1|Equal1~0 (
// Equation(s):
// \draw1|Equal1~0_combout  = ( !\draw1|countx [1] & ( (!\draw1|countx [0] & (\draw1|countx [3] & !\draw1|countx [2])) ) )

	.dataa(gnd),
	.datab(!\draw1|countx [0]),
	.datac(!\draw1|countx [3]),
	.datad(!\draw1|countx [2]),
	.datae(gnd),
	.dataf(!\draw1|countx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|Equal1~0 .extended_lut = "off";
defparam \draw1|Equal1~0 .lut_mask = 64'h0C000C0000000000;
defparam \draw1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N33
cyclonev_lcell_comb \draw1|county~4 (
// Equation(s):
// \draw1|county~4_combout  = ( \draw1|always1~0_combout  & ( (!\draw1|Equal1~0_combout  & !\draw1|county [0]) ) ) # ( !\draw1|always1~0_combout  & ( !\draw1|county [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\draw1|Equal1~0_combout ),
	.datad(!\draw1|county [0]),
	.datae(gnd),
	.dataf(!\draw1|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|county~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|county~4 .extended_lut = "off";
defparam \draw1|county~4 .lut_mask = 64'hFF00FF00F000F000;
defparam \draw1|county~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N54
cyclonev_lcell_comb \draw1|county[1]~1 (
// Equation(s):
// \draw1|county[1]~1_combout  = ( !\draw1|done [0] & ( !\draw1|countx [1] & ( (!\draw1|countx [0] & (\FSM|POSCTRL|drawBox~combout  & (\draw1|countx [3] & !\draw1|countx [2]))) ) ) )

	.dataa(!\draw1|countx [0]),
	.datab(!\FSM|POSCTRL|drawBox~combout ),
	.datac(!\draw1|countx [3]),
	.datad(!\draw1|countx [2]),
	.datae(!\draw1|done [0]),
	.dataf(!\draw1|countx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|county[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|county[1]~1 .extended_lut = "off";
defparam \draw1|county[1]~1 .lut_mask = 64'h0200000000000000;
defparam \draw1|county[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y16_N35
dffeas \draw1|county[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|county~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\draw1|county[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|county [0]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|county[0] .is_wysiwyg = "true";
defparam \draw1|county[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N48
cyclonev_lcell_comb \draw1|county[1]~3 (
// Equation(s):
// \draw1|county[1]~3_combout  = ( \draw1|county [0] & ( !\draw1|county [1] $ (((!\draw1|Equal1~0_combout ) # ((!\FSM|POSCTRL|drawBox~combout ) # (\draw1|done [0])))) ) ) # ( !\draw1|county [0] & ( \draw1|county [1] ) )

	.dataa(!\draw1|Equal1~0_combout ),
	.datab(!\FSM|POSCTRL|drawBox~combout ),
	.datac(!\draw1|done [0]),
	.datad(!\draw1|county [1]),
	.datae(gnd),
	.dataf(!\draw1|county [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|county[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|county[1]~3 .extended_lut = "off";
defparam \draw1|county[1]~3 .lut_mask = 64'h00FF00FF10EF10EF;
defparam \draw1|county[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y16_N50
dffeas \draw1|county[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|county[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|county [1]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|county[1] .is_wysiwyg = "true";
defparam \draw1|county[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N36
cyclonev_lcell_comb \draw1|county[2]~2 (
// Equation(s):
// \draw1|county[2]~2_combout  = ( \draw1|county [2] & ( \draw1|county [0] & ( (!\draw1|county [1]) # ((!\FSM|POSCTRL|drawBox~combout ) # ((!\draw1|Equal1~0_combout ) # (\draw1|done [0]))) ) ) ) # ( !\draw1|county [2] & ( \draw1|county [0] & ( (\draw1|county 
// [1] & (\FSM|POSCTRL|drawBox~combout  & (\draw1|Equal1~0_combout  & !\draw1|done [0]))) ) ) ) # ( \draw1|county [2] & ( !\draw1|county [0] ) )

	.dataa(!\draw1|county [1]),
	.datab(!\FSM|POSCTRL|drawBox~combout ),
	.datac(!\draw1|Equal1~0_combout ),
	.datad(!\draw1|done [0]),
	.datae(!\draw1|county [2]),
	.dataf(!\draw1|county [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|county[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|county[2]~2 .extended_lut = "off";
defparam \draw1|county[2]~2 .lut_mask = 64'h0000FFFF0100FEFF;
defparam \draw1|county[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y16_N38
dffeas \draw1|county[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|county[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|county [2]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|county[2] .is_wysiwyg = "true";
defparam \draw1|county[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N57
cyclonev_lcell_comb \draw1|county~0 (
// Equation(s):
// \draw1|county~0_combout  = ( \draw1|county [3] & ( \draw1|county [0] & ( (!\draw1|county [2]) # (!\draw1|county [1]) ) ) ) # ( !\draw1|county [3] & ( \draw1|county [0] & ( (\draw1|county [2] & \draw1|county [1]) ) ) ) # ( \draw1|county [3] & ( 
// !\draw1|county [0] & ( ((!\draw1|Equal1~0_combout ) # (\draw1|county [1])) # (\draw1|county [2]) ) ) )

	.dataa(!\draw1|county [2]),
	.datab(gnd),
	.datac(!\draw1|Equal1~0_combout ),
	.datad(!\draw1|county [1]),
	.datae(!\draw1|county [3]),
	.dataf(!\draw1|county [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|county~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|county~0 .extended_lut = "off";
defparam \draw1|county~0 .lut_mask = 64'h0000F5FF0055FFAA;
defparam \draw1|county~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y16_N59
dffeas \draw1|county[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|county~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\draw1|county[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|county [3]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|county[3] .is_wysiwyg = "true";
defparam \draw1|county[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N30
cyclonev_lcell_comb \draw1|always1~0 (
// Equation(s):
// \draw1|always1~0_combout  = ( !\draw1|county [1] & ( (!\draw1|county [0] & (!\draw1|county [2] & \draw1|county [3])) ) )

	.dataa(!\draw1|county [0]),
	.datab(gnd),
	.datac(!\draw1|county [2]),
	.datad(!\draw1|county [3]),
	.datae(gnd),
	.dataf(!\draw1|county [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|always1~0 .extended_lut = "off";
defparam \draw1|always1~0 .lut_mask = 64'h00A000A000000000;
defparam \draw1|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N51
cyclonev_lcell_comb \draw1|donep1[0]~0 (
// Equation(s):
// \draw1|donep1[0]~0_combout  = ( \draw1|always1~0_combout  & ( (!\FSM|POSCTRL|drawBox~combout  & (((\draw1|donep1 [0])))) # (\FSM|POSCTRL|drawBox~combout  & ((!\draw1|done [0] & (\draw1|Equal1~0_combout  & !\draw1|donep1 [0])) # (\draw1|done [0] & 
// ((\draw1|donep1 [0]))))) ) ) # ( !\draw1|always1~0_combout  & ( (\draw1|donep1 [0] & ((!\FSM|POSCTRL|drawBox~combout ) # (\draw1|done [0]))) ) )

	.dataa(!\draw1|Equal1~0_combout ),
	.datab(!\FSM|POSCTRL|drawBox~combout ),
	.datac(!\draw1|done [0]),
	.datad(!\draw1|donep1 [0]),
	.datae(gnd),
	.dataf(!\draw1|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|donep1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|donep1[0]~0 .extended_lut = "off";
defparam \draw1|donep1[0]~0 .lut_mask = 64'h00CF00CF10CF10CF;
defparam \draw1|donep1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y16_N53
dffeas \draw1|donep1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|donep1[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|donep1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|donep1[0] .is_wysiwyg = "true";
defparam \draw1|donep1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N36
cyclonev_lcell_comb \draw1|yLoc[6]~1 (
// Equation(s):
// \draw1|yLoc[6]~1_combout  = ( \draw1|done [0] ) # ( !\draw1|done [0] & ( \draw1|donep1 [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\draw1|donep1 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\draw1|done [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|yLoc[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|yLoc[6]~1 .extended_lut = "off";
defparam \draw1|yLoc[6]~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \draw1|yLoc[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N24
cyclonev_lcell_comb \draw1|done[0]~feeder (
// Equation(s):
// \draw1|done[0]~feeder_combout  = ( \draw1|yLoc[6]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\draw1|yLoc[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|done[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|done[0]~feeder .extended_lut = "off";
defparam \draw1|done[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \draw1|done[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N26
dffeas \draw1|done[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|done[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FSM|POSCTRL|drawBox~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|done [0]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|done[0] .is_wysiwyg = "true";
defparam \draw1|done[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N51
cyclonev_lcell_comb \FSM|LEGALCTRL|isLegal~0 (
// Equation(s):
// \FSM|LEGALCTRL|isLegal~0_combout  = ( \FSM|LEGALCTRL|currentStateL [0] & ( (\FSM|LEGALCTRL|currentStateL [1] & !\FSM|LEGALCTRL|currentStateL [2]) ) ) # ( !\FSM|LEGALCTRL|currentStateL [0] & ( (!\FSM|LEGALCTRL|currentStateL [1] & 
// \FSM|LEGALCTRL|currentStateL [2]) ) )

	.dataa(!\FSM|LEGALCTRL|currentStateL [1]),
	.datab(gnd),
	.datac(!\FSM|LEGALCTRL|currentStateL [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|LEGALCTRL|currentStateL [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|isLegal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|isLegal~0 .extended_lut = "off";
defparam \FSM|LEGALCTRL|isLegal~0 .lut_mask = 64'h0A0A0A0A50505050;
defparam \FSM|LEGALCTRL|isLegal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N52
dffeas \FSM|LEGALCTRL|isLegal~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|LEGALCTRL|isLegal~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|LEGALCTRL|isLegal~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|LEGALCTRL|isLegal~DUPLICATE .is_wysiwyg = "true";
defparam \FSM|LEGALCTRL|isLegal~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N54
cyclonev_lcell_comb \FSM|POSCTRL|Mux3~1 (
// Equation(s):
// \FSM|POSCTRL|Mux3~1_combout  = ( \FSM|LEGALCTRL|doneCheckLegal~q  & ( \FSM|LEGALCTRL|isLegal~DUPLICATE_q  & ( !\FSM|POSCTRL|currentStateP [0] ) ) ) # ( \FSM|LEGALCTRL|doneCheckLegal~q  & ( !\FSM|LEGALCTRL|isLegal~DUPLICATE_q  ) ) # ( 
// !\FSM|LEGALCTRL|doneCheckLegal~q  & ( !\FSM|LEGALCTRL|isLegal~DUPLICATE_q  & ( \FSM|POSCTRL|currentStateP [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|currentStateP [0]),
	.datad(gnd),
	.datae(!\FSM|LEGALCTRL|doneCheckLegal~q ),
	.dataf(!\FSM|LEGALCTRL|isLegal~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Mux3~1 .extended_lut = "off";
defparam \FSM|POSCTRL|Mux3~1 .lut_mask = 64'h0F0FFFFF0000F0F0;
defparam \FSM|POSCTRL|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N0
cyclonev_lcell_comb \FSM|POSCTRL|Mux3~2 (
// Equation(s):
// \FSM|POSCTRL|Mux3~2_combout  = ( !\FSM|POSCTRL|currentStateP [3] & ( (!\FSM|POSCTRL|currentStateP [2] & (\FSM|POSCTRL|Mux3~0_combout )) # (\FSM|POSCTRL|currentStateP [2] & (((\FSM|POSCTRL|Mux3~1_combout  & ((!\FSM|POSCTRL|currentStateP [1])))))) ) ) # ( 
// \FSM|POSCTRL|currentStateP [3] & ( ((((\FSM|POSCTRL|currentStateP [1]) # (\draw1|done [0])) # (\FSM|POSCTRL|currentStateP [0])) # (\FSM|POSCTRL|currentStateP [2])) # (\FSM|POSCTRL|Mux3~0_combout ) ) )

	.dataa(!\FSM|POSCTRL|Mux3~0_combout ),
	.datab(!\FSM|POSCTRL|currentStateP [2]),
	.datac(!\FSM|POSCTRL|currentStateP [0]),
	.datad(!\draw1|done [0]),
	.datae(!\FSM|POSCTRL|currentStateP [3]),
	.dataf(!\FSM|POSCTRL|currentStateP [1]),
	.datag(!\FSM|POSCTRL|Mux3~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Mux3~2 .extended_lut = "on";
defparam \FSM|POSCTRL|Mux3~2 .lut_mask = 64'h47477FFF4444FFFF;
defparam \FSM|POSCTRL|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N2
dffeas \FSM|POSCTRL|currentStateP[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSCTRL|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSCTRL|currentStateP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSCTRL|currentStateP[0] .is_wysiwyg = "true";
defparam \FSM|POSCTRL|currentStateP[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N57
cyclonev_lcell_comb \FSM|POSCTRL|eraseBox (
// Equation(s):
// \FSM|POSCTRL|eraseBox~combout  = LCELL(( !\FSM|POSCTRL|currentStateP [3] & ( (!\FSM|POSCTRL|currentStateP [2] & (\FSM|POSCTRL|currentStateP [1] & \FSM|POSCTRL|currentStateP [0])) ) ))

	.dataa(!\FSM|POSCTRL|currentStateP [2]),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|currentStateP [1]),
	.datad(!\FSM|POSCTRL|currentStateP [0]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|eraseBox~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|eraseBox .extended_lut = "off";
defparam \FSM|POSCTRL|eraseBox .lut_mask = 64'h000A000A00000000;
defparam \FSM|POSCTRL|eraseBox .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N48
cyclonev_lcell_comb \erase1|countx[0]~0 (
// Equation(s):
// \erase1|countx[0]~0_combout  = ( \erase1|Equal1~0_combout  & ( (\erase1|countx [0] & ((!\FSM|POSCTRL|eraseBox~combout ) # (\erase1|done [0]))) ) ) # ( !\erase1|Equal1~0_combout  & ( !\erase1|countx [0] $ ((((!\FSM|POSCTRL|eraseBox~combout ) # 
// (\erase1|done [0])) # (\erase1|donep1 [0]))) ) )

	.dataa(!\erase1|donep1 [0]),
	.datab(!\erase1|countx [0]),
	.datac(!\FSM|POSCTRL|eraseBox~combout ),
	.datad(!\erase1|done [0]),
	.datae(gnd),
	.dataf(!\erase1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|countx[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|countx[0]~0 .extended_lut = "off";
defparam \erase1|countx[0]~0 .lut_mask = 64'h3933393330333033;
defparam \erase1|countx[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y16_N50
dffeas \erase1|countx[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|countx[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|countx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|countx[0] .is_wysiwyg = "true";
defparam \erase1|countx[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N54
cyclonev_lcell_comb \erase1|countx[1]~4 (
// Equation(s):
// \erase1|countx[1]~4_combout  = ( \erase1|done [0] & ( \erase1|countx [1] ) ) # ( !\erase1|done [0] & ( !\erase1|countx [1] $ (((!\FSM|POSCTRL|eraseBox~combout ) # ((!\erase1|countx[1]~2_combout ) # (!\erase1|countx [0])))) ) )

	.dataa(!\FSM|POSCTRL|eraseBox~combout ),
	.datab(!\erase1|countx[1]~2_combout ),
	.datac(!\erase1|countx [0]),
	.datad(!\erase1|countx [1]),
	.datae(gnd),
	.dataf(!\erase1|done [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|countx[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|countx[1]~4 .extended_lut = "off";
defparam \erase1|countx[1]~4 .lut_mask = 64'h01FE01FE00FF00FF;
defparam \erase1|countx[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y16_N56
dffeas \erase1|countx[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|countx[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|countx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|countx[1] .is_wysiwyg = "true";
defparam \erase1|countx[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N15
cyclonev_lcell_comb \erase1|Add1~0 (
// Equation(s):
// \erase1|Add1~0_combout  = ( \erase1|countx [1] & ( (\erase1|countx [2] & \erase1|countx [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\erase1|countx [2]),
	.datad(!\erase1|countx [0]),
	.datae(gnd),
	.dataf(!\erase1|countx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|Add1~0 .extended_lut = "off";
defparam \erase1|Add1~0 .lut_mask = 64'h00000000000F000F;
defparam \erase1|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N18
cyclonev_lcell_comb \erase1|countx[3]~1 (
// Equation(s):
// \erase1|countx[3]~1_combout  = ( \erase1|countx [3] & ( \erase1|donep1 [0] & ( ((!\FSM|POSCTRL|eraseBox~combout ) # (!\erase1|Equal1~0_combout )) # (\erase1|done [0]) ) ) ) # ( \erase1|countx [3] & ( !\erase1|donep1 [0] & ( 
// ((!\FSM|POSCTRL|eraseBox~combout ) # ((!\erase1|Equal1~0_combout  & !\erase1|Add1~0_combout ))) # (\erase1|done [0]) ) ) ) # ( !\erase1|countx [3] & ( !\erase1|donep1 [0] & ( (!\erase1|done [0] & (\FSM|POSCTRL|eraseBox~combout  & 
// (!\erase1|Equal1~0_combout  & \erase1|Add1~0_combout ))) ) ) )

	.dataa(!\erase1|done [0]),
	.datab(!\FSM|POSCTRL|eraseBox~combout ),
	.datac(!\erase1|Equal1~0_combout ),
	.datad(!\erase1|Add1~0_combout ),
	.datae(!\erase1|countx [3]),
	.dataf(!\erase1|donep1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|countx[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|countx[3]~1 .extended_lut = "off";
defparam \erase1|countx[3]~1 .lut_mask = 64'h0020FDDD0000FDFD;
defparam \erase1|countx[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y16_N20
dffeas \erase1|countx[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|countx[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|countx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|countx[3] .is_wysiwyg = "true";
defparam \erase1|countx[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N30
cyclonev_lcell_comb \erase1|countx[1]~2 (
// Equation(s):
// \erase1|countx[1]~2_combout  = ( !\erase1|countx [1] & ( \erase1|donep1 [0] & ( (!\erase1|countx [0] & (!\erase1|countx [2] & \erase1|countx [3])) ) ) ) # ( \erase1|countx [1] & ( !\erase1|donep1 [0] & ( !\erase1|done [0] ) ) ) # ( !\erase1|countx [1] & ( 
// !\erase1|donep1 [0] & ( (!\erase1|done [0]) # ((!\erase1|countx [0] & (!\erase1|countx [2] & \erase1|countx [3]))) ) ) )

	.dataa(!\erase1|countx [0]),
	.datab(!\erase1|countx [2]),
	.datac(!\erase1|done [0]),
	.datad(!\erase1|countx [3]),
	.datae(!\erase1|countx [1]),
	.dataf(!\erase1|donep1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|countx[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|countx[1]~2 .extended_lut = "off";
defparam \erase1|countx[1]~2 .lut_mask = 64'hF0F8F0F000880000;
defparam \erase1|countx[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N42
cyclonev_lcell_comb \erase1|countx[2]~3 (
// Equation(s):
// \erase1|countx[2]~3_combout  = ( \erase1|countx [2] & ( \erase1|countx [1] & ( (!\FSM|POSCTRL|eraseBox~combout ) # ((!\erase1|countx [0]) # ((!\erase1|countx[1]~2_combout ) # (\erase1|done [0]))) ) ) ) # ( !\erase1|countx [2] & ( \erase1|countx [1] & ( 
// (\FSM|POSCTRL|eraseBox~combout  & (\erase1|countx [0] & (!\erase1|done [0] & \erase1|countx[1]~2_combout ))) ) ) ) # ( \erase1|countx [2] & ( !\erase1|countx [1] ) )

	.dataa(!\FSM|POSCTRL|eraseBox~combout ),
	.datab(!\erase1|countx [0]),
	.datac(!\erase1|done [0]),
	.datad(!\erase1|countx[1]~2_combout ),
	.datae(!\erase1|countx [2]),
	.dataf(!\erase1|countx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|countx[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|countx[2]~3 .extended_lut = "off";
defparam \erase1|countx[2]~3 .lut_mask = 64'h0000FFFF0010FFEF;
defparam \erase1|countx[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y16_N44
dffeas \erase1|countx[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|countx[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|countx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|countx[2] .is_wysiwyg = "true";
defparam \erase1|countx[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N51
cyclonev_lcell_comb \erase1|Equal1~0 (
// Equation(s):
// \erase1|Equal1~0_combout  = ( \erase1|countx [3] & ( (!\erase1|countx [0] & (!\erase1|countx [2] & !\erase1|countx [1])) ) )

	.dataa(gnd),
	.datab(!\erase1|countx [0]),
	.datac(!\erase1|countx [2]),
	.datad(!\erase1|countx [1]),
	.datae(gnd),
	.dataf(!\erase1|countx [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|Equal1~0 .extended_lut = "off";
defparam \erase1|Equal1~0 .lut_mask = 64'h00000000C000C000;
defparam \erase1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N12
cyclonev_lcell_comb \erase1|county~4 (
// Equation(s):
// \erase1|county~4_combout  = ( \erase1|always1~0_combout  & ( (!\erase1|Equal1~0_combout  & !\erase1|county [0]) ) ) # ( !\erase1|always1~0_combout  & ( !\erase1|county [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\erase1|Equal1~0_combout ),
	.datad(!\erase1|county [0]),
	.datae(gnd),
	.dataf(!\erase1|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|county~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|county~4 .extended_lut = "off";
defparam \erase1|county~4 .lut_mask = 64'hFF00FF00F000F000;
defparam \erase1|county~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N36
cyclonev_lcell_comb \erase1|county[1]~1 (
// Equation(s):
// \erase1|county[1]~1_combout  = ( !\erase1|countx [1] & ( !\erase1|countx [0] & ( (\FSM|POSCTRL|eraseBox~combout  & (!\erase1|countx [2] & (!\erase1|done [0] & \erase1|countx [3]))) ) ) )

	.dataa(!\FSM|POSCTRL|eraseBox~combout ),
	.datab(!\erase1|countx [2]),
	.datac(!\erase1|done [0]),
	.datad(!\erase1|countx [3]),
	.datae(!\erase1|countx [1]),
	.dataf(!\erase1|countx [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|county[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|county[1]~1 .extended_lut = "off";
defparam \erase1|county[1]~1 .lut_mask = 64'h0040000000000000;
defparam \erase1|county[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y16_N14
dffeas \erase1|county[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|county~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\erase1|county[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|county [0]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|county[0] .is_wysiwyg = "true";
defparam \erase1|county[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N0
cyclonev_lcell_comb \erase1|county[1]~3 (
// Equation(s):
// \erase1|county[1]~3_combout  = ( \erase1|Equal1~0_combout  & ( !\erase1|county [1] $ ((((!\FSM|POSCTRL|eraseBox~combout ) # (!\erase1|county [0])) # (\erase1|done [0]))) ) ) # ( !\erase1|Equal1~0_combout  & ( \erase1|county [1] ) )

	.dataa(!\erase1|done [0]),
	.datab(!\FSM|POSCTRL|eraseBox~combout ),
	.datac(!\erase1|county [0]),
	.datad(!\erase1|county [1]),
	.datae(gnd),
	.dataf(!\erase1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|county[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|county[1]~3 .extended_lut = "off";
defparam \erase1|county[1]~3 .lut_mask = 64'h00FF00FF02FD02FD;
defparam \erase1|county[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y16_N2
dffeas \erase1|county[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|county[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|county [1]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|county[1] .is_wysiwyg = "true";
defparam \erase1|county[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N57
cyclonev_lcell_comb \erase1|county[2]~2 (
// Equation(s):
// \erase1|county[2]~2_combout  = ( \erase1|county [2] & ( \erase1|county [1] & ( (!\FSM|POSCTRL|eraseBox~combout ) # (((!\erase1|county [0]) # (!\erase1|Equal1~0_combout )) # (\erase1|done [0])) ) ) ) # ( !\erase1|county [2] & ( \erase1|county [1] & ( 
// (\FSM|POSCTRL|eraseBox~combout  & (!\erase1|done [0] & (\erase1|county [0] & \erase1|Equal1~0_combout ))) ) ) ) # ( \erase1|county [2] & ( !\erase1|county [1] ) )

	.dataa(!\FSM|POSCTRL|eraseBox~combout ),
	.datab(!\erase1|done [0]),
	.datac(!\erase1|county [0]),
	.datad(!\erase1|Equal1~0_combout ),
	.datae(!\erase1|county [2]),
	.dataf(!\erase1|county [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|county[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|county[2]~2 .extended_lut = "off";
defparam \erase1|county[2]~2 .lut_mask = 64'h0000FFFF0004FFFB;
defparam \erase1|county[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y16_N59
dffeas \erase1|county[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|county[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|county [2]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|county[2] .is_wysiwyg = "true";
defparam \erase1|county[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N27
cyclonev_lcell_comb \erase1|county~0 (
// Equation(s):
// \erase1|county~0_combout  = ( \erase1|county [3] & ( \erase1|county [0] & ( (!\erase1|county [2]) # (!\erase1|county [1]) ) ) ) # ( !\erase1|county [3] & ( \erase1|county [0] & ( (\erase1|county [2] & \erase1|county [1]) ) ) ) # ( \erase1|county [3] & ( 
// !\erase1|county [0] & ( (!\erase1|Equal1~0_combout ) # ((\erase1|county [1]) # (\erase1|county [2])) ) ) )

	.dataa(!\erase1|Equal1~0_combout ),
	.datab(!\erase1|county [2]),
	.datac(gnd),
	.datad(!\erase1|county [1]),
	.datae(!\erase1|county [3]),
	.dataf(!\erase1|county [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|county~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|county~0 .extended_lut = "off";
defparam \erase1|county~0 .lut_mask = 64'h0000BBFF0033FFCC;
defparam \erase1|county~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y16_N29
dffeas \erase1|county[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|county~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\erase1|county[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|county [3]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|county[3] .is_wysiwyg = "true";
defparam \erase1|county[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N15
cyclonev_lcell_comb \erase1|always1~0 (
// Equation(s):
// \erase1|always1~0_combout  = ( !\erase1|county [1] & ( (!\erase1|county [0] & (!\erase1|county [2] & \erase1|county [3])) ) )

	.dataa(gnd),
	.datab(!\erase1|county [0]),
	.datac(!\erase1|county [2]),
	.datad(!\erase1|county [3]),
	.datae(gnd),
	.dataf(!\erase1|county [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|always1~0 .extended_lut = "off";
defparam \erase1|always1~0 .lut_mask = 64'h00C000C000000000;
defparam \erase1|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N3
cyclonev_lcell_comb \erase1|donep1[0]~0 (
// Equation(s):
// \erase1|donep1[0]~0_combout  = ( \erase1|Equal1~0_combout  & ( (!\erase1|done [0] & ((!\FSM|POSCTRL|eraseBox~combout  & ((\erase1|donep1 [0]))) # (\FSM|POSCTRL|eraseBox~combout  & (\erase1|always1~0_combout  & !\erase1|donep1 [0])))) # (\erase1|done [0] & 
// (((\erase1|donep1 [0])))) ) ) # ( !\erase1|Equal1~0_combout  & ( (\erase1|donep1 [0] & ((!\FSM|POSCTRL|eraseBox~combout ) # (\erase1|done [0]))) ) )

	.dataa(!\erase1|done [0]),
	.datab(!\FSM|POSCTRL|eraseBox~combout ),
	.datac(!\erase1|always1~0_combout ),
	.datad(!\erase1|donep1 [0]),
	.datae(gnd),
	.dataf(!\erase1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|donep1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|donep1[0]~0 .extended_lut = "off";
defparam \erase1|donep1[0]~0 .lut_mask = 64'h00DD00DD02DD02DD;
defparam \erase1|donep1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y16_N5
dffeas \erase1|donep1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|donep1[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|donep1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|donep1[0] .is_wysiwyg = "true";
defparam \erase1|donep1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N51
cyclonev_lcell_comb \erase1|yLoc[4]~1 (
// Equation(s):
// \erase1|yLoc[4]~1_combout  = ( \erase1|done [0] ) # ( !\erase1|done [0] & ( \erase1|donep1 [0] ) )

	.dataa(!\erase1|donep1 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\erase1|done [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|yLoc[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|yLoc[4]~1 .extended_lut = "off";
defparam \erase1|yLoc[4]~1 .lut_mask = 64'h5555FFFF5555FFFF;
defparam \erase1|yLoc[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N53
dffeas \erase1|done[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|yLoc[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FSM|POSCTRL|eraseBox~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|done [0]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|done[0] .is_wysiwyg = "true";
defparam \erase1|done[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N24
cyclonev_lcell_comb \FSM|POSCTRL|Mux1~0 (
// Equation(s):
// \FSM|POSCTRL|Mux1~0_combout  = ( !\FSM|POSCTRL|currentStateP [3] & ( \FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [2] & (\FSM|POSCTRL|currentStateP [1] & \erase1|done [0])) # (\FSM|POSCTRL|currentStateP [2] & 
// (!\FSM|POSCTRL|currentStateP [1])) ) ) ) # ( !\FSM|POSCTRL|currentStateP [3] & ( !\FSM|POSCTRL|currentStateP [0] & ( (\FSM|POSCTRL|currentStateP [2] & !\FSM|POSCTRL|currentStateP [1]) ) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [2]),
	.datab(!\FSM|POSCTRL|currentStateP [1]),
	.datac(!\erase1|done [0]),
	.datad(gnd),
	.datae(!\FSM|POSCTRL|currentStateP [3]),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Mux1~0 .extended_lut = "off";
defparam \FSM|POSCTRL|Mux1~0 .lut_mask = 64'h4444000046460000;
defparam \FSM|POSCTRL|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N20
dffeas \FSM|POSCTRL|currentStateP[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSCTRL|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSCTRL|currentStateP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSCTRL|currentStateP[2] .is_wysiwyg = "true";
defparam \FSM|POSCTRL|currentStateP[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N42
cyclonev_lcell_comb \FSM|POSCTRL|Mux2~0 (
// Equation(s):
// \FSM|POSCTRL|Mux2~0_combout  = ( \FSM|POSCTRL|currentStateP [1] & ( \FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [2] & !\erase1|done [0])) ) ) ) # ( !\FSM|POSCTRL|currentStateP [1] & ( 
// \FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [3] & ((\FSM|POSCTRL|currentStateP [2]) # (\PS2|PS2_Data_In|received_data_en~q ))) ) ) ) # ( \FSM|POSCTRL|currentStateP [1] & ( !\FSM|POSCTRL|currentStateP [0] & ( 
// (!\FSM|POSCTRL|currentStateP [3] & !\FSM|POSCTRL|currentStateP [2]) ) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\PS2|PS2_Data_In|received_data_en~q ),
	.datac(!\FSM|POSCTRL|currentStateP [2]),
	.datad(!\erase1|done [0]),
	.datae(!\FSM|POSCTRL|currentStateP [1]),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Mux2~0 .extended_lut = "off";
defparam \FSM|POSCTRL|Mux2~0 .lut_mask = 64'h0000A0A02A2AA000;
defparam \FSM|POSCTRL|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N44
dffeas \FSM|POSCTRL|currentStateP[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSCTRL|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSCTRL|currentStateP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSCTRL|currentStateP[1] .is_wysiwyg = "true";
defparam \FSM|POSCTRL|currentStateP[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N48
cyclonev_lcell_comb \FSM|POSCTRL|Mux0~0 (
// Equation(s):
// \FSM|POSCTRL|Mux0~0_combout  = ( \FSM|POSCTRL|currentStateP [0] & ( (\FSM|POSCTRL|currentStateP [1] & (\FSM|POSCTRL|currentStateP [2] & !\FSM|POSCTRL|currentStateP [3])) ) ) # ( !\FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [1] & 
// (!\draw1|done [0] & (!\FSM|POSCTRL|currentStateP [2] & \FSM|POSCTRL|currentStateP [3]))) # (\FSM|POSCTRL|currentStateP [1] & (((\FSM|POSCTRL|currentStateP [2] & !\FSM|POSCTRL|currentStateP [3])))) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [1]),
	.datab(!\draw1|done [0]),
	.datac(!\FSM|POSCTRL|currentStateP [2]),
	.datad(!\FSM|POSCTRL|currentStateP [3]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Mux0~0 .extended_lut = "off";
defparam \FSM|POSCTRL|Mux0~0 .lut_mask = 64'h0580058005000500;
defparam \FSM|POSCTRL|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N50
dffeas \FSM|POSCTRL|currentStateP[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSCTRL|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSCTRL|currentStateP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSCTRL|currentStateP[3] .is_wysiwyg = "true";
defparam \FSM|POSCTRL|currentStateP[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N57
cyclonev_lcell_comb \maze_run_thru|address[1]~0 (
// Equation(s):
// \maze_run_thru|address[1]~0_combout  = ( \maze_run_thru|doneBox~q  ) # ( !\maze_run_thru|doneBox~q  & ( !\KEY[0]~input_o  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\maze_run_thru|doneBox~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|address[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|address[1]~0 .extended_lut = "off";
defparam \maze_run_thru|address[1]~0 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \maze_run_thru|address[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y16_N20
dffeas \maze_run_thru|address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[1] .is_wysiwyg = "true";
defparam \maze_run_thru|address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N0
cyclonev_lcell_comb \FSM|POSDATA|newX[1]~feeder (
// Equation(s):
// \FSM|POSDATA|newX[1]~feeder_combout  = \FSM|POSDATA|tempCurrentX [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|tempCurrentX [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newX[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newX[1]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newX[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \FSM|POSDATA|newX[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N36
cyclonev_lcell_comb \FSM|POSDATA|newX[3]~0 (
// Equation(s):
// \FSM|POSDATA|newX[3]~0_combout  = ( \FSM|LEGALCTRL|doneCheckLegal~q  & ( \FSM|LEGALCTRL|isLegal~DUPLICATE_q  & ( !\FSM|LEGALCTRL|gameOver~q  ) ) ) # ( !\FSM|LEGALCTRL|doneCheckLegal~q  & ( \FSM|LEGALCTRL|isLegal~DUPLICATE_q  ) )

	.dataa(!\FSM|LEGALCTRL|gameOver~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FSM|LEGALCTRL|doneCheckLegal~q ),
	.dataf(!\FSM|LEGALCTRL|isLegal~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newX[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newX[3]~0 .extended_lut = "off";
defparam \FSM|POSDATA|newX[3]~0 .lut_mask = 64'h00000000FFFFAAAA;
defparam \FSM|POSDATA|newX[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N24
cyclonev_lcell_comb \FSM|POSDATA|newX[3]~1 (
// Equation(s):
// \FSM|POSDATA|newX[3]~1_combout  = ( \FSM|LEGALCTRL|doneCheckLegal~q  ) # ( !\FSM|LEGALCTRL|doneCheckLegal~q  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FSM|LEGALCTRL|doneCheckLegal~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newX[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newX[3]~1 .extended_lut = "off";
defparam \FSM|POSDATA|newX[3]~1 .lut_mask = 64'hCCCCFFFFCCCCFFFF;
defparam \FSM|POSDATA|newX[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N2
dffeas \FSM|POSDATA|newX[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newX[1]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedX [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[3]~0_combout ),
	.ena(\FSM|POSDATA|newX[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newX[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y16_N11
dffeas \FSM|POSDATA|tempCurrentX[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newX [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentX[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N15
cyclonev_lcell_comb \FSM|POSDATA|changedX~6 (
// Equation(s):
// \FSM|POSDATA|changedX~6_combout  = ( \FSM|POSCTRL|Decoder1~1_combout  & ( !\FSM|POSDATA|tempCurrentX [1] $ (\FSM|POSDATA|tempCurrentX [0]) ) ) # ( !\FSM|POSCTRL|Decoder1~1_combout  & ( !\FSM|POSDATA|tempCurrentX [1] $ (((!\FSM|POSCTRL|Decoder1~4_combout ) 
// # (!\FSM|POSDATA|tempCurrentX [0]))) ) )

	.dataa(!\FSM|POSCTRL|Decoder1~4_combout ),
	.datab(gnd),
	.datac(!\FSM|POSDATA|tempCurrentX [1]),
	.datad(!\FSM|POSDATA|tempCurrentX [0]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX~6 .extended_lut = "off";
defparam \FSM|POSDATA|changedX~6 .lut_mask = 64'h0F5A0F5AF00FF00F;
defparam \FSM|POSDATA|changedX~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N0
cyclonev_lcell_comb \FSM|POSDATA|changedX[4]~3 (
// Equation(s):
// \FSM|POSDATA|changedX[4]~3_combout  = ( !\FSM|POSDATA|doneOnce [0] & ( ((!\FSM|POSDATA|changedX~1_combout ) # (\FSM|POSCTRL|Decoder1~4_combout )) # (\FSM|POSCTRL|Decoder1~1_combout ) ) )

	.dataa(gnd),
	.datab(!\FSM|POSCTRL|Decoder1~1_combout ),
	.datac(!\FSM|POSCTRL|Decoder1~4_combout ),
	.datad(!\FSM|POSDATA|changedX~1_combout ),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|doneOnce [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX[4]~3 .extended_lut = "off";
defparam \FSM|POSDATA|changedX[4]~3 .lut_mask = 64'hFF3FFF3F00000000;
defparam \FSM|POSDATA|changedX[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N17
dffeas \FSM|POSDATA|changedX[1] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(\FSM|POSDATA|changedX~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedX[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedX[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N18
cyclonev_lcell_comb \address[1]~1 (
// Equation(s):
// \address[1]~1_combout  = ( \maze_run_thru|address [1] & ( \FSM|POSDATA|changedX [1] ) ) # ( !\maze_run_thru|address [1] & ( \FSM|POSDATA|changedX [1] & ( (((\FSM|POSCTRL|currentStateP [2]) # (\FSM|POSCTRL|currentStateP [1])) # (\FSM|POSCTRL|currentStateP 
// [0])) # (\FSM|POSCTRL|currentStateP [3]) ) ) ) # ( \maze_run_thru|address [1] & ( !\FSM|POSDATA|changedX [1] & ( (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [0] & (!\FSM|POSCTRL|currentStateP [1] & !\FSM|POSCTRL|currentStateP [2]))) ) 
// ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [0]),
	.datac(!\FSM|POSCTRL|currentStateP [1]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(!\maze_run_thru|address [1]),
	.dataf(!\FSM|POSDATA|changedX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[1]~1 .extended_lut = "off";
defparam \address[1]~1 .lut_mask = 64'h000080007FFFFFFF;
defparam \address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y16_N23
dffeas \maze_run_thru|address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[2] .is_wysiwyg = "true";
defparam \maze_run_thru|address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N57
cyclonev_lcell_comb \FSM|POSDATA|newX[2]~feeder (
// Equation(s):
// \FSM|POSDATA|newX[2]~feeder_combout  = ( \FSM|POSDATA|tempCurrentX [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newX[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newX[2]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newX[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|newX[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N59
dffeas \FSM|POSDATA|newX[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newX[2]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedX [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[3]~0_combout ),
	.ena(\FSM|POSDATA|newX[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newX[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y16_N29
dffeas \FSM|POSDATA|tempCurrentX[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newX [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentX[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N12
cyclonev_lcell_comb \FSM|POSDATA|changedX~5 (
// Equation(s):
// \FSM|POSDATA|changedX~5_combout  = ( \FSM|POSCTRL|Decoder1~1_combout  & ( !\FSM|POSDATA|tempCurrentX [2] $ (((\FSM|POSDATA|tempCurrentX [0]) # (\FSM|POSDATA|tempCurrentX [1]))) ) ) # ( !\FSM|POSCTRL|Decoder1~1_combout  & ( !\FSM|POSDATA|tempCurrentX [2] $ 
// (((!\FSM|POSCTRL|Decoder1~4_combout ) # ((!\FSM|POSDATA|tempCurrentX [1]) # (!\FSM|POSDATA|tempCurrentX [0])))) ) )

	.dataa(!\FSM|POSCTRL|Decoder1~4_combout ),
	.datab(!\FSM|POSDATA|tempCurrentX [1]),
	.datac(!\FSM|POSDATA|tempCurrentX [2]),
	.datad(!\FSM|POSDATA|tempCurrentX [0]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX~5 .extended_lut = "off";
defparam \FSM|POSDATA|changedX~5 .lut_mask = 64'h0F1E0F1EC30FC30F;
defparam \FSM|POSDATA|changedX~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N14
dffeas \FSM|POSDATA|changedX[2] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(\FSM|POSDATA|changedX~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedX[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedX[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N21
cyclonev_lcell_comb \address[2]~2 (
// Equation(s):
// \address[2]~2_combout  = ( \maze_run_thru|address [2] & ( \FSM|POSDATA|changedX [2] ) ) # ( !\maze_run_thru|address [2] & ( \FSM|POSDATA|changedX [2] & ( (((\FSM|POSCTRL|currentStateP [1]) # (\FSM|POSCTRL|currentStateP [2])) # (\FSM|POSCTRL|currentStateP 
// [0])) # (\FSM|POSCTRL|currentStateP [3]) ) ) ) # ( \maze_run_thru|address [2] & ( !\FSM|POSDATA|changedX [2] & ( (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [0] & (!\FSM|POSCTRL|currentStateP [2] & !\FSM|POSCTRL|currentStateP [1]))) ) 
// ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [0]),
	.datac(!\FSM|POSCTRL|currentStateP [2]),
	.datad(!\FSM|POSCTRL|currentStateP [1]),
	.datae(!\maze_run_thru|address [2]),
	.dataf(!\FSM|POSDATA|changedX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[2]~2 .extended_lut = "off";
defparam \address[2]~2 .lut_mask = 64'h000080007FFFFFFF;
defparam \address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y16_N38
dffeas \maze_run_thru|address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[3] .is_wysiwyg = "true";
defparam \maze_run_thru|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N54
cyclonev_lcell_comb \FSM|POSDATA|newX[3]~feeder (
// Equation(s):
// \FSM|POSDATA|newX[3]~feeder_combout  = \FSM|POSDATA|tempCurrentX [3]

	.dataa(gnd),
	.datab(!\FSM|POSDATA|tempCurrentX [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newX[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newX[3]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newX[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \FSM|POSDATA|newX[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N56
dffeas \FSM|POSDATA|newX[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newX[3]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedX [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[3]~0_combout ),
	.ena(\FSM|POSDATA|newX[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newX[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y16_N47
dffeas \FSM|POSDATA|tempCurrentX[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newX [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentX[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N42
cyclonev_lcell_comb \FSM|POSDATA|changedX~4 (
// Equation(s):
// \FSM|POSDATA|changedX~4_combout  = ( \FSM|POSDATA|tempCurrentX [0] & ( \FSM|POSDATA|tempCurrentX [3] & ( (!\FSM|POSCTRL|Decoder1~4_combout ) # (((!\FSM|POSDATA|tempCurrentX [2]) # (!\FSM|POSDATA|tempCurrentX [1])) # (\FSM|POSCTRL|Decoder1~1_combout )) ) ) 
// ) # ( !\FSM|POSDATA|tempCurrentX [0] & ( \FSM|POSDATA|tempCurrentX [3] & ( (!\FSM|POSCTRL|Decoder1~1_combout ) # ((\FSM|POSDATA|tempCurrentX [1]) # (\FSM|POSDATA|tempCurrentX [2])) ) ) ) # ( \FSM|POSDATA|tempCurrentX [0] & ( !\FSM|POSDATA|tempCurrentX [3] 
// & ( (\FSM|POSCTRL|Decoder1~4_combout  & (!\FSM|POSCTRL|Decoder1~1_combout  & (\FSM|POSDATA|tempCurrentX [2] & \FSM|POSDATA|tempCurrentX [1]))) ) ) ) # ( !\FSM|POSDATA|tempCurrentX [0] & ( !\FSM|POSDATA|tempCurrentX [3] & ( (\FSM|POSCTRL|Decoder1~1_combout 
//  & (!\FSM|POSDATA|tempCurrentX [2] & !\FSM|POSDATA|tempCurrentX [1])) ) ) )

	.dataa(!\FSM|POSCTRL|Decoder1~4_combout ),
	.datab(!\FSM|POSCTRL|Decoder1~1_combout ),
	.datac(!\FSM|POSDATA|tempCurrentX [2]),
	.datad(!\FSM|POSDATA|tempCurrentX [1]),
	.datae(!\FSM|POSDATA|tempCurrentX [0]),
	.dataf(!\FSM|POSDATA|tempCurrentX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX~4 .extended_lut = "off";
defparam \FSM|POSDATA|changedX~4 .lut_mask = 64'h30000004CFFFFFFB;
defparam \FSM|POSDATA|changedX~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N44
dffeas \FSM|POSDATA|changedX[3] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(\FSM|POSDATA|changedX~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedX[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedX[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N36
cyclonev_lcell_comb \address[3]~3 (
// Equation(s):
// \address[3]~3_combout  = ( \maze_run_thru|address [3] & ( \FSM|POSDATA|changedX [3] ) ) # ( !\maze_run_thru|address [3] & ( \FSM|POSDATA|changedX [3] & ( (((\FSM|POSCTRL|currentStateP [2]) # (\FSM|POSCTRL|currentStateP [1])) # (\FSM|POSCTRL|currentStateP 
// [0])) # (\FSM|POSCTRL|currentStateP [3]) ) ) ) # ( \maze_run_thru|address [3] & ( !\FSM|POSDATA|changedX [3] & ( (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [0] & (!\FSM|POSCTRL|currentStateP [1] & !\FSM|POSCTRL|currentStateP [2]))) ) 
// ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [0]),
	.datac(!\FSM|POSCTRL|currentStateP [1]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(!\maze_run_thru|address [3]),
	.dataf(!\FSM|POSDATA|changedX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[3]~3 .extended_lut = "off";
defparam \address[3]~3 .lut_mask = 64'h000080007FFFFFFF;
defparam \address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y16_N41
dffeas \maze_run_thru|address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|x [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[4] .is_wysiwyg = "true";
defparam \maze_run_thru|address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N3
cyclonev_lcell_comb \FSM|POSDATA|newX[4]~feeder (
// Equation(s):
// \FSM|POSDATA|newX[4]~feeder_combout  = \FSM|POSDATA|tempCurrentX [4]

	.dataa(!\FSM|POSDATA|tempCurrentX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newX[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newX[4]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newX[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \FSM|POSDATA|newX[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N5
dffeas \FSM|POSDATA|newX[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newX[4]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedX [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[3]~0_combout ),
	.ena(\FSM|POSDATA|newX[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newX[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newX[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N24
cyclonev_lcell_comb \FSM|POSDATA|tempCurrentX[4]~feeder (
// Equation(s):
// \FSM|POSDATA|tempCurrentX[4]~feeder_combout  = ( \FSM|POSDATA|newX [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|newX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|tempCurrentX[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentX[4]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|tempCurrentX[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|tempCurrentX[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N26
dffeas \FSM|POSDATA|tempCurrentX[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|tempCurrentX[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentX[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentX[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N9
cyclonev_lcell_comb \FSM|POSDATA|Add0~0 (
// Equation(s):
// \FSM|POSDATA|Add0~0_combout  = ( !\FSM|POSDATA|tempCurrentX [3] & ( (!\FSM|POSDATA|tempCurrentX [0] & (!\FSM|POSDATA|tempCurrentX [2] & !\FSM|POSDATA|tempCurrentX [1])) ) )

	.dataa(!\FSM|POSDATA|tempCurrentX [0]),
	.datab(gnd),
	.datac(!\FSM|POSDATA|tempCurrentX [2]),
	.datad(!\FSM|POSDATA|tempCurrentX [1]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add0~0 .extended_lut = "off";
defparam \FSM|POSDATA|Add0~0 .lut_mask = 64'hA000A00000000000;
defparam \FSM|POSDATA|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N36
cyclonev_lcell_comb \FSM|POSDATA|Add1~0 (
// Equation(s):
// \FSM|POSDATA|Add1~0_combout  = ( \FSM|POSDATA|tempCurrentX [3] & ( (\FSM|POSDATA|tempCurrentX [1] & (\FSM|POSDATA|tempCurrentX [2] & \FSM|POSDATA|tempCurrentX [0])) ) )

	.dataa(!\FSM|POSDATA|tempCurrentX [1]),
	.datab(!\FSM|POSDATA|tempCurrentX [2]),
	.datac(!\FSM|POSDATA|tempCurrentX [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add1~0 .extended_lut = "off";
defparam \FSM|POSDATA|Add1~0 .lut_mask = 64'h0000000001010101;
defparam \FSM|POSDATA|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N36
cyclonev_lcell_comb \FSM|POSDATA|changedX~2 (
// Equation(s):
// \FSM|POSDATA|changedX~2_combout  = ( \FSM|POSDATA|Add0~0_combout  & ( \FSM|POSDATA|Add1~0_combout  & ( !\FSM|POSDATA|tempCurrentX [4] $ (((!\FSM|POSCTRL|Decoder1~4_combout  & !\FSM|POSCTRL|Decoder1~1_combout ))) ) ) ) # ( !\FSM|POSDATA|Add0~0_combout  & ( 
// \FSM|POSDATA|Add1~0_combout  & ( !\FSM|POSDATA|tempCurrentX [4] $ (((!\FSM|POSCTRL|Decoder1~4_combout ) # (\FSM|POSCTRL|Decoder1~1_combout ))) ) ) ) # ( \FSM|POSDATA|Add0~0_combout  & ( !\FSM|POSDATA|Add1~0_combout  & ( !\FSM|POSDATA|tempCurrentX [4] $ 
// (!\FSM|POSCTRL|Decoder1~1_combout ) ) ) ) # ( !\FSM|POSDATA|Add0~0_combout  & ( !\FSM|POSDATA|Add1~0_combout  & ( \FSM|POSDATA|tempCurrentX [4] ) ) )

	.dataa(gnd),
	.datab(!\FSM|POSDATA|tempCurrentX [4]),
	.datac(!\FSM|POSCTRL|Decoder1~4_combout ),
	.datad(!\FSM|POSCTRL|Decoder1~1_combout ),
	.datae(!\FSM|POSDATA|Add0~0_combout ),
	.dataf(!\FSM|POSDATA|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX~2 .extended_lut = "off";
defparam \FSM|POSDATA|changedX~2 .lut_mask = 64'h333333CC3C333CCC;
defparam \FSM|POSDATA|changedX~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N38
dffeas \FSM|POSDATA|changedX[4] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(\FSM|POSDATA|changedX~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedX[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedX[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedX[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N39
cyclonev_lcell_comb \address[4]~4 (
// Equation(s):
// \address[4]~4_combout  = ( \maze_run_thru|address [4] & ( \FSM|POSDATA|changedX [4] ) ) # ( !\maze_run_thru|address [4] & ( \FSM|POSDATA|changedX [4] & ( (((\FSM|POSCTRL|currentStateP [1]) # (\FSM|POSCTRL|currentStateP [2])) # (\FSM|POSCTRL|currentStateP 
// [0])) # (\FSM|POSCTRL|currentStateP [3]) ) ) ) # ( \maze_run_thru|address [4] & ( !\FSM|POSDATA|changedX [4] & ( (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [0] & (!\FSM|POSCTRL|currentStateP [2] & !\FSM|POSCTRL|currentStateP [1]))) ) 
// ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [0]),
	.datac(!\FSM|POSCTRL|currentStateP [2]),
	.datad(!\FSM|POSCTRL|currentStateP [1]),
	.datae(!\maze_run_thru|address [4]),
	.dataf(!\FSM|POSDATA|changedX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[4]~4 .extended_lut = "off";
defparam \address[4]~4 .lut_mask = 64'h000080007FFFFFFF;
defparam \address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N50
dffeas \maze_run_thru|address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|y [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[5] .is_wysiwyg = "true";
defparam \maze_run_thru|address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N24
cyclonev_lcell_comb \FSM|POSDATA|newY[0]~feeder (
// Equation(s):
// \FSM|POSDATA|newY[0]~feeder_combout  = ( \FSM|POSDATA|tempCurrentY [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newY[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newY[0]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newY[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|newY[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N26
dffeas \FSM|POSDATA|newY[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newY[0]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedY [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[3]~0_combout ),
	.ena(\FSM|POSDATA|newX[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newY[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newY[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N57
cyclonev_lcell_comb \FSM|POSDATA|tempCurrentY[0]~feeder (
// Equation(s):
// \FSM|POSDATA|tempCurrentY[0]~feeder_combout  = ( \FSM|POSDATA|newY [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|newY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|tempCurrentY[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentY[0]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|tempCurrentY[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|tempCurrentY[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N59
dffeas \FSM|POSDATA|tempCurrentY[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|tempCurrentY[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentY[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentY[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N21
cyclonev_lcell_comb \FSM|POSDATA|changedY~5 (
// Equation(s):
// \FSM|POSDATA|changedY~5_combout  = ( \FSM|POSDATA|tempCurrentY [0] & ( (!\FSM|POSCTRL|Decoder1~0_combout ) # ((!\PS2|PS2_Data_In|received_data [0]) # (!\PS2|PS2_Data_In|received_data [2] $ (\PS2|PS2_Data_In|received_data [1]))) ) ) # ( 
// !\FSM|POSDATA|tempCurrentY [0] & ( (\FSM|POSCTRL|Decoder1~0_combout  & (\PS2|PS2_Data_In|received_data [0] & (!\PS2|PS2_Data_In|received_data [2] $ (!\PS2|PS2_Data_In|received_data [1])))) ) )

	.dataa(!\PS2|PS2_Data_In|received_data [2]),
	.datab(!\FSM|POSCTRL|Decoder1~0_combout ),
	.datac(!\PS2|PS2_Data_In|received_data [0]),
	.datad(!\PS2|PS2_Data_In|received_data [1]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedY~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedY~5 .extended_lut = "off";
defparam \FSM|POSDATA|changedY~5 .lut_mask = 64'h01020102FEFDFEFD;
defparam \FSM|POSDATA|changedY~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N27
cyclonev_lcell_comb \FSM|POSDATA|changedY[4]~1 (
// Equation(s):
// \FSM|POSDATA|changedY[4]~1_combout  = ( \FSM|POSCTRL|Decoder1~3_combout  & ( !\FSM|POSDATA|doneOnce [0] & ( (!\PS2|PS2_Data_In|received_data [1] & ((!\PS2|PS2_Data_In|received_data [2]) # ((!\FSM|POSCTRL|Decoder1~0_combout ) # 
// (\PS2|PS2_Data_In|received_data [0])))) # (\PS2|PS2_Data_In|received_data [1] & (((!\PS2|PS2_Data_In|received_data [0])) # (\PS2|PS2_Data_In|received_data [2]))) ) ) ) # ( !\FSM|POSCTRL|Decoder1~3_combout  & ( !\FSM|POSDATA|doneOnce [0] & ( 
// ((!\PS2|PS2_Data_In|received_data [2]) # ((!\FSM|POSCTRL|Decoder1~0_combout ) # (\PS2|PS2_Data_In|received_data [0]))) # (\PS2|PS2_Data_In|received_data [1]) ) ) )

	.dataa(!\PS2|PS2_Data_In|received_data [1]),
	.datab(!\PS2|PS2_Data_In|received_data [2]),
	.datac(!\PS2|PS2_Data_In|received_data [0]),
	.datad(!\FSM|POSCTRL|Decoder1~0_combout ),
	.datae(!\FSM|POSCTRL|Decoder1~3_combout ),
	.dataf(!\FSM|POSDATA|doneOnce [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedY[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedY[4]~1 .extended_lut = "off";
defparam \FSM|POSDATA|changedY[4]~1 .lut_mask = 64'hFFDFFBDB00000000;
defparam \FSM|POSDATA|changedY[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N11
dffeas \FSM|POSDATA|changedY[0] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(gnd),
	.asdata(\FSM|POSDATA|changedY~5_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|POSDATA|changedY[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedY[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedY[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N48
cyclonev_lcell_comb \address[5]~5 (
// Equation(s):
// \address[5]~5_combout  = ( \maze_run_thru|address [5] & ( \FSM|POSDATA|changedY [0] ) ) # ( !\maze_run_thru|address [5] & ( \FSM|POSDATA|changedY [0] & ( (((\FSM|POSCTRL|currentStateP [1]) # (\FSM|POSCTRL|currentStateP [2])) # (\FSM|POSCTRL|currentStateP 
// [3])) # (\FSM|POSCTRL|currentStateP [0]) ) ) ) # ( \maze_run_thru|address [5] & ( !\FSM|POSDATA|changedY [0] & ( (!\FSM|POSCTRL|currentStateP [0] & (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [2] & !\FSM|POSCTRL|currentStateP [1]))) ) 
// ) )

	.dataa(!\FSM|POSCTRL|currentStateP [0]),
	.datab(!\FSM|POSCTRL|currentStateP [3]),
	.datac(!\FSM|POSCTRL|currentStateP [2]),
	.datad(!\FSM|POSCTRL|currentStateP [1]),
	.datae(!\maze_run_thru|address [5]),
	.dataf(!\FSM|POSDATA|changedY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[5]~5 .extended_lut = "off";
defparam \address[5]~5 .lut_mask = 64'h000080007FFFFFFF;
defparam \address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N20
dffeas \maze_run_thru|address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|y [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[6] .is_wysiwyg = "true";
defparam \maze_run_thru|address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N45
cyclonev_lcell_comb \FSM|POSDATA|newY[1]~feeder (
// Equation(s):
// \FSM|POSDATA|newY[1]~feeder_combout  = \FSM|POSDATA|tempCurrentY [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|tempCurrentY [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newY[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newY[1]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newY[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \FSM|POSDATA|newY[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N47
dffeas \FSM|POSDATA|newY[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newY[1]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedY [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[3]~0_combout ),
	.ena(\FSM|POSDATA|newX[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newY[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newY[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N36
cyclonev_lcell_comb \FSM|POSDATA|tempCurrentY[1]~feeder (
// Equation(s):
// \FSM|POSDATA|tempCurrentY[1]~feeder_combout  = ( \FSM|POSDATA|newY [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|newY [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|tempCurrentY[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentY[1]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|tempCurrentY[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|tempCurrentY[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N38
dffeas \FSM|POSDATA|tempCurrentY[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|tempCurrentY[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentY[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentY[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N9
cyclonev_lcell_comb \FSM|POSDATA|changedY~4 (
// Equation(s):
// \FSM|POSDATA|changedY~4_combout  = ( \PS2|PS2_Data_In|received_data [1] & ( \FSM|POSDATA|tempCurrentY [1] & ( (!\FSM|POSDATA|tempCurrentY [0]) # ((!\PS2|PS2_Data_In|received_data [0]) # ((!\FSM|POSCTRL|Decoder1~0_combout ) # 
// (\PS2|PS2_Data_In|received_data [2]))) ) ) ) # ( !\PS2|PS2_Data_In|received_data [1] & ( \FSM|POSDATA|tempCurrentY [1] & ( ((!\PS2|PS2_Data_In|received_data [0]) # ((!\FSM|POSCTRL|Decoder1~0_combout ) # (!\PS2|PS2_Data_In|received_data [2]))) # 
// (\FSM|POSDATA|tempCurrentY [0]) ) ) ) # ( \PS2|PS2_Data_In|received_data [1] & ( !\FSM|POSDATA|tempCurrentY [1] & ( (\FSM|POSDATA|tempCurrentY [0] & (\PS2|PS2_Data_In|received_data [0] & (\FSM|POSCTRL|Decoder1~0_combout  & !\PS2|PS2_Data_In|received_data 
// [2]))) ) ) ) # ( !\PS2|PS2_Data_In|received_data [1] & ( !\FSM|POSDATA|tempCurrentY [1] & ( (!\FSM|POSDATA|tempCurrentY [0] & (\PS2|PS2_Data_In|received_data [0] & (\FSM|POSCTRL|Decoder1~0_combout  & \PS2|PS2_Data_In|received_data [2]))) ) ) )

	.dataa(!\FSM|POSDATA|tempCurrentY [0]),
	.datab(!\PS2|PS2_Data_In|received_data [0]),
	.datac(!\FSM|POSCTRL|Decoder1~0_combout ),
	.datad(!\PS2|PS2_Data_In|received_data [2]),
	.datae(!\PS2|PS2_Data_In|received_data [1]),
	.dataf(!\FSM|POSDATA|tempCurrentY [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedY~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedY~4 .extended_lut = "off";
defparam \FSM|POSDATA|changedY~4 .lut_mask = 64'h00020100FFFDFEFF;
defparam \FSM|POSDATA|changedY~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y16_N11
dffeas \FSM|POSDATA|changedY[1] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(\FSM|POSDATA|changedY~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedY[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedY[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedY[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N18
cyclonev_lcell_comb \address[6]~6 (
// Equation(s):
// \address[6]~6_combout  = ( \maze_run_thru|address [6] & ( \FSM|POSDATA|changedY [1] ) ) # ( !\maze_run_thru|address [6] & ( \FSM|POSDATA|changedY [1] & ( (((\FSM|POSCTRL|currentStateP [1]) # (\FSM|POSCTRL|currentStateP [2])) # (\FSM|POSCTRL|currentStateP 
// [0])) # (\FSM|POSCTRL|currentStateP [3]) ) ) ) # ( \maze_run_thru|address [6] & ( !\FSM|POSDATA|changedY [1] & ( (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [0] & (!\FSM|POSCTRL|currentStateP [2] & !\FSM|POSCTRL|currentStateP [1]))) ) 
// ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [0]),
	.datac(!\FSM|POSCTRL|currentStateP [2]),
	.datad(!\FSM|POSCTRL|currentStateP [1]),
	.datae(!\maze_run_thru|address [6]),
	.dataf(!\FSM|POSDATA|changedY [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[6]~6 .extended_lut = "off";
defparam \address[6]~6 .lut_mask = 64'h000080007FFFFFFF;
defparam \address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N23
dffeas \maze_run_thru|address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[7] .is_wysiwyg = "true";
defparam \maze_run_thru|address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N51
cyclonev_lcell_comb \FSM|POSCTRL|Decoder1~6 (
// Equation(s):
// \FSM|POSCTRL|Decoder1~6_combout  = ( \FSM|POSCTRL|Decoder1~0_combout  & ( \FSM|POSCTRL|Decoder1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|Decoder1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder1~6 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder1~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \FSM|POSCTRL|Decoder1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N15
cyclonev_lcell_comb \FSM|POSCTRL|Decoder1~5 (
// Equation(s):
// \FSM|POSCTRL|Decoder1~5_combout  = ( \FSM|POSCTRL|Decoder1~0_combout  & ( (\PS2|PS2_Data_In|received_data [2] & (!\PS2|PS2_Data_In|received_data [1] & \PS2|PS2_Data_In|received_data [0])) ) )

	.dataa(!\PS2|PS2_Data_In|received_data [2]),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|received_data [1]),
	.datad(!\PS2|PS2_Data_In|received_data [0]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder1~5 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder1~5 .lut_mask = 64'h0000000000500050;
defparam \FSM|POSCTRL|Decoder1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N42
cyclonev_lcell_comb \FSM|POSDATA|newY[2]~feeder (
// Equation(s):
// \FSM|POSDATA|newY[2]~feeder_combout  = \FSM|POSDATA|tempCurrentY [2]

	.dataa(gnd),
	.datab(!\FSM|POSDATA|tempCurrentY [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newY[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newY[2]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newY[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \FSM|POSDATA|newY[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N44
dffeas \FSM|POSDATA|newY[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newY[2]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedY [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[3]~0_combout ),
	.ena(\FSM|POSDATA|newX[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newY[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newY[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N50
dffeas \FSM|POSDATA|tempCurrentY[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newY [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentY[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentY[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N48
cyclonev_lcell_comb \FSM|POSDATA|changedY~3 (
// Equation(s):
// \FSM|POSDATA|changedY~3_combout  = ( \FSM|POSDATA|tempCurrentY [0] & ( !\FSM|POSDATA|tempCurrentY [2] $ (((!\FSM|POSCTRL|Decoder1~6_combout ) # ((!\FSM|POSDATA|tempCurrentY [1]) # (\FSM|POSCTRL|Decoder1~5_combout )))) ) ) # ( !\FSM|POSDATA|tempCurrentY 
// [0] & ( !\FSM|POSDATA|tempCurrentY [2] $ (((!\FSM|POSCTRL|Decoder1~5_combout ) # (\FSM|POSDATA|tempCurrentY [1]))) ) )

	.dataa(!\FSM|POSCTRL|Decoder1~6_combout ),
	.datab(!\FSM|POSCTRL|Decoder1~5_combout ),
	.datac(!\FSM|POSDATA|tempCurrentY [1]),
	.datad(!\FSM|POSDATA|tempCurrentY [2]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedY~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedY~3 .extended_lut = "off";
defparam \FSM|POSDATA|changedY~3 .lut_mask = 64'h30CF30CF04FB04FB;
defparam \FSM|POSDATA|changedY~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y16_N50
dffeas \FSM|POSDATA|changedY[2] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(\FSM|POSDATA|changedY~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedY[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedY[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedY[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N21
cyclonev_lcell_comb \address[7]~7 (
// Equation(s):
// \address[7]~7_combout  = ( \maze_run_thru|address [7] & ( \FSM|POSDATA|changedY [2] ) ) # ( !\maze_run_thru|address [7] & ( \FSM|POSDATA|changedY [2] & ( (((\FSM|POSCTRL|currentStateP [2]) # (\FSM|POSCTRL|currentStateP [1])) # (\FSM|POSCTRL|currentStateP 
// [0])) # (\FSM|POSCTRL|currentStateP [3]) ) ) ) # ( \maze_run_thru|address [7] & ( !\FSM|POSDATA|changedY [2] & ( (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [0] & (!\FSM|POSCTRL|currentStateP [1] & !\FSM|POSCTRL|currentStateP [2]))) ) 
// ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [0]),
	.datac(!\FSM|POSCTRL|currentStateP [1]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(!\maze_run_thru|address [7]),
	.dataf(!\FSM|POSDATA|changedY [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[7]~7 .extended_lut = "off";
defparam \address[7]~7 .lut_mask = 64'h000080007FFFFFFF;
defparam \address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N39
cyclonev_lcell_comb \FSM|POSDATA|newY[3]~feeder (
// Equation(s):
// \FSM|POSDATA|newY[3]~feeder_combout  = ( \FSM|POSDATA|tempCurrentY [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentY [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newY[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newY[3]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newY[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|newY[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N41
dffeas \FSM|POSDATA|newY[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newY[3]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedY [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[3]~0_combout ),
	.ena(\FSM|POSDATA|newX[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newY[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newY[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N32
dffeas \FSM|POSDATA|tempCurrentY[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newY [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentY[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentY[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N0
cyclonev_lcell_comb \FSM|POSDATA|changedY~2 (
// Equation(s):
// \FSM|POSDATA|changedY~2_combout  = ( \FSM|POSCTRL|Decoder1~6_combout  & ( \FSM|POSCTRL|Decoder1~5_combout  & ( !\FSM|POSDATA|tempCurrentY [3] $ ((((\FSM|POSDATA|tempCurrentY [2]) # (\FSM|POSDATA|tempCurrentY [1])) # (\FSM|POSDATA|tempCurrentY [0]))) ) ) ) 
// # ( !\FSM|POSCTRL|Decoder1~6_combout  & ( \FSM|POSCTRL|Decoder1~5_combout  & ( !\FSM|POSDATA|tempCurrentY [3] $ ((((\FSM|POSDATA|tempCurrentY [2]) # (\FSM|POSDATA|tempCurrentY [1])) # (\FSM|POSDATA|tempCurrentY [0]))) ) ) ) # ( 
// \FSM|POSCTRL|Decoder1~6_combout  & ( !\FSM|POSCTRL|Decoder1~5_combout  & ( !\FSM|POSDATA|tempCurrentY [3] $ (((!\FSM|POSDATA|tempCurrentY [0]) # ((!\FSM|POSDATA|tempCurrentY [1]) # (!\FSM|POSDATA|tempCurrentY [2])))) ) ) ) # ( 
// !\FSM|POSCTRL|Decoder1~6_combout  & ( !\FSM|POSCTRL|Decoder1~5_combout  & ( \FSM|POSDATA|tempCurrentY [3] ) ) )

	.dataa(!\FSM|POSDATA|tempCurrentY [0]),
	.datab(!\FSM|POSDATA|tempCurrentY [1]),
	.datac(!\FSM|POSDATA|tempCurrentY [2]),
	.datad(!\FSM|POSDATA|tempCurrentY [3]),
	.datae(!\FSM|POSCTRL|Decoder1~6_combout ),
	.dataf(!\FSM|POSCTRL|Decoder1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedY~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedY~2 .extended_lut = "off";
defparam \FSM|POSDATA|changedY~2 .lut_mask = 64'h00FF01FE807F807F;
defparam \FSM|POSDATA|changedY~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y16_N2
dffeas \FSM|POSDATA|changedY[3] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(\FSM|POSDATA|changedY~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedY[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedY[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedY[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y16_N2
dffeas \maze_run_thru|address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[8] .is_wysiwyg = "true";
defparam \maze_run_thru|address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N0
cyclonev_lcell_comb \address[8]~8 (
// Equation(s):
// \address[8]~8_combout  = ( \maze_run_thru|address [8] & ( \FSM|POSCTRL|currentStateP [0] & ( \FSM|POSDATA|changedY [3] ) ) ) # ( !\maze_run_thru|address [8] & ( \FSM|POSCTRL|currentStateP [0] & ( \FSM|POSDATA|changedY [3] ) ) ) # ( \maze_run_thru|address 
// [8] & ( !\FSM|POSCTRL|currentStateP [0] & ( ((!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [2] & !\FSM|POSCTRL|currentStateP [1]))) # (\FSM|POSDATA|changedY [3]) ) ) ) # ( !\maze_run_thru|address [8] & ( !\FSM|POSCTRL|currentStateP [0] & 
// ( (\FSM|POSDATA|changedY [3] & (((\FSM|POSCTRL|currentStateP [1]) # (\FSM|POSCTRL|currentStateP [2])) # (\FSM|POSCTRL|currentStateP [3]))) ) ) )

	.dataa(!\FSM|POSDATA|changedY [3]),
	.datab(!\FSM|POSCTRL|currentStateP [3]),
	.datac(!\FSM|POSCTRL|currentStateP [2]),
	.datad(!\FSM|POSCTRL|currentStateP [1]),
	.datae(!\maze_run_thru|address [8]),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[8]~8 .extended_lut = "off";
defparam \address[8]~8 .lut_mask = 64'h1555D55555555555;
defparam \address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N53
dffeas \maze_run_thru|address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[9] .is_wysiwyg = "true";
defparam \maze_run_thru|address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N30
cyclonev_lcell_comb \FSM|POSDATA|newY[4]~feeder (
// Equation(s):
// \FSM|POSDATA|newY[4]~feeder_combout  = ( \FSM|POSDATA|tempCurrentY [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentY [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newY[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newY[4]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newY[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|newY[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N32
dffeas \FSM|POSDATA|newY[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newY[4]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedY [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[3]~0_combout ),
	.ena(\FSM|POSDATA|newX[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newY[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newY[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N42
cyclonev_lcell_comb \FSM|POSDATA|tempCurrentY[4]~feeder (
// Equation(s):
// \FSM|POSDATA|tempCurrentY[4]~feeder_combout  = ( \FSM|POSDATA|newY [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|newY [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|tempCurrentY[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentY[4]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|tempCurrentY[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|tempCurrentY[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N44
dffeas \FSM|POSDATA|tempCurrentY[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|tempCurrentY[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentY[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentY[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N12
cyclonev_lcell_comb \FSM|POSDATA|Add3~0 (
// Equation(s):
// \FSM|POSDATA|Add3~0_combout  = ( \FSM|POSDATA|tempCurrentY [1] & ( (\FSM|POSDATA|tempCurrentY [3] & (\FSM|POSDATA|tempCurrentY [0] & \FSM|POSDATA|tempCurrentY [2])) ) )

	.dataa(gnd),
	.datab(!\FSM|POSDATA|tempCurrentY [3]),
	.datac(!\FSM|POSDATA|tempCurrentY [0]),
	.datad(!\FSM|POSDATA|tempCurrentY [2]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentY [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add3~0 .extended_lut = "off";
defparam \FSM|POSDATA|Add3~0 .lut_mask = 64'h0000000000030003;
defparam \FSM|POSDATA|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N33
cyclonev_lcell_comb \FSM|POSDATA|Add2~0 (
// Equation(s):
// \FSM|POSDATA|Add2~0_combout  = ( !\FSM|POSDATA|tempCurrentY [3] & ( !\FSM|POSDATA|tempCurrentY [1] & ( (!\FSM|POSDATA|tempCurrentY [0] & !\FSM|POSDATA|tempCurrentY [2]) ) ) )

	.dataa(!\FSM|POSDATA|tempCurrentY [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|POSDATA|tempCurrentY [2]),
	.datae(!\FSM|POSDATA|tempCurrentY [3]),
	.dataf(!\FSM|POSDATA|tempCurrentY [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add2~0 .extended_lut = "off";
defparam \FSM|POSDATA|Add2~0 .lut_mask = 64'hAA00000000000000;
defparam \FSM|POSDATA|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N6
cyclonev_lcell_comb \FSM|POSDATA|changedY~0 (
// Equation(s):
// \FSM|POSDATA|changedY~0_combout  = ( \FSM|POSCTRL|Decoder1~6_combout  & ( !\FSM|POSDATA|tempCurrentY [4] $ (((!\FSM|POSCTRL|Decoder1~5_combout  & (!\FSM|POSDATA|Add3~0_combout )) # (\FSM|POSCTRL|Decoder1~5_combout  & ((!\FSM|POSDATA|Add2~0_combout ))))) ) 
// ) # ( !\FSM|POSCTRL|Decoder1~6_combout  & ( !\FSM|POSDATA|tempCurrentY [4] $ (((!\FSM|POSCTRL|Decoder1~5_combout ) # (!\FSM|POSDATA|Add2~0_combout ))) ) )

	.dataa(!\FSM|POSDATA|tempCurrentY [4]),
	.datab(!\FSM|POSCTRL|Decoder1~5_combout ),
	.datac(!\FSM|POSDATA|Add3~0_combout ),
	.datad(!\FSM|POSDATA|Add2~0_combout ),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedY~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedY~0 .extended_lut = "off";
defparam \FSM|POSDATA|changedY~0 .lut_mask = 64'h55665566596A596A;
defparam \FSM|POSDATA|changedY~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N8
dffeas \FSM|POSDATA|changedY[4] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(\FSM|POSDATA|changedY~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedY[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedY[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedY[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N51
cyclonev_lcell_comb \address[9]~9 (
// Equation(s):
// \address[9]~9_combout  = ( \maze_run_thru|address [9] & ( \FSM|POSDATA|changedY [4] ) ) # ( !\maze_run_thru|address [9] & ( \FSM|POSDATA|changedY [4] & ( (((\FSM|POSCTRL|currentStateP [2]) # (\FSM|POSCTRL|currentStateP [1])) # (\FSM|POSCTRL|currentStateP 
// [3])) # (\FSM|POSCTRL|currentStateP [0]) ) ) ) # ( \maze_run_thru|address [9] & ( !\FSM|POSDATA|changedY [4] & ( (!\FSM|POSCTRL|currentStateP [0] & (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [1] & !\FSM|POSCTRL|currentStateP [2]))) ) 
// ) )

	.dataa(!\FSM|POSCTRL|currentStateP [0]),
	.datab(!\FSM|POSCTRL|currentStateP [3]),
	.datac(!\FSM|POSCTRL|currentStateP [1]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(!\maze_run_thru|address [9]),
	.dataf(!\FSM|POSDATA|changedY [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[9]~9 .extended_lut = "off";
defparam \address[9]~9 .lut_mask = 64'h000080007FFFFFFF;
defparam \address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \maze|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,vcc}),
	.portaaddr({\address[9]~9_combout ,\address[8]~8_combout ,\address[7]~7_combout ,\address[6]~6_combout ,\address[5]~5_combout ,\address[4]~4_combout ,\address[3]~3_combout ,\address[2]~2_combout ,\address[1]~1_combout ,\address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\maze|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .init_file = "maze1.mif";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mazeRam:maze|altsyncram:altsyncram_component|altsyncram_1bo1:auto_generated|ALTSYNCRAM";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C01004010040100400000000000000000000000040100401004010040000000000000000000000000000000000400004010040100400000000000000400000010000000400000000000000000000000000000000004000040000000004000000000000004000000100400004000000000000000000000000000000000040000401004000040000401004010040";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "10000000400004000000000000000000000000000000010040000400000000040000400000000000000400004000040000000000000000000000000000000100000004000000000400004000000000000000010040000400000000000000000000000000000000000000040000401004000040000000000000000000400004000000000000000000000000000000000000100401004000040000400000000000100401000000040000000000000000000000000000000000001000000040000400004010000000001000000000000400000000000000000000000000000000004010000000400000010000100000000010000000000004000000000000000000";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000400000010000100000000010000000000004000000000000000000000000000000000000000000004000000100001000000040100401000000040000000000000000000000000000000100400004010040100401000010000000400000010000000400000000000000000000000000000000004000040000400000010000100000004000000100000004000000000000000000000000000000010040100400004010000100001000010040000001000000040000000000000000000000000000000100000000000000100000000010000000000000010000000400000000000000000000000000000001004000000000001000";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "01000010040100401004010040100400000000000000000000000000000000004000000100401004010000000000004000000000000004000000000000000000000000000000000040100400000000000100000000000040000001000000040000000000000000000000000000000000000004000000000001000000000000400000010000000400000000000000000000000000000000004010040000001004010040000000004000040100401004000000000000000000000000000000010040000401004000000000401004010040000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000800";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N42
cyclonev_lcell_comb \FSM|LEGALCTRL|always0~3 (
// Equation(s):
// \FSM|LEGALCTRL|always0~3_combout  = ( !\FSM|POSDATA|changedY [3] & ( \FSM|POSDATA|changedY [2] & ( (\FSM|POSDATA|changedY [0] & (\FSM|POSDATA|changedY [4] & \FSM|POSDATA|changedY [1])) ) ) )

	.dataa(!\FSM|POSDATA|changedY [0]),
	.datab(!\FSM|POSDATA|changedY [4]),
	.datac(!\FSM|POSDATA|changedY [1]),
	.datad(gnd),
	.datae(!\FSM|POSDATA|changedY [3]),
	.dataf(!\FSM|POSDATA|changedY [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|always0~3 .extended_lut = "off";
defparam \FSM|LEGALCTRL|always0~3 .lut_mask = 64'h0000000001010000;
defparam \FSM|LEGALCTRL|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N48
cyclonev_lcell_comb \FSM|LEGALCTRL|always0~2 (
// Equation(s):
// \FSM|LEGALCTRL|always0~2_combout  = ( \FSM|POSDATA|changedX [2] & ( (!\FSM|POSDATA|changedX [0] & (\FSM|POSDATA|changedX [4] & (!\FSM|POSDATA|changedX [3] & \FSM|POSDATA|changedX [1]))) ) )

	.dataa(!\FSM|POSDATA|changedX [0]),
	.datab(!\FSM|POSDATA|changedX [4]),
	.datac(!\FSM|POSDATA|changedX [3]),
	.datad(!\FSM|POSDATA|changedX [1]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|changedX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|always0~2 .extended_lut = "off";
defparam \FSM|LEGALCTRL|always0~2 .lut_mask = 64'h0000000000200020;
defparam \FSM|LEGALCTRL|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N30
cyclonev_lcell_comb \FSM|LEGALCTRL|Mux1~1 (
// Equation(s):
// \FSM|LEGALCTRL|Mux1~1_combout  = ( \FSM|LEGALCTRL|always0~2_combout  & ( (\FSM|POSCTRL|Decoder1~2_combout  & (((\FSM|POSCTRL|Decoder1~0_combout  & \FSM|LEGALCTRL|always0~3_combout )) # (\FSM|POSCTRL|Decoder1~3_combout ))) ) ) # ( 
// !\FSM|LEGALCTRL|always0~2_combout  & ( (\FSM|POSCTRL|Decoder1~0_combout  & (\FSM|LEGALCTRL|always0~3_combout  & \FSM|POSCTRL|Decoder1~2_combout )) ) )

	.dataa(!\FSM|POSCTRL|Decoder1~3_combout ),
	.datab(!\FSM|POSCTRL|Decoder1~0_combout ),
	.datac(!\FSM|LEGALCTRL|always0~3_combout ),
	.datad(!\FSM|POSCTRL|Decoder1~2_combout ),
	.datae(gnd),
	.dataf(!\FSM|LEGALCTRL|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Mux1~1 .extended_lut = "off";
defparam \FSM|LEGALCTRL|Mux1~1 .lut_mask = 64'h0003000300570057;
defparam \FSM|LEGALCTRL|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N9
cyclonev_lcell_comb \FSM|LEGALCTRL|Mux1~3 (
// Equation(s):
// \FSM|LEGALCTRL|Mux1~3_combout  = ( !\FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [2] & \FSM|POSCTRL|currentStateP [1])) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|currentStateP [2]),
	.datad(!\FSM|POSCTRL|currentStateP [1]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Mux1~3 .extended_lut = "off";
defparam \FSM|LEGALCTRL|Mux1~3 .lut_mask = 64'h00A000A000000000;
defparam \FSM|LEGALCTRL|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N18
cyclonev_lcell_comb \FSM|LEGALCTRL|Mux1~4 (
// Equation(s):
// \FSM|LEGALCTRL|Mux1~4_combout  = ( !\FSM|LEGALCTRL|currentStateL [2] & ( !\FSM|LEGALCTRL|currentStateL [1] & ( (!\FSM|LEGALCTRL|currentStateL [0] & (((\FSM|LEGALCTRL|Mux1~3_combout )) # (\FSM|POSCTRL|eraseBox~combout ))) # (\FSM|LEGALCTRL|currentStateL 
// [0] & (((!\FSM|LEGALCTRL|Mux1~1_combout )))) ) ) )

	.dataa(!\FSM|POSCTRL|eraseBox~combout ),
	.datab(!\FSM|LEGALCTRL|Mux1~1_combout ),
	.datac(!\FSM|LEGALCTRL|Mux1~3_combout ),
	.datad(!\FSM|LEGALCTRL|currentStateL [0]),
	.datae(!\FSM|LEGALCTRL|currentStateL [2]),
	.dataf(!\FSM|LEGALCTRL|currentStateL [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Mux1~4 .extended_lut = "off";
defparam \FSM|LEGALCTRL|Mux1~4 .lut_mask = 64'h5FCC000000000000;
defparam \FSM|LEGALCTRL|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N51
cyclonev_lcell_comb \FSM|LEGALCTRL|always0~0 (
// Equation(s):
// \FSM|LEGALCTRL|always0~0_combout  = ( !\FSM|POSDATA|changedX [2] & ( (\FSM|POSDATA|changedX [0] & (!\FSM|POSDATA|changedX [4] & (!\FSM|POSDATA|changedX [3] & !\FSM|POSDATA|changedX [1]))) ) )

	.dataa(!\FSM|POSDATA|changedX [0]),
	.datab(!\FSM|POSDATA|changedX [4]),
	.datac(!\FSM|POSDATA|changedX [3]),
	.datad(!\FSM|POSDATA|changedX [1]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|changedX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|always0~0 .extended_lut = "off";
defparam \FSM|LEGALCTRL|always0~0 .lut_mask = 64'h4000400000000000;
defparam \FSM|LEGALCTRL|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N15
cyclonev_lcell_comb \FSM|LEGALCTRL|always0~1 (
// Equation(s):
// \FSM|LEGALCTRL|always0~1_combout  = ( !\FSM|POSDATA|changedY [4] & ( !\FSM|POSDATA|changedY [3] & ( (!\FSM|POSDATA|changedY [1] & (!\FSM|POSDATA|changedY [2] & !\FSM|POSDATA|changedY [0])) ) ) )

	.dataa(!\FSM|POSDATA|changedY [1]),
	.datab(!\FSM|POSDATA|changedY [2]),
	.datac(!\FSM|POSDATA|changedY [0]),
	.datad(gnd),
	.datae(!\FSM|POSDATA|changedY [4]),
	.dataf(!\FSM|POSDATA|changedY [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|always0~1 .extended_lut = "off";
defparam \FSM|LEGALCTRL|always0~1 .lut_mask = 64'h8080000000000000;
defparam \FSM|LEGALCTRL|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N24
cyclonev_lcell_comb \FSM|LEGALCTRL|Mux1~0 (
// Equation(s):
// \FSM|LEGALCTRL|Mux1~0_combout  = ( \PS2|PS2_Data_In|received_data [2] & ( !\PS2|PS2_Data_In|received_data [1] & ( (\FSM|POSCTRL|Decoder1~0_combout  & ((!\PS2|PS2_Data_In|received_data [0] & (\FSM|LEGALCTRL|always0~0_combout )) # 
// (\PS2|PS2_Data_In|received_data [0] & ((\FSM|LEGALCTRL|always0~1_combout ))))) ) ) )

	.dataa(!\FSM|LEGALCTRL|always0~0_combout ),
	.datab(!\FSM|LEGALCTRL|always0~1_combout ),
	.datac(!\PS2|PS2_Data_In|received_data [0]),
	.datad(!\FSM|POSCTRL|Decoder1~0_combout ),
	.datae(!\PS2|PS2_Data_In|received_data [2]),
	.dataf(!\PS2|PS2_Data_In|received_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Mux1~0 .extended_lut = "off";
defparam \FSM|LEGALCTRL|Mux1~0 .lut_mask = 64'h0000005300000000;
defparam \FSM|LEGALCTRL|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N6
cyclonev_lcell_comb \FSM|LEGALCTRL|Mux1~2 (
// Equation(s):
// \FSM|LEGALCTRL|Mux1~2_combout  = ( !\FSM|LEGALCTRL|currentStateL [0] & ( \FSM|LEGALCTRL|Mux1~0_combout  & ( \FSM|LEGALCTRL|Mux1~4_combout  ) ) ) # ( \FSM|LEGALCTRL|currentStateL [0] & ( !\FSM|LEGALCTRL|Mux1~0_combout  & ( (\FSM|LEGALCTRL|Mux1~4_combout  & 
// (((\maze|altsyncram_component|auto_generated|q_a [2]) # (\maze|altsyncram_component|auto_generated|q_a [1])) # (\maze|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # ( !\FSM|LEGALCTRL|currentStateL [0] & ( !\FSM|LEGALCTRL|Mux1~0_combout  & ( 
// \FSM|LEGALCTRL|Mux1~4_combout  ) ) )

	.dataa(!\maze|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\maze|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\FSM|LEGALCTRL|Mux1~4_combout ),
	.datad(!\maze|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\FSM|LEGALCTRL|currentStateL [0]),
	.dataf(!\FSM|LEGALCTRL|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Mux1~2 .extended_lut = "off";
defparam \FSM|LEGALCTRL|Mux1~2 .lut_mask = 64'h0F0F070F0F0F0000;
defparam \FSM|LEGALCTRL|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N8
dffeas \FSM|LEGALCTRL|currentStateL[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|LEGALCTRL|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|LEGALCTRL|currentStateL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|LEGALCTRL|currentStateL[0] .is_wysiwyg = "true";
defparam \FSM|LEGALCTRL|currentStateL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N6
cyclonev_lcell_comb \FSM|LEGALCTRL|WideOr0~0 (
// Equation(s):
// \FSM|LEGALCTRL|WideOr0~0_combout  = ( \FSM|LEGALCTRL|currentStateL [2] & ( (!\FSM|LEGALCTRL|currentStateL [0] & !\FSM|LEGALCTRL|currentStateL [1]) ) ) # ( !\FSM|LEGALCTRL|currentStateL [2] & ( \FSM|LEGALCTRL|currentStateL [1] ) )

	.dataa(gnd),
	.datab(!\FSM|LEGALCTRL|currentStateL [0]),
	.datac(!\FSM|LEGALCTRL|currentStateL [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|LEGALCTRL|currentStateL [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|WideOr0~0 .extended_lut = "off";
defparam \FSM|LEGALCTRL|WideOr0~0 .lut_mask = 64'h0F0F0F0FC0C0C0C0;
defparam \FSM|LEGALCTRL|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N7
dffeas \FSM|LEGALCTRL|doneCheckLegal (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|LEGALCTRL|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|LEGALCTRL|doneCheckLegal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|LEGALCTRL|doneCheckLegal .is_wysiwyg = "true";
defparam \FSM|LEGALCTRL|doneCheckLegal .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y16_N53
dffeas \FSM|LEGALCTRL|isLegal (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|LEGALCTRL|isLegal~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|LEGALCTRL|isLegal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|LEGALCTRL|isLegal .is_wysiwyg = "true";
defparam \FSM|LEGALCTRL|isLegal .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N18
cyclonev_lcell_comb \FSM|POSDATA|newX~2 (
// Equation(s):
// \FSM|POSDATA|newX~2_combout  = ( \FSM|LEGALCTRL|doneCheckLegal~q  & ( \FSM|LEGALCTRL|isLegal~q  & ( (!\FSM|LEGALCTRL|gameOver~q  & (!\FSM|POSDATA|changedX [0])) # (\FSM|LEGALCTRL|gameOver~q  & ((\FSM|POSDATA|tempCurrentX [0]))) ) ) ) # ( 
// !\FSM|LEGALCTRL|doneCheckLegal~q  & ( \FSM|LEGALCTRL|isLegal~q  & ( \FSM|POSDATA|newX [0] ) ) ) # ( \FSM|LEGALCTRL|doneCheckLegal~q  & ( !\FSM|LEGALCTRL|isLegal~q  & ( \FSM|POSDATA|tempCurrentX [0] ) ) ) # ( !\FSM|LEGALCTRL|doneCheckLegal~q  & ( 
// !\FSM|LEGALCTRL|isLegal~q  & ( \FSM|POSDATA|newX [0] ) ) )

	.dataa(!\FSM|POSDATA|changedX [0]),
	.datab(!\FSM|LEGALCTRL|gameOver~q ),
	.datac(!\FSM|POSDATA|tempCurrentX [0]),
	.datad(!\FSM|POSDATA|newX [0]),
	.datae(!\FSM|LEGALCTRL|doneCheckLegal~q ),
	.dataf(!\FSM|LEGALCTRL|isLegal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newX~2 .extended_lut = "off";
defparam \FSM|POSDATA|newX~2 .lut_mask = 64'h00FF0F0F00FF8B8B;
defparam \FSM|POSDATA|newX~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N36
cyclonev_lcell_comb \FSM|POSDATA|newX[0]~feeder (
// Equation(s):
// \FSM|POSDATA|newX[0]~feeder_combout  = \FSM|POSDATA|newX~2_combout 

	.dataa(!\FSM|POSDATA|newX~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newX[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newX[0]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newX[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \FSM|POSDATA|newX[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y14_N38
dffeas \FSM|POSDATA|newX[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newX[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newX[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N48
cyclonev_lcell_comb \FSM|POSDATA|tempCurrentX~0 (
// Equation(s):
// \FSM|POSDATA|tempCurrentX~0_combout  = (!\KEY[0]~input_o ) # (\FSM|POSDATA|newX [0])

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\FSM|POSDATA|newX [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|tempCurrentX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentX~0 .extended_lut = "off";
defparam \FSM|POSDATA|tempCurrentX~0 .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \FSM|POSDATA|tempCurrentX~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N50
dffeas \FSM|POSDATA|tempCurrentX[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|tempCurrentX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentX[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N54
cyclonev_lcell_comb \FSM|POSDATA|changedX[0]~7 (
// Equation(s):
// \FSM|POSDATA|changedX[0]~7_combout  = ( \FSM|POSDATA|tempCurrentX [0] & ( \FSM|POSDATA|changedX~1_combout  & ( ((!\FSM|POSDATA|doneOnce [0] & ((\FSM|POSCTRL|Decoder1~4_combout ) # (\FSM|POSCTRL|Decoder1~1_combout )))) # (\FSM|POSDATA|changedX [0]) ) ) ) # 
// ( !\FSM|POSDATA|tempCurrentX [0] & ( \FSM|POSDATA|changedX~1_combout  & ( (\FSM|POSDATA|changedX [0] & (((!\FSM|POSCTRL|Decoder1~1_combout  & !\FSM|POSCTRL|Decoder1~4_combout )) # (\FSM|POSDATA|doneOnce [0]))) ) ) ) # ( \FSM|POSDATA|tempCurrentX [0] & ( 
// !\FSM|POSDATA|changedX~1_combout  & ( (!\FSM|POSDATA|doneOnce [0] & (((\FSM|POSCTRL|Decoder1~4_combout ) # (\FSM|POSCTRL|Decoder1~1_combout )))) # (\FSM|POSDATA|doneOnce [0] & (\FSM|POSDATA|changedX [0])) ) ) ) # ( !\FSM|POSDATA|tempCurrentX [0] & ( 
// !\FSM|POSDATA|changedX~1_combout  & ( (!\FSM|POSDATA|doneOnce [0] & (((!\FSM|POSCTRL|Decoder1~1_combout  & !\FSM|POSCTRL|Decoder1~4_combout )))) # (\FSM|POSDATA|doneOnce [0] & (\FSM|POSDATA|changedX [0])) ) ) )

	.dataa(!\FSM|POSDATA|changedX [0]),
	.datab(!\FSM|POSCTRL|Decoder1~1_combout ),
	.datac(!\FSM|POSCTRL|Decoder1~4_combout ),
	.datad(!\FSM|POSDATA|doneOnce [0]),
	.datae(!\FSM|POSDATA|tempCurrentX [0]),
	.dataf(!\FSM|POSDATA|changedX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX[0]~7 .extended_lut = "off";
defparam \FSM|POSDATA|changedX[0]~7 .lut_mask = 64'hC0553F5540557F55;
defparam \FSM|POSDATA|changedX[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N59
dffeas \FSM|POSDATA|changedX[0] (
	.clk(\PS2|PS2_Data_In|received_data_en~q ),
	.d(gnd),
	.asdata(\FSM|POSDATA|changedX[0]~7_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedX[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y16_N50
dffeas \maze_run_thru|address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|x [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[0] .is_wysiwyg = "true";
defparam \maze_run_thru|address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N48
cyclonev_lcell_comb \address[0]~0 (
// Equation(s):
// \address[0]~0_combout  = ( \maze_run_thru|address [0] & ( \FSM|POSCTRL|currentStateP [3] & ( !\FSM|POSDATA|changedX [0] ) ) ) # ( !\maze_run_thru|address [0] & ( \FSM|POSCTRL|currentStateP [3] & ( !\FSM|POSDATA|changedX [0] ) ) ) # ( 
// \maze_run_thru|address [0] & ( !\FSM|POSCTRL|currentStateP [3] & ( (!\FSM|POSDATA|changedX [0]) # ((!\FSM|POSCTRL|currentStateP [0] & (!\FSM|POSCTRL|currentStateP [1] & !\FSM|POSCTRL|currentStateP [2]))) ) ) ) # ( !\maze_run_thru|address [0] & ( 
// !\FSM|POSCTRL|currentStateP [3] & ( (!\FSM|POSDATA|changedX [0] & (((\FSM|POSCTRL|currentStateP [2]) # (\FSM|POSCTRL|currentStateP [1])) # (\FSM|POSCTRL|currentStateP [0]))) ) ) )

	.dataa(!\FSM|POSDATA|changedX [0]),
	.datab(!\FSM|POSCTRL|currentStateP [0]),
	.datac(!\FSM|POSCTRL|currentStateP [1]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(!\maze_run_thru|address [0]),
	.dataf(!\FSM|POSCTRL|currentStateP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[0]~0 .extended_lut = "off";
defparam \address[0]~0 .lut_mask = 64'h2AAAEAAAAAAAAAAA;
defparam \address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N0
cyclonev_lcell_comb \FSM|LEGALCTRL|Mux0~0 (
// Equation(s):
// \FSM|LEGALCTRL|Mux0~0_combout  = ( !\FSM|LEGALCTRL|currentStateL [2] & ( (\maze|altsyncram_component|auto_generated|q_a [0] & (\FSM|LEGALCTRL|currentStateL [1] & (!\maze|altsyncram_component|auto_generated|q_a [2] & 
// (\maze|altsyncram_component|auto_generated|q_a [1] & \FSM|LEGALCTRL|currentStateL [0])))) ) ) # ( \FSM|LEGALCTRL|currentStateL [2] & ( ((!\FSM|LEGALCTRL|currentStateL [1] & (\KEY[0]~input_o  & ((!\FSM|LEGALCTRL|currentStateL [0]))))) ) )

	.dataa(!\maze|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\FSM|LEGALCTRL|currentStateL [1]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\maze|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\FSM|LEGALCTRL|currentStateL [2]),
	.dataf(!\FSM|LEGALCTRL|currentStateL [0]),
	.datag(!\maze|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Mux0~0 .extended_lut = "on";
defparam \FSM|LEGALCTRL|Mux0~0 .lut_mask = 64'h00000C0C00100000;
defparam \FSM|LEGALCTRL|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N2
dffeas \FSM|LEGALCTRL|currentStateL[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|LEGALCTRL|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|LEGALCTRL|currentStateL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|LEGALCTRL|currentStateL[2] .is_wysiwyg = "true";
defparam \FSM|LEGALCTRL|currentStateL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N21
cyclonev_lcell_comb \FSM|LEGALCTRL|Decoder0~1 (
// Equation(s):
// \FSM|LEGALCTRL|Decoder0~1_combout  = ( !\FSM|LEGALCTRL|currentStateL [1] & ( \FSM|LEGALCTRL|currentStateL [0] & ( !\FSM|LEGALCTRL|currentStateL [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|LEGALCTRL|currentStateL [2]),
	.datae(!\FSM|LEGALCTRL|currentStateL [1]),
	.dataf(!\FSM|LEGALCTRL|currentStateL [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Decoder0~1 .extended_lut = "off";
defparam \FSM|LEGALCTRL|Decoder0~1 .lut_mask = 64'h00000000FF000000;
defparam \FSM|LEGALCTRL|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N23
dffeas \FSM|LEGALCTRL|currentStateL[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|LEGALCTRL|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|LEGALCTRL|currentStateL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|LEGALCTRL|currentStateL[1] .is_wysiwyg = "true";
defparam \FSM|LEGALCTRL|currentStateL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N33
cyclonev_lcell_comb \FSM|LEGALCTRL|Decoder0~0 (
// Equation(s):
// \FSM|LEGALCTRL|Decoder0~0_combout  = ( !\FSM|LEGALCTRL|currentStateL [0] & ( (!\FSM|LEGALCTRL|currentStateL [1] & \FSM|LEGALCTRL|currentStateL [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|LEGALCTRL|currentStateL [1]),
	.datad(!\FSM|LEGALCTRL|currentStateL [2]),
	.datae(gnd),
	.dataf(!\FSM|LEGALCTRL|currentStateL [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Decoder0~0 .extended_lut = "off";
defparam \FSM|LEGALCTRL|Decoder0~0 .lut_mask = 64'h00F000F000000000;
defparam \FSM|LEGALCTRL|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N34
dffeas \FSM|LEGALCTRL|gameOver (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|LEGALCTRL|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|LEGALCTRL|gameOver~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|LEGALCTRL|gameOver .is_wysiwyg = "true";
defparam \FSM|LEGALCTRL|gameOver .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N0
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N51
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter [8] & ( (\VGA|controller|xCounter [3] & (\VGA|controller|xCounter [2] & (!\VGA|controller|xCounter [7] & \VGA|controller|xCounter [9]))) ) )

	.dataa(!\VGA|controller|xCounter [3]),
	.datab(!\VGA|controller|xCounter [2]),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000000000100010;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N57
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( \VGA|controller|xCounter [0] & ( !\VGA|controller|xCounter [6] & ( (\VGA|controller|xCounter [1] & !\VGA|controller|xCounter [5]) ) ) )

	.dataa(!\VGA|controller|xCounter [1]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [5]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [0]),
	.dataf(!\VGA|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h0000505000000000;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N48
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|xCounter [4] & ( (\VGA|controller|Equal0~0_combout  & \VGA|controller|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|Equal0~0_combout ),
	.datad(!\VGA|controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N2
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N3
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N5
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N6
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N8
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N9
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N10
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N12
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N13
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N15
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N17
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N18
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~22  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(\VGA|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N20
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N21
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N22
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N24
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N25
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N27
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N29
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N30
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [0] & ( \VGA|controller|xCounter [2] & ( \VGA|controller|xCounter [4] ) ) ) # ( !\VGA|controller|xCounter [0] & ( \VGA|controller|xCounter [2] & ( \VGA|controller|xCounter [4] ) ) ) # ( 
// \VGA|controller|xCounter [0] & ( !\VGA|controller|xCounter [2] & ( (\VGA|controller|xCounter [4] & ((\VGA|controller|xCounter [3]) # (\VGA|controller|xCounter [1]))) ) ) ) # ( !\VGA|controller|xCounter [0] & ( !\VGA|controller|xCounter [2] & ( 
// (\VGA|controller|xCounter [4] & \VGA|controller|xCounter [3]) ) ) )

	.dataa(!\VGA|controller|xCounter [1]),
	.datab(!\VGA|controller|xCounter [4]),
	.datac(!\VGA|controller|xCounter [3]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [0]),
	.dataf(!\VGA|controller|xCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h0303131333333333;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N42
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [8] ) ) # ( !\VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [8] ) ) # ( \VGA|controller|VGA_HS1~0_combout  & ( 
// !\VGA|controller|xCounter [8] & ( (!\VGA|controller|xCounter [9]) # ((!\VGA|controller|xCounter [7]) # ((\VGA|controller|xCounter [6] & \VGA|controller|xCounter [5]))) ) ) ) # ( !\VGA|controller|VGA_HS1~0_combout  & ( !\VGA|controller|xCounter [8] & ( 
// (!\VGA|controller|xCounter [9]) # ((!\VGA|controller|xCounter [7]) # ((!\VGA|controller|xCounter [6] & !\VGA|controller|xCounter [5]))) ) ) )

	.dataa(!\VGA|controller|xCounter [9]),
	.datab(!\VGA|controller|xCounter [7]),
	.datac(!\VGA|controller|xCounter [6]),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(!\VGA|controller|VGA_HS1~0_combout ),
	.dataf(!\VGA|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFEEEEEEFFFFFFFFF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N44
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N39
cyclonev_lcell_comb \VGA|controller|VGA_HS~feeder (
// Equation(s):
// \VGA|controller|VGA_HS~feeder_combout  = ( \VGA|controller|VGA_HS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_HS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_HS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_HS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N40
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N30
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N18
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( \VGA|controller|yCounter [2] & ( \VGA|controller|yCounter [3] & ( (!\VGA|controller|yCounter [4] & (!\VGA|controller|yCounter [0] & !\VGA|controller|yCounter [1])) ) ) )

	.dataa(!\VGA|controller|yCounter [4]),
	.datab(!\VGA|controller|yCounter [0]),
	.datac(!\VGA|controller|yCounter [1]),
	.datad(gnd),
	.datae(!\VGA|controller|yCounter [2]),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h0000000000008080;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N51
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N54
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N55
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N57
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N59
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N0
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [6] & ( \VGA|controller|yCounter [9] & ( (!\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [8] & !\VGA|controller|yCounter [7])) ) ) )

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(!\VGA|controller|yCounter [6]),
	.dataf(!\VGA|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h0000000080800000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N24
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|xCounter [4] & ( \VGA|controller|Equal0~0_combout  & ( (\VGA|controller|always1~2_combout  & (\VGA|controller|Equal0~1_combout  & \VGA|controller|always1~1_combout )) ) ) )

	.dataa(!\VGA|controller|always1~2_combout ),
	.datab(!\VGA|controller|Equal0~1_combout ),
	.datac(!\VGA|controller|always1~1_combout ),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [4]),
	.dataf(!\VGA|controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000000000101;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N32
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N33
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~2  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(\VGA|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N35
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N36
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N37
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N39
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N41
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N42
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N43
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N45
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N46
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N48
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N49
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N53
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N6
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [5] & ( (\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [6] & \VGA|controller|yCounter [8])) ) )

	.dataa(!\VGA|controller|yCounter [7]),
	.datab(!\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000000110011;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N9
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( \VGA|controller|yCounter [3] & ( (\VGA|controller|yCounter [2] & !\VGA|controller|yCounter [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [2]),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h000000000F000F00;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N34
dffeas \VGA|controller|yCounter[1]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N15
cyclonev_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = ( \VGA|controller|yCounter[1]~DUPLICATE_q  & ( \VGA|controller|yCounter [9] ) ) # ( !\VGA|controller|yCounter[1]~DUPLICATE_q  & ( \VGA|controller|yCounter [9] ) ) # ( \VGA|controller|yCounter[1]~DUPLICATE_q  & ( 
// !\VGA|controller|yCounter [9] & ( (!\VGA|controller|VGA_VS1~0_combout ) # ((!\VGA|controller|always1~0_combout ) # (\VGA|controller|yCounter [0])) ) ) ) # ( !\VGA|controller|yCounter[1]~DUPLICATE_q  & ( !\VGA|controller|yCounter [9] & ( 
// (!\VGA|controller|VGA_VS1~0_combout ) # ((!\VGA|controller|always1~0_combout ) # (!\VGA|controller|yCounter [0])) ) ) )

	.dataa(!\VGA|controller|VGA_VS1~0_combout ),
	.datab(!\VGA|controller|always1~0_combout ),
	.datac(!\VGA|controller|yCounter [0]),
	.datad(gnd),
	.datae(!\VGA|controller|yCounter[1]~DUPLICATE_q ),
	.dataf(!\VGA|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 64'hFEFEEFEFFFFFFFFF;
defparam \VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N16
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N30
cyclonev_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = ( \VGA|controller|VGA_VS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_VS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_VS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N31
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N58
dffeas \VGA|controller|yCounter[9]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N39
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( !\VGA|controller|VGA_VS1~0_combout  & ( \VGA|controller|xCounter [8] & ( (!\VGA|controller|xCounter [9] & !\VGA|controller|yCounter[9]~DUPLICATE_q ) ) ) ) # ( !\VGA|controller|VGA_VS1~0_combout  & ( 
// !\VGA|controller|xCounter [8] & ( (!\VGA|controller|yCounter[9]~DUPLICATE_q  & ((!\VGA|controller|xCounter [9]) # (!\VGA|controller|xCounter [7]))) ) ) )

	.dataa(!\VGA|controller|xCounter [9]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(!\VGA|controller|yCounter[9]~DUPLICATE_q ),
	.datae(!\VGA|controller|VGA_VS1~0_combout ),
	.dataf(!\VGA|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hFA000000AA000000;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N40
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y45_N15
cyclonev_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = ( \VGA|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y45_N17
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N52
dffeas \VGA|controller|yCounter[7]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N40
dffeas \VGA|controller|yCounter[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N28
dffeas \VGA|controller|xCounter[9]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N0
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter[1]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter[1]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((\VGA|controller|xCounter [7] & \VGA|controller|yCounter[1]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|xCounter [7]),
	.datac(!\VGA|controller|yCounter[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N3
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [8]))

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N6
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter[1]~DUPLICATE_q  $ (!\VGA|controller|yCounter[3]~DUPLICATE_q  $ (\VGA|controller|xCounter[9]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter[1]~DUPLICATE_q  $ (!\VGA|controller|yCounter[3]~DUPLICATE_q  $ (\VGA|controller|xCounter[9]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((!\VGA|controller|yCounter[1]~DUPLICATE_q  & (\VGA|controller|yCounter[3]~DUPLICATE_q  & \VGA|controller|xCounter[9]~DUPLICATE_q )) # (\VGA|controller|yCounter[1]~DUPLICATE_q  & 
// ((\VGA|controller|xCounter[9]~DUPLICATE_q ) # (\VGA|controller|yCounter[3]~DUPLICATE_q ))))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[1]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(!\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N9
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h00000055000055AA;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N12
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter[3]~DUPLICATE_q  $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter[3]~DUPLICATE_q  $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter[3]~DUPLICATE_q  & \VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N15
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [6]))

	.dataa(!\VGA|controller|yCounter [4]),
	.datab(!\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000111100006666;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N18
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~41 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~41_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[7]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~42  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[7]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~43  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter[7]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [5]),
	.datac(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~41_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~42 ),
	.shareout(\VGA|controller|controller_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~41 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~41 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N21
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE((\VGA|controller|yCounter [8] & \VGA|controller|yCounter [6]))

	.dataa(!\VGA|controller|yCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~42 ),
	.sharein(\VGA|controller|controller_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h00000055000055AA;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N24
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( \VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( \VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N27
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE(GND)

	.dataa(!\VGA|controller|yCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N30
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( \VGA|controller|controller_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X46_Y17_N8
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y17_N47
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N30
cyclonev_lcell_comb \maze_run_thru|Add7~21 (
// Equation(s):
// \maze_run_thru|Add7~21_sumout  = SUM(( \maze_run_thru|y [0] ) + ( \maze_run_thru|county [1] ) + ( !VCC ))
// \maze_run_thru|Add7~22  = CARRY(( \maze_run_thru|y [0] ) + ( \maze_run_thru|county [1] ) + ( !VCC ))

	.dataa(!\maze_run_thru|y [0]),
	.datab(gnd),
	.datac(!\maze_run_thru|county [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add7~21_sumout ),
	.cout(\maze_run_thru|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add7~21 .extended_lut = "off";
defparam \maze_run_thru|Add7~21 .lut_mask = 64'h0000F0F000005555;
defparam \maze_run_thru|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N33
cyclonev_lcell_comb \maze_run_thru|Add7~17 (
// Equation(s):
// \maze_run_thru|Add7~17_sumout  = SUM(( \maze_run_thru|y [1] ) + ( \maze_run_thru|county [2] ) + ( \maze_run_thru|Add7~22  ))
// \maze_run_thru|Add7~18  = CARRY(( \maze_run_thru|y [1] ) + ( \maze_run_thru|county [2] ) + ( \maze_run_thru|Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\maze_run_thru|y [1]),
	.datae(gnd),
	.dataf(!\maze_run_thru|county [2]),
	.datag(gnd),
	.cin(\maze_run_thru|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add7~17_sumout ),
	.cout(\maze_run_thru|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add7~17 .extended_lut = "off";
defparam \maze_run_thru|Add7~17 .lut_mask = 64'h0000FF00000000FF;
defparam \maze_run_thru|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N36
cyclonev_lcell_comb \maze_run_thru|Add7~25 (
// Equation(s):
// \maze_run_thru|Add7~25_sumout  = SUM(( \maze_run_thru|y [2] ) + ( !\maze_run_thru|y [0] $ (!\maze_run_thru|county [3]) ) + ( \maze_run_thru|Add7~18  ))
// \maze_run_thru|Add7~26  = CARRY(( \maze_run_thru|y [2] ) + ( !\maze_run_thru|y [0] $ (!\maze_run_thru|county [3]) ) + ( \maze_run_thru|Add7~18  ))

	.dataa(!\maze_run_thru|y [0]),
	.datab(gnd),
	.datac(!\maze_run_thru|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\maze_run_thru|county [3]),
	.datag(gnd),
	.cin(\maze_run_thru|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add7~25_sumout ),
	.cout(\maze_run_thru|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add7~25 .extended_lut = "off";
defparam \maze_run_thru|Add7~25 .lut_mask = 64'h0000AA5500000F0F;
defparam \maze_run_thru|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N39
cyclonev_lcell_comb \maze_run_thru|Add7~5 (
// Equation(s):
// \maze_run_thru|Add7~5_sumout  = SUM(( \maze_run_thru|y [3] ) + ( !\maze_run_thru|y [1] $ (((!\maze_run_thru|y [0]) # (!\maze_run_thru|county [3]))) ) + ( \maze_run_thru|Add7~26  ))
// \maze_run_thru|Add7~6  = CARRY(( \maze_run_thru|y [3] ) + ( !\maze_run_thru|y [1] $ (((!\maze_run_thru|y [0]) # (!\maze_run_thru|county [3]))) ) + ( \maze_run_thru|Add7~26  ))

	.dataa(!\maze_run_thru|y [0]),
	.datab(gnd),
	.datac(!\maze_run_thru|y [1]),
	.datad(!\maze_run_thru|y [3]),
	.datae(gnd),
	.dataf(!\maze_run_thru|county [3]),
	.datag(gnd),
	.cin(\maze_run_thru|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add7~5_sumout ),
	.cout(\maze_run_thru|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add7~5 .extended_lut = "off";
defparam \maze_run_thru|Add7~5 .lut_mask = 64'h0000F0A5000000FF;
defparam \maze_run_thru|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N42
cyclonev_lcell_comb \maze_run_thru|Add7~1 (
// Equation(s):
// \maze_run_thru|Add7~1_sumout  = SUM(( \maze_run_thru|y [4] ) + ( !\maze_run_thru|y [2] $ (((!\maze_run_thru|y [1]) # ((!\maze_run_thru|y [0]) # (!\maze_run_thru|county [3])))) ) + ( \maze_run_thru|Add7~6  ))
// \maze_run_thru|Add7~2  = CARRY(( \maze_run_thru|y [4] ) + ( !\maze_run_thru|y [2] $ (((!\maze_run_thru|y [1]) # ((!\maze_run_thru|y [0]) # (!\maze_run_thru|county [3])))) ) + ( \maze_run_thru|Add7~6  ))

	.dataa(!\maze_run_thru|y [2]),
	.datab(!\maze_run_thru|y [1]),
	.datac(!\maze_run_thru|y [0]),
	.datad(!\maze_run_thru|y [4]),
	.datae(gnd),
	.dataf(!\maze_run_thru|county [3]),
	.datag(gnd),
	.cin(\maze_run_thru|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add7~1_sumout ),
	.cout(\maze_run_thru|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add7~1 .extended_lut = "off";
defparam \maze_run_thru|Add7~1 .lut_mask = 64'h0000AAA9000000FF;
defparam \maze_run_thru|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N45
cyclonev_lcell_comb \maze_run_thru|Add7~13 (
// Equation(s):
// \maze_run_thru|Add7~13_sumout  = SUM(( \maze_run_thru|y [3] ) + ( (\maze_run_thru|y [2] & (\maze_run_thru|y [1] & (\maze_run_thru|y [0] & \maze_run_thru|county [3]))) ) + ( \maze_run_thru|Add7~2  ))
// \maze_run_thru|Add7~14  = CARRY(( \maze_run_thru|y [3] ) + ( (\maze_run_thru|y [2] & (\maze_run_thru|y [1] & (\maze_run_thru|y [0] & \maze_run_thru|county [3]))) ) + ( \maze_run_thru|Add7~2  ))

	.dataa(!\maze_run_thru|y [2]),
	.datab(!\maze_run_thru|y [1]),
	.datac(!\maze_run_thru|y [0]),
	.datad(!\maze_run_thru|y [3]),
	.datae(gnd),
	.dataf(!\maze_run_thru|county [3]),
	.datag(gnd),
	.cin(\maze_run_thru|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add7~13_sumout ),
	.cout(\maze_run_thru|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add7~13 .extended_lut = "off";
defparam \maze_run_thru|Add7~13 .lut_mask = 64'h0000FFFE000000FF;
defparam \maze_run_thru|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N48
cyclonev_lcell_comb \maze_run_thru|Add7~9 (
// Equation(s):
// \maze_run_thru|Add7~9_sumout  = SUM(( \maze_run_thru|y [4] ) + ( GND ) + ( \maze_run_thru|Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\maze_run_thru|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\maze_run_thru|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add7~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add7~9 .extended_lut = "off";
defparam \maze_run_thru|Add7~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \maze_run_thru|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N42
cyclonev_lcell_comb \maze_run_thru|yLoc[2]~0 (
// Equation(s):
// \maze_run_thru|yLoc[2]~0_combout  = ( \FSM|POSCTRL|currentStateP [1] & ( \FSM|POSCTRL|currentStateP [3] ) ) # ( !\FSM|POSCTRL|currentStateP [1] & ( \FSM|POSCTRL|currentStateP [3] ) ) # ( \FSM|POSCTRL|currentStateP [1] & ( !\FSM|POSCTRL|currentStateP [3] ) 
// ) # ( !\FSM|POSCTRL|currentStateP [1] & ( !\FSM|POSCTRL|currentStateP [3] & ( (!\KEY[0]~input_o ) # (((\maze_run_thru|doneBox~q ) # (\FSM|POSCTRL|currentStateP [2])) # (\FSM|POSCTRL|currentStateP [0])) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\FSM|POSCTRL|currentStateP [0]),
	.datac(!\FSM|POSCTRL|currentStateP [2]),
	.datad(!\maze_run_thru|doneBox~q ),
	.datae(!\FSM|POSCTRL|currentStateP [1]),
	.dataf(!\FSM|POSCTRL|currentStateP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|yLoc[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|yLoc[2]~0 .extended_lut = "off";
defparam \maze_run_thru|yLoc[2]~0 .lut_mask = 64'hBFFFFFFFFFFFFFFF;
defparam \maze_run_thru|yLoc[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N50
dffeas \maze_run_thru|yLoc[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add7~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[7] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N58
dffeas \FSM|POSDATA|prevY[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|tempCurrentY [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|prevY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|prevY[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|prevY[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N29
dffeas \erase1|topLefty[4] (
	.clk(\FSM|POSCTRL|eraseBox~combout ),
	.d(gnd),
	.asdata(\FSM|POSDATA|prevY [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|topLefty [4]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|topLefty[4] .is_wysiwyg = "true";
defparam \erase1|topLefty[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y16_N10
dffeas \FSM|POSDATA|prevY[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|tempCurrentY [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|prevY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|prevY[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|prevY[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y16_N26
dffeas \erase1|topLefty[2] (
	.clk(\FSM|POSCTRL|eraseBox~combout ),
	.d(gnd),
	.asdata(\FSM|POSDATA|prevY [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|topLefty [2]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|topLefty[2] .is_wysiwyg = "true";
defparam \erase1|topLefty[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N24
cyclonev_lcell_comb \FSM|POSDATA|prevY[0]~feeder (
// Equation(s):
// \FSM|POSDATA|prevY[0]~feeder_combout  = ( \FSM|POSDATA|tempCurrentY [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|prevY[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|prevY[0]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|prevY[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|prevY[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N25
dffeas \FSM|POSDATA|prevY[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|prevY[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|prevY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|prevY[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|prevY[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N45
cyclonev_lcell_comb \erase1|topLefty[0]~feeder (
// Equation(s):
// \erase1|topLefty[0]~feeder_combout  = ( \FSM|POSDATA|prevY [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|prevY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|topLefty[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|topLefty[0]~feeder .extended_lut = "off";
defparam \erase1|topLefty[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \erase1|topLefty[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N47
dffeas \erase1|topLefty[0] (
	.clk(\FSM|POSCTRL|eraseBox~combout ),
	.d(\erase1|topLefty[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|topLefty [0]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|topLefty[0] .is_wysiwyg = "true";
defparam \erase1|topLefty[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N19
dffeas \FSM|POSDATA|prevY[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|tempCurrentY [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|prevY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|prevY[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|prevY[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N26
dffeas \erase1|topLefty[3] (
	.clk(\FSM|POSCTRL|eraseBox~combout ),
	.d(gnd),
	.asdata(\FSM|POSDATA|prevY [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|topLefty [3]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|topLefty[3] .is_wysiwyg = "true";
defparam \erase1|topLefty[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y16_N35
dffeas \FSM|POSDATA|prevY[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|tempCurrentY [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|prevY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|prevY[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|prevY[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y16_N14
dffeas \erase1|topLefty[1] (
	.clk(\FSM|POSCTRL|eraseBox~combout ),
	.d(gnd),
	.asdata(\FSM|POSDATA|prevY [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|topLefty [1]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|topLefty[1] .is_wysiwyg = "true";
defparam \erase1|topLefty[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N30
cyclonev_lcell_comb \erase1|Add5~21 (
// Equation(s):
// \erase1|Add5~21_sumout  = SUM(( \erase1|topLefty [0] ) + ( \erase1|county [1] ) + ( !VCC ))
// \erase1|Add5~22  = CARRY(( \erase1|topLefty [0] ) + ( \erase1|county [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\erase1|county [1]),
	.datad(!\erase1|topLefty [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\erase1|Add5~21_sumout ),
	.cout(\erase1|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \erase1|Add5~21 .extended_lut = "off";
defparam \erase1|Add5~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \erase1|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N33
cyclonev_lcell_comb \erase1|Add5~17 (
// Equation(s):
// \erase1|Add5~17_sumout  = SUM(( \erase1|topLefty [1] ) + ( \erase1|county [2] ) + ( \erase1|Add5~22  ))
// \erase1|Add5~18  = CARRY(( \erase1|topLefty [1] ) + ( \erase1|county [2] ) + ( \erase1|Add5~22  ))

	.dataa(gnd),
	.datab(!\erase1|county [2]),
	.datac(!\erase1|topLefty [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\erase1|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\erase1|Add5~17_sumout ),
	.cout(\erase1|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \erase1|Add5~17 .extended_lut = "off";
defparam \erase1|Add5~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \erase1|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N36
cyclonev_lcell_comb \erase1|Add5~25 (
// Equation(s):
// \erase1|Add5~25_sumout  = SUM(( \erase1|topLefty [2] ) + ( !\erase1|county [3] $ (!\erase1|topLefty [0]) ) + ( \erase1|Add5~18  ))
// \erase1|Add5~26  = CARRY(( \erase1|topLefty [2] ) + ( !\erase1|county [3] $ (!\erase1|topLefty [0]) ) + ( \erase1|Add5~18  ))

	.dataa(!\erase1|county [3]),
	.datab(!\erase1|topLefty [0]),
	.datac(gnd),
	.datad(!\erase1|topLefty [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\erase1|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\erase1|Add5~25_sumout ),
	.cout(\erase1|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \erase1|Add5~25 .extended_lut = "off";
defparam \erase1|Add5~25 .lut_mask = 64'h00009999000000FF;
defparam \erase1|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N39
cyclonev_lcell_comb \erase1|Add5~5 (
// Equation(s):
// \erase1|Add5~5_sumout  = SUM(( \erase1|topLefty [3] ) + ( !\erase1|topLefty [1] $ (((!\erase1|county [3]) # (!\erase1|topLefty [0]))) ) + ( \erase1|Add5~26  ))
// \erase1|Add5~6  = CARRY(( \erase1|topLefty [3] ) + ( !\erase1|topLefty [1] $ (((!\erase1|county [3]) # (!\erase1|topLefty [0]))) ) + ( \erase1|Add5~26  ))

	.dataa(!\erase1|county [3]),
	.datab(!\erase1|topLefty [0]),
	.datac(!\erase1|topLefty [1]),
	.datad(!\erase1|topLefty [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\erase1|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\erase1|Add5~5_sumout ),
	.cout(\erase1|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \erase1|Add5~5 .extended_lut = "off";
defparam \erase1|Add5~5 .lut_mask = 64'h0000E1E1000000FF;
defparam \erase1|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N42
cyclonev_lcell_comb \erase1|Add5~1 (
// Equation(s):
// \erase1|Add5~1_sumout  = SUM(( \erase1|topLefty [4] ) + ( !\erase1|topLefty [2] $ (((!\erase1|county [3]) # ((!\erase1|topLefty [0]) # (!\erase1|topLefty [1])))) ) + ( \erase1|Add5~6  ))
// \erase1|Add5~2  = CARRY(( \erase1|topLefty [4] ) + ( !\erase1|topLefty [2] $ (((!\erase1|county [3]) # ((!\erase1|topLefty [0]) # (!\erase1|topLefty [1])))) ) + ( \erase1|Add5~6  ))

	.dataa(!\erase1|county [3]),
	.datab(!\erase1|topLefty [2]),
	.datac(!\erase1|topLefty [0]),
	.datad(!\erase1|topLefty [4]),
	.datae(gnd),
	.dataf(!\erase1|topLefty [1]),
	.datag(gnd),
	.cin(\erase1|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\erase1|Add5~1_sumout ),
	.cout(\erase1|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \erase1|Add5~1 .extended_lut = "off";
defparam \erase1|Add5~1 .lut_mask = 64'h0000CCC9000000FF;
defparam \erase1|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N45
cyclonev_lcell_comb \erase1|Add5~13 (
// Equation(s):
// \erase1|Add5~13_sumout  = SUM(( \erase1|topLefty [3] ) + ( (\erase1|county [3] & (\erase1|topLefty [2] & (\erase1|topLefty [0] & \erase1|topLefty [1]))) ) + ( \erase1|Add5~2  ))
// \erase1|Add5~14  = CARRY(( \erase1|topLefty [3] ) + ( (\erase1|county [3] & (\erase1|topLefty [2] & (\erase1|topLefty [0] & \erase1|topLefty [1]))) ) + ( \erase1|Add5~2  ))

	.dataa(!\erase1|county [3]),
	.datab(!\erase1|topLefty [2]),
	.datac(!\erase1|topLefty [0]),
	.datad(!\erase1|topLefty [3]),
	.datae(gnd),
	.dataf(!\erase1|topLefty [1]),
	.datag(gnd),
	.cin(\erase1|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\erase1|Add5~13_sumout ),
	.cout(\erase1|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \erase1|Add5~13 .extended_lut = "off";
defparam \erase1|Add5~13 .lut_mask = 64'h0000FFFE000000FF;
defparam \erase1|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N48
cyclonev_lcell_comb \erase1|Add5~9 (
// Equation(s):
// \erase1|Add5~9_sumout  = SUM(( \erase1|topLefty [4] ) + ( GND ) + ( \erase1|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\erase1|topLefty [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\erase1|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\erase1|Add5~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|Add5~9 .extended_lut = "off";
defparam \erase1|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \erase1|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N6
cyclonev_lcell_comb \erase1|yLoc[4]~0 (
// Equation(s):
// \erase1|yLoc[4]~0_combout  = ( \FSM|POSCTRL|eraseBox~combout  & ( (\erase1|done [0]) # (\erase1|donep1 [0]) ) ) # ( !\FSM|POSCTRL|eraseBox~combout  )

	.dataa(!\erase1|donep1 [0]),
	.datab(gnd),
	.datac(!\erase1|done [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|eraseBox~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|yLoc[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|yLoc[4]~0 .extended_lut = "off";
defparam \erase1|yLoc[4]~0 .lut_mask = 64'hFFFFFFFF5F5F5F5F;
defparam \erase1|yLoc[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y16_N50
dffeas \erase1|yLoc[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|yLoc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|yLoc[7] .is_wysiwyg = "true";
defparam \erase1|yLoc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N12
cyclonev_lcell_comb \draw1|topLefty[4]~feeder (
// Equation(s):
// \draw1|topLefty[4]~feeder_combout  = ( \FSM|POSDATA|newY [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|newY [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|topLefty[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|topLefty[4]~feeder .extended_lut = "off";
defparam \draw1|topLefty[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \draw1|topLefty[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N14
dffeas \draw1|topLefty[4] (
	.clk(\FSM|POSCTRL|drawBox~combout ),
	.d(\draw1|topLefty[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|topLefty [4]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|topLefty[4] .is_wysiwyg = "true";
defparam \draw1|topLefty[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N27
cyclonev_lcell_comb \draw1|topLefty[0]~feeder (
// Equation(s):
// \draw1|topLefty[0]~feeder_combout  = ( \FSM|POSDATA|newY [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|newY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|topLefty[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|topLefty[0]~feeder .extended_lut = "off";
defparam \draw1|topLefty[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \draw1|topLefty[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y16_N29
dffeas \draw1|topLefty[0] (
	.clk(\FSM|POSCTRL|drawBox~combout ),
	.d(\draw1|topLefty[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|topLefty [0]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|topLefty[0] .is_wysiwyg = "true";
defparam \draw1|topLefty[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N15
cyclonev_lcell_comb \draw1|topLefty[2]~feeder (
// Equation(s):
// \draw1|topLefty[2]~feeder_combout  = ( \FSM|POSDATA|newY [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|newY [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|topLefty[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|topLefty[2]~feeder .extended_lut = "off";
defparam \draw1|topLefty[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \draw1|topLefty[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N17
dffeas \draw1|topLefty[2] (
	.clk(\FSM|POSCTRL|drawBox~combout ),
	.d(\draw1|topLefty[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|topLefty [2]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|topLefty[2] .is_wysiwyg = "true";
defparam \draw1|topLefty[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y16_N20
dffeas \draw1|topLefty[3] (
	.clk(\FSM|POSCTRL|drawBox~combout ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newY [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|topLefty [3]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|topLefty[3] .is_wysiwyg = "true";
defparam \draw1|topLefty[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y16_N23
dffeas \draw1|topLefty[1] (
	.clk(\FSM|POSCTRL|drawBox~combout ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newY [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|topLefty [1]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|topLefty[1] .is_wysiwyg = "true";
defparam \draw1|topLefty[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N0
cyclonev_lcell_comb \draw1|Add5~21 (
// Equation(s):
// \draw1|Add5~21_sumout  = SUM(( \draw1|county [1] ) + ( \draw1|topLefty [0] ) + ( !VCC ))
// \draw1|Add5~22  = CARRY(( \draw1|county [1] ) + ( \draw1|topLefty [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\draw1|county [1]),
	.datac(!\draw1|topLefty [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\draw1|Add5~21_sumout ),
	.cout(\draw1|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \draw1|Add5~21 .extended_lut = "off";
defparam \draw1|Add5~21 .lut_mask = 64'h0000F0F000003333;
defparam \draw1|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N3
cyclonev_lcell_comb \draw1|Add5~17 (
// Equation(s):
// \draw1|Add5~17_sumout  = SUM(( \draw1|topLefty [1] ) + ( \draw1|county [2] ) + ( \draw1|Add5~22  ))
// \draw1|Add5~18  = CARRY(( \draw1|topLefty [1] ) + ( \draw1|county [2] ) + ( \draw1|Add5~22  ))

	.dataa(!\draw1|county [2]),
	.datab(gnd),
	.datac(!\draw1|topLefty [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\draw1|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\draw1|Add5~17_sumout ),
	.cout(\draw1|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \draw1|Add5~17 .extended_lut = "off";
defparam \draw1|Add5~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \draw1|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N6
cyclonev_lcell_comb \draw1|Add5~25 (
// Equation(s):
// \draw1|Add5~25_sumout  = SUM(( !\draw1|topLefty [0] $ (!\draw1|county [3]) ) + ( \draw1|topLefty [2] ) + ( \draw1|Add5~18  ))
// \draw1|Add5~26  = CARRY(( !\draw1|topLefty [0] $ (!\draw1|county [3]) ) + ( \draw1|topLefty [2] ) + ( \draw1|Add5~18  ))

	.dataa(!\draw1|topLefty [0]),
	.datab(!\draw1|county [3]),
	.datac(!\draw1|topLefty [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\draw1|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\draw1|Add5~25_sumout ),
	.cout(\draw1|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \draw1|Add5~25 .extended_lut = "off";
defparam \draw1|Add5~25 .lut_mask = 64'h0000F0F000006666;
defparam \draw1|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N9
cyclonev_lcell_comb \draw1|Add5~5 (
// Equation(s):
// \draw1|Add5~5_sumout  = SUM(( \draw1|topLefty [3] ) + ( !\draw1|topLefty [1] $ (((!\draw1|topLefty [0]) # (!\draw1|county [3]))) ) + ( \draw1|Add5~26  ))
// \draw1|Add5~6  = CARRY(( \draw1|topLefty [3] ) + ( !\draw1|topLefty [1] $ (((!\draw1|topLefty [0]) # (!\draw1|county [3]))) ) + ( \draw1|Add5~26  ))

	.dataa(!\draw1|topLefty [0]),
	.datab(!\draw1|county [3]),
	.datac(!\draw1|topLefty [1]),
	.datad(!\draw1|topLefty [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\draw1|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\draw1|Add5~5_sumout ),
	.cout(\draw1|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \draw1|Add5~5 .extended_lut = "off";
defparam \draw1|Add5~5 .lut_mask = 64'h0000E1E1000000FF;
defparam \draw1|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N12
cyclonev_lcell_comb \draw1|Add5~1 (
// Equation(s):
// \draw1|Add5~1_sumout  = SUM(( \draw1|topLefty [4] ) + ( !\draw1|topLefty [2] $ (((!\draw1|topLefty [0]) # ((!\draw1|county [3]) # (!\draw1|topLefty [1])))) ) + ( \draw1|Add5~6  ))
// \draw1|Add5~2  = CARRY(( \draw1|topLefty [4] ) + ( !\draw1|topLefty [2] $ (((!\draw1|topLefty [0]) # ((!\draw1|county [3]) # (!\draw1|topLefty [1])))) ) + ( \draw1|Add5~6  ))

	.dataa(!\draw1|topLefty [0]),
	.datab(!\draw1|county [3]),
	.datac(!\draw1|topLefty [2]),
	.datad(!\draw1|topLefty [4]),
	.datae(gnd),
	.dataf(!\draw1|topLefty [1]),
	.datag(gnd),
	.cin(\draw1|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\draw1|Add5~1_sumout ),
	.cout(\draw1|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \draw1|Add5~1 .extended_lut = "off";
defparam \draw1|Add5~1 .lut_mask = 64'h0000F0E1000000FF;
defparam \draw1|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N15
cyclonev_lcell_comb \draw1|Add5~13 (
// Equation(s):
// \draw1|Add5~13_sumout  = SUM(( \draw1|topLefty [3] ) + ( (\draw1|topLefty [0] & (\draw1|county [3] & (\draw1|topLefty [2] & \draw1|topLefty [1]))) ) + ( \draw1|Add5~2  ))
// \draw1|Add5~14  = CARRY(( \draw1|topLefty [3] ) + ( (\draw1|topLefty [0] & (\draw1|county [3] & (\draw1|topLefty [2] & \draw1|topLefty [1]))) ) + ( \draw1|Add5~2  ))

	.dataa(!\draw1|topLefty [0]),
	.datab(!\draw1|county [3]),
	.datac(!\draw1|topLefty [2]),
	.datad(!\draw1|topLefty [3]),
	.datae(gnd),
	.dataf(!\draw1|topLefty [1]),
	.datag(gnd),
	.cin(\draw1|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\draw1|Add5~13_sumout ),
	.cout(\draw1|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \draw1|Add5~13 .extended_lut = "off";
defparam \draw1|Add5~13 .lut_mask = 64'h0000FFFE000000FF;
defparam \draw1|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N18
cyclonev_lcell_comb \draw1|Add5~9 (
// Equation(s):
// \draw1|Add5~9_sumout  = SUM(( \draw1|topLefty [4] ) + ( GND ) + ( \draw1|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\draw1|topLefty [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\draw1|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\draw1|Add5~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|Add5~9 .extended_lut = "off";
defparam \draw1|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \draw1|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N27
cyclonev_lcell_comb \draw1|yLoc[6]~0 (
// Equation(s):
// \draw1|yLoc[6]~0_combout  = ( \FSM|POSCTRL|drawBox~combout  & ( (\draw1|donep1 [0]) # (\draw1|done [0]) ) ) # ( !\FSM|POSCTRL|drawBox~combout  )

	.dataa(!\draw1|done [0]),
	.datab(gnd),
	.datac(!\draw1|donep1 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|drawBox~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|yLoc[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|yLoc[6]~0 .extended_lut = "off";
defparam \draw1|yLoc[6]~0 .lut_mask = 64'hFFFFFFFF5F5F5F5F;
defparam \draw1|yLoc[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y16_N19
dffeas \draw1|yLoc[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|yLoc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|yLoc[7] .is_wysiwyg = "true";
defparam \draw1|yLoc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N12
cyclonev_lcell_comb \y[7]~3 (
// Equation(s):
// \y[7]~3_combout  = ( \draw1|yLoc [7] & ( (!\FSM|POSCTRL|Decoder0~0_combout  & ((!\FSM|POSCTRL|eraseBox~combout ) # ((\erase1|yLoc [7])))) # (\FSM|POSCTRL|Decoder0~0_combout  & (((\maze_run_thru|yLoc [7])))) ) ) # ( !\draw1|yLoc [7] & ( 
// (!\FSM|POSCTRL|Decoder0~0_combout  & (\FSM|POSCTRL|eraseBox~combout  & ((\erase1|yLoc [7])))) # (\FSM|POSCTRL|Decoder0~0_combout  & (((\maze_run_thru|yLoc [7])))) ) )

	.dataa(!\FSM|POSCTRL|eraseBox~combout ),
	.datab(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datac(!\maze_run_thru|yLoc [7]),
	.datad(!\erase1|yLoc [7]),
	.datae(gnd),
	.dataf(!\draw1|yLoc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[7]~3 .extended_lut = "off";
defparam \y[7]~3 .lut_mask = 64'h034703478BCF8BCF;
defparam \y[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N27
cyclonev_lcell_comb \y[2]~0 (
// Equation(s):
// \y[2]~0_combout  = ( \FSM|POSCTRL|Decoder0~0_combout  ) # ( !\FSM|POSCTRL|Decoder0~0_combout  & ( (\FSM|POSCTRL|eraseBox~combout ) # (\FSM|POSCTRL|drawBox~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|drawBox~combout ),
	.datad(!\FSM|POSCTRL|eraseBox~combout ),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[2]~0 .extended_lut = "off";
defparam \y[2]~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \y[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N39
cyclonev_lcell_comb \y[7] (
// Equation(s):
// y[7] = ( y[7] & ( (!\y[2]~0_combout ) # (\y[7]~3_combout ) ) ) # ( !y[7] & ( (\y[7]~3_combout  & \y[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[7]~3_combout ),
	.datad(!\y[2]~0_combout ),
	.datae(gnd),
	.dataf(!y[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[7] .extended_lut = "off";
defparam \y[7] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \y[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N44
dffeas \maze_run_thru|yLoc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add7~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[5] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y16_N44
dffeas \erase1|yLoc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|yLoc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|yLoc[5] .is_wysiwyg = "true";
defparam \erase1|yLoc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N14
dffeas \draw1|yLoc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|yLoc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|yLoc[5] .is_wysiwyg = "true";
defparam \draw1|yLoc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N27
cyclonev_lcell_comb \y[5]~1 (
// Equation(s):
// \y[5]~1_combout  = ( \erase1|yLoc [5] & ( \draw1|yLoc [5] & ( (!\FSM|POSCTRL|Decoder0~0_combout ) # (\maze_run_thru|yLoc [5]) ) ) ) # ( !\erase1|yLoc [5] & ( \draw1|yLoc [5] & ( (!\FSM|POSCTRL|Decoder0~0_combout  & (!\FSM|POSCTRL|eraseBox~combout )) # 
// (\FSM|POSCTRL|Decoder0~0_combout  & ((\maze_run_thru|yLoc [5]))) ) ) ) # ( \erase1|yLoc [5] & ( !\draw1|yLoc [5] & ( (!\FSM|POSCTRL|Decoder0~0_combout  & (\FSM|POSCTRL|eraseBox~combout )) # (\FSM|POSCTRL|Decoder0~0_combout  & ((\maze_run_thru|yLoc [5]))) 
// ) ) ) # ( !\erase1|yLoc [5] & ( !\draw1|yLoc [5] & ( (\FSM|POSCTRL|Decoder0~0_combout  & \maze_run_thru|yLoc [5]) ) ) )

	.dataa(!\FSM|POSCTRL|eraseBox~combout ),
	.datab(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datac(!\maze_run_thru|yLoc [5]),
	.datad(gnd),
	.datae(!\erase1|yLoc [5]),
	.dataf(!\draw1|yLoc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[5]~1 .extended_lut = "off";
defparam \y[5]~1 .lut_mask = 64'h030347478B8BCFCF;
defparam \y[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N48
cyclonev_lcell_comb \y[5] (
// Equation(s):
// y[5] = ( y[5] & ( (!\y[2]~0_combout ) # (\y[5]~1_combout ) ) ) # ( !y[5] & ( (\y[5]~1_combout  & \y[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[5]~1_combout ),
	.datad(!\y[2]~0_combout ),
	.datae(gnd),
	.dataf(!y[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[5] .extended_lut = "off";
defparam \y[5] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \y[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y16_N5
dffeas \draw1|yLoc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|yLoc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|yLoc[2] .is_wysiwyg = "true";
defparam \draw1|yLoc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y16_N35
dffeas \erase1|yLoc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|yLoc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|yLoc[2] .is_wysiwyg = "true";
defparam \erase1|yLoc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y16_N34
dffeas \maze_run_thru|yLoc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add7~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[2] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N48
cyclonev_lcell_comb \y[2]~6 (
// Equation(s):
// \y[2]~6_combout  = ( \maze_run_thru|yLoc [2] & ( ((!\FSM|POSCTRL|eraseBox~combout  & (\draw1|yLoc [2])) # (\FSM|POSCTRL|eraseBox~combout  & ((\erase1|yLoc [2])))) # (\FSM|POSCTRL|Decoder0~0_combout ) ) ) # ( !\maze_run_thru|yLoc [2] & ( 
// (!\FSM|POSCTRL|Decoder0~0_combout  & ((!\FSM|POSCTRL|eraseBox~combout  & (\draw1|yLoc [2])) # (\FSM|POSCTRL|eraseBox~combout  & ((\erase1|yLoc [2]))))) ) )

	.dataa(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datab(!\FSM|POSCTRL|eraseBox~combout ),
	.datac(!\draw1|yLoc [2]),
	.datad(!\erase1|yLoc [2]),
	.datae(gnd),
	.dataf(!\maze_run_thru|yLoc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[2]~6 .extended_lut = "off";
defparam \y[2]~6 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \y[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N6
cyclonev_lcell_comb \y[2] (
// Equation(s):
// y[2] = ( \y[2]~6_combout  & ( (\y[2]~0_combout ) # (y[2]) ) ) # ( !\y[2]~6_combout  & ( (y[2] & !\y[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!y[2]),
	.datad(!\y[2]~0_combout ),
	.datae(gnd),
	.dataf(!\y[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[2] .extended_lut = "off";
defparam \y[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \y[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N41
dffeas \maze_run_thru|yLoc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add7~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[4] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y16_N40
dffeas \erase1|yLoc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|yLoc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|yLoc[4] .is_wysiwyg = "true";
defparam \erase1|yLoc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N10
dffeas \draw1|yLoc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|yLoc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|yLoc[4] .is_wysiwyg = "true";
defparam \draw1|yLoc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N9
cyclonev_lcell_comb \y[4]~2 (
// Equation(s):
// \y[4]~2_combout  = ( \draw1|yLoc [4] & ( (!\FSM|POSCTRL|Decoder0~0_combout  & ((!\FSM|POSCTRL|eraseBox~combout ) # ((\erase1|yLoc [4])))) # (\FSM|POSCTRL|Decoder0~0_combout  & (((\maze_run_thru|yLoc [4])))) ) ) # ( !\draw1|yLoc [4] & ( 
// (!\FSM|POSCTRL|Decoder0~0_combout  & (\FSM|POSCTRL|eraseBox~combout  & ((\erase1|yLoc [4])))) # (\FSM|POSCTRL|Decoder0~0_combout  & (((\maze_run_thru|yLoc [4])))) ) )

	.dataa(!\FSM|POSCTRL|eraseBox~combout ),
	.datab(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datac(!\maze_run_thru|yLoc [4]),
	.datad(!\erase1|yLoc [4]),
	.datae(gnd),
	.dataf(!\draw1|yLoc [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[4]~2 .extended_lut = "off";
defparam \y[4]~2 .lut_mask = 64'h034703478BCF8BCF;
defparam \y[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N45
cyclonev_lcell_comb \y[4] (
// Equation(s):
// y[4] = ( \y[2]~0_combout  & ( \y[4]~2_combout  ) ) # ( !\y[2]~0_combout  & ( y[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[4]~2_combout ),
	.datad(!y[4]),
	.datae(gnd),
	.dataf(!\y[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[4] .extended_lut = "off";
defparam \y[4] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \y[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N47
dffeas \maze_run_thru|yLoc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add7~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[6] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N17
dffeas \draw1|yLoc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|yLoc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|yLoc[6] .is_wysiwyg = "true";
defparam \draw1|yLoc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y16_N47
dffeas \erase1|yLoc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|yLoc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|yLoc[6] .is_wysiwyg = "true";
defparam \erase1|yLoc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N18
cyclonev_lcell_comb \y[6]~4 (
// Equation(s):
// \y[6]~4_combout  = ( \draw1|yLoc [6] & ( \erase1|yLoc [6] & ( (!\FSM|POSCTRL|Decoder0~0_combout ) # (\maze_run_thru|yLoc [6]) ) ) ) # ( !\draw1|yLoc [6] & ( \erase1|yLoc [6] & ( (!\FSM|POSCTRL|Decoder0~0_combout  & (\FSM|POSCTRL|eraseBox~combout )) # 
// (\FSM|POSCTRL|Decoder0~0_combout  & ((\maze_run_thru|yLoc [6]))) ) ) ) # ( \draw1|yLoc [6] & ( !\erase1|yLoc [6] & ( (!\FSM|POSCTRL|Decoder0~0_combout  & (!\FSM|POSCTRL|eraseBox~combout )) # (\FSM|POSCTRL|Decoder0~0_combout  & ((\maze_run_thru|yLoc [6]))) 
// ) ) ) # ( !\draw1|yLoc [6] & ( !\erase1|yLoc [6] & ( (\FSM|POSCTRL|Decoder0~0_combout  & \maze_run_thru|yLoc [6]) ) ) )

	.dataa(!\FSM|POSCTRL|eraseBox~combout ),
	.datab(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datac(gnd),
	.datad(!\maze_run_thru|yLoc [6]),
	.datae(!\draw1|yLoc [6]),
	.dataf(!\erase1|yLoc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[6]~4 .extended_lut = "off";
defparam \y[6]~4 .lut_mask = 64'h003388BB4477CCFF;
defparam \y[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N57
cyclonev_lcell_comb \y[6] (
// Equation(s):
// y[6] = ( \y[2]~0_combout  & ( \y[6]~4_combout  ) ) # ( !\y[2]~0_combout  & ( y[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[6]~4_combout ),
	.datad(!y[6]),
	.datae(gnd),
	.dataf(!\y[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[6] .extended_lut = "off";
defparam \y[6] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \y[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N32
dffeas \maze_run_thru|yLoc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add7~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[1] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N2
dffeas \draw1|yLoc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|yLoc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|yLoc[1] .is_wysiwyg = "true";
defparam \draw1|yLoc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y16_N31
dffeas \erase1|yLoc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|yLoc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|yLoc[1] .is_wysiwyg = "true";
defparam \erase1|yLoc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N21
cyclonev_lcell_comb \y[1]~7 (
// Equation(s):
// \y[1]~7_combout  = ( \erase1|yLoc [1] & ( (!\FSM|POSCTRL|Decoder0~0_combout  & (((\draw1|yLoc [1])) # (\FSM|POSCTRL|eraseBox~combout ))) # (\FSM|POSCTRL|Decoder0~0_combout  & (((\maze_run_thru|yLoc [1])))) ) ) # ( !\erase1|yLoc [1] & ( 
// (!\FSM|POSCTRL|Decoder0~0_combout  & (!\FSM|POSCTRL|eraseBox~combout  & ((\draw1|yLoc [1])))) # (\FSM|POSCTRL|Decoder0~0_combout  & (((\maze_run_thru|yLoc [1])))) ) )

	.dataa(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datab(!\FSM|POSCTRL|eraseBox~combout ),
	.datac(!\maze_run_thru|yLoc [1]),
	.datad(!\draw1|yLoc [1]),
	.datae(gnd),
	.dataf(!\erase1|yLoc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[1]~7 .extended_lut = "off";
defparam \y[1]~7 .lut_mask = 64'h058D058D27AF27AF;
defparam \y[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N12
cyclonev_lcell_comb \y[1] (
// Equation(s):
// y[1] = ( \y[1]~7_combout  & ( (\y[2]~0_combout ) # (y[1]) ) ) # ( !\y[1]~7_combout  & ( (y[1] & !\y[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!y[1]),
	.datad(!\y[2]~0_combout ),
	.datae(gnd),
	.dataf(!\y[1]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[1] .extended_lut = "off";
defparam \y[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \y[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y16_N29
dffeas \draw1|topLeftx[4] (
	.clk(\FSM|POSCTRL|drawBox~combout ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newX [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|topLeftx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|topLeftx[4] .is_wysiwyg = "true";
defparam \draw1|topLeftx[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y16_N29
dffeas \draw1|topLeftx[2] (
	.clk(\FSM|POSCTRL|drawBox~combout ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newX [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|topLeftx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|topLeftx[2] .is_wysiwyg = "true";
defparam \draw1|topLeftx[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y16_N11
dffeas \draw1|topLeftx[0] (
	.clk(\FSM|POSCTRL|drawBox~combout ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newX [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|topLeftx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|topLeftx[0] .is_wysiwyg = "true";
defparam \draw1|topLeftx[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y16_N56
dffeas \draw1|topLeftx[3] (
	.clk(\FSM|POSCTRL|drawBox~combout ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newX [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|topLeftx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|topLeftx[3] .is_wysiwyg = "true";
defparam \draw1|topLeftx[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y16_N17
dffeas \draw1|topLeftx[1] (
	.clk(\FSM|POSCTRL|drawBox~combout ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newX [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|topLeftx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|topLeftx[1] .is_wysiwyg = "true";
defparam \draw1|topLeftx[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N3
cyclonev_lcell_comb \draw1|Add2~0 (
// Equation(s):
// \draw1|Add2~0_combout  = ( \draw1|topLeftx [3] & ( \draw1|topLeftx [1] & ( (\draw1|topLeftx [4]) # (\draw1|topLeftx [2]) ) ) ) # ( !\draw1|topLeftx [3] & ( \draw1|topLeftx [1] & ( (\draw1|topLeftx [2] & ((\draw1|topLeftx [4]) # (\draw1|topLeftx [0]))) ) ) 
// ) # ( \draw1|topLeftx [3] & ( !\draw1|topLeftx [1] & ( (\draw1|topLeftx [2] & ((\draw1|topLeftx [4]) # (\draw1|topLeftx [0]))) ) ) ) # ( !\draw1|topLeftx [3] & ( !\draw1|topLeftx [1] & ( (\draw1|topLeftx [2] & \draw1|topLeftx [4]) ) ) )

	.dataa(!\draw1|topLeftx [2]),
	.datab(!\draw1|topLeftx [0]),
	.datac(gnd),
	.datad(!\draw1|topLeftx [4]),
	.datae(!\draw1|topLeftx [3]),
	.dataf(!\draw1|topLeftx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|Add2~0 .extended_lut = "off";
defparam \draw1|Add2~0 .lut_mask = 64'h00551155115555FF;
defparam \draw1|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N57
cyclonev_lcell_comb \draw1|Add3~0 (
// Equation(s):
// \draw1|Add3~0_combout  = ( \draw1|topLeftx [3] & ( \draw1|topLeftx [1] & ( (!\draw1|topLeftx [2] & ((!\draw1|topLeftx [4]))) # (\draw1|topLeftx [2] & (\draw1|topLeftx [0] & \draw1|topLeftx [4])) ) ) ) # ( !\draw1|topLeftx [3] & ( \draw1|topLeftx [1] & ( 
// (\draw1|topLeftx [4]) # (\draw1|topLeftx [2]) ) ) ) # ( \draw1|topLeftx [3] & ( !\draw1|topLeftx [1] & ( (!\draw1|topLeftx [2]) # ((!\draw1|topLeftx [0] & !\draw1|topLeftx [4])) ) ) ) # ( !\draw1|topLeftx [3] & ( !\draw1|topLeftx [1] & ( (\draw1|topLeftx 
// [2] & ((\draw1|topLeftx [4]) # (\draw1|topLeftx [0]))) ) ) )

	.dataa(!\draw1|topLeftx [2]),
	.datab(!\draw1|topLeftx [0]),
	.datac(gnd),
	.datad(!\draw1|topLeftx [4]),
	.datae(!\draw1|topLeftx [3]),
	.dataf(!\draw1|topLeftx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|Add3~0 .extended_lut = "off";
defparam \draw1|Add3~0 .lut_mask = 64'h1155EEAA55FFAA11;
defparam \draw1|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N18
cyclonev_lcell_comb \draw1|Add2~1 (
// Equation(s):
// \draw1|Add2~1_combout  = ( \draw1|topLeftx [2] & ( \draw1|topLeftx [1] & ( !\draw1|topLeftx [3] $ (\draw1|topLeftx [0]) ) ) ) # ( !\draw1|topLeftx [2] & ( \draw1|topLeftx [1] & ( !\draw1|topLeftx [3] ) ) ) # ( \draw1|topLeftx [2] & ( !\draw1|topLeftx [1] 
// & ( !\draw1|topLeftx [3] $ (!\draw1|topLeftx [0]) ) ) ) # ( !\draw1|topLeftx [2] & ( !\draw1|topLeftx [1] & ( \draw1|topLeftx [3] ) ) )

	.dataa(!\draw1|topLeftx [3]),
	.datab(!\draw1|topLeftx [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\draw1|topLeftx [2]),
	.dataf(!\draw1|topLeftx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|Add2~1 .extended_lut = "off";
defparam \draw1|Add2~1 .lut_mask = 64'h55556666AAAA9999;
defparam \draw1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N24
cyclonev_lcell_comb \draw1|Add2~2 (
// Equation(s):
// \draw1|Add2~2_combout  = ( \draw1|topLeftx [4] & ( \draw1|topLeftx [1] & ( (!\draw1|topLeftx [2] & ((!\draw1|topLeftx [3]))) # (\draw1|topLeftx [2] & ((\draw1|topLeftx [3]) # (\draw1|topLeftx [0]))) ) ) ) # ( !\draw1|topLeftx [4] & ( \draw1|topLeftx [1] & 
// ( (!\draw1|topLeftx [2] & ((\draw1|topLeftx [3]))) # (\draw1|topLeftx [2] & (!\draw1|topLeftx [0] & !\draw1|topLeftx [3])) ) ) ) # ( \draw1|topLeftx [4] & ( !\draw1|topLeftx [1] & ( (!\draw1|topLeftx [2]) # ((\draw1|topLeftx [0] & \draw1|topLeftx [3])) ) 
// ) ) # ( !\draw1|topLeftx [4] & ( !\draw1|topLeftx [1] & ( (\draw1|topLeftx [2] & ((!\draw1|topLeftx [0]) # (!\draw1|topLeftx [3]))) ) ) )

	.dataa(!\draw1|topLeftx [2]),
	.datab(!\draw1|topLeftx [0]),
	.datac(!\draw1|topLeftx [3]),
	.datad(gnd),
	.datae(!\draw1|topLeftx [4]),
	.dataf(!\draw1|topLeftx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw1|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|Add2~2 .extended_lut = "off";
defparam \draw1|Add2~2 .lut_mask = 64'h5454ABAB4A4AB5B5;
defparam \draw1|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N30
cyclonev_lcell_comb \draw1|Add4~13 (
// Equation(s):
// \draw1|Add4~13_sumout  = SUM(( \draw1|topLeftx [0] ) + ( \draw1|countx [1] ) + ( !VCC ))
// \draw1|Add4~14  = CARRY(( \draw1|topLeftx [0] ) + ( \draw1|countx [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\draw1|countx [1]),
	.datac(gnd),
	.datad(!\draw1|topLeftx [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\draw1|Add4~13_sumout ),
	.cout(\draw1|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \draw1|Add4~13 .extended_lut = "off";
defparam \draw1|Add4~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \draw1|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N33
cyclonev_lcell_comb \draw1|Add4~17 (
// Equation(s):
// \draw1|Add4~17_sumout  = SUM(( \draw1|topLeftx [1] ) + ( \draw1|countx [2] ) + ( \draw1|Add4~14  ))
// \draw1|Add4~18  = CARRY(( \draw1|topLeftx [1] ) + ( \draw1|countx [2] ) + ( \draw1|Add4~14  ))

	.dataa(!\draw1|countx [2]),
	.datab(gnd),
	.datac(!\draw1|topLeftx [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\draw1|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\draw1|Add4~17_sumout ),
	.cout(\draw1|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \draw1|Add4~17 .extended_lut = "off";
defparam \draw1|Add4~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \draw1|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N36
cyclonev_lcell_comb \draw1|Add4~21 (
// Equation(s):
// \draw1|Add4~21_sumout  = SUM(( !\draw1|topLeftx [2] $ (!\draw1|topLeftx [0]) ) + ( \draw1|countx [3] ) + ( \draw1|Add4~18  ))
// \draw1|Add4~22  = CARRY(( !\draw1|topLeftx [2] $ (!\draw1|topLeftx [0]) ) + ( \draw1|countx [3] ) + ( \draw1|Add4~18  ))

	.dataa(gnd),
	.datab(!\draw1|topLeftx [2]),
	.datac(gnd),
	.datad(!\draw1|topLeftx [0]),
	.datae(gnd),
	.dataf(!\draw1|countx [3]),
	.datag(gnd),
	.cin(\draw1|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\draw1|Add4~21_sumout ),
	.cout(\draw1|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \draw1|Add4~21 .extended_lut = "off";
defparam \draw1|Add4~21 .lut_mask = 64'h0000FF00000033CC;
defparam \draw1|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N39
cyclonev_lcell_comb \draw1|Add4~25 (
// Equation(s):
// \draw1|Add4~25_sumout  = SUM(( !\draw1|Add2~1_combout  ) + ( GND ) + ( \draw1|Add4~22  ))
// \draw1|Add4~26  = CARRY(( !\draw1|Add2~1_combout  ) + ( GND ) + ( \draw1|Add4~22  ))

	.dataa(!\draw1|Add2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\draw1|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\draw1|Add4~25_sumout ),
	.cout(\draw1|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \draw1|Add4~25 .extended_lut = "off";
defparam \draw1|Add4~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \draw1|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N42
cyclonev_lcell_comb \draw1|Add4~29 (
// Equation(s):
// \draw1|Add4~29_sumout  = SUM(( !\draw1|Add2~1_combout  $ (!\draw1|Add2~2_combout ) ) + ( GND ) + ( \draw1|Add4~26  ))
// \draw1|Add4~30  = CARRY(( !\draw1|Add2~1_combout  $ (!\draw1|Add2~2_combout ) ) + ( GND ) + ( \draw1|Add4~26  ))

	.dataa(!\draw1|Add2~1_combout ),
	.datab(!\draw1|Add2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\draw1|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\draw1|Add4~29_sumout ),
	.cout(\draw1|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \draw1|Add4~29 .extended_lut = "off";
defparam \draw1|Add4~29 .lut_mask = 64'h0000FFFF00006666;
defparam \draw1|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N45
cyclonev_lcell_comb \draw1|Add4~9 (
// Equation(s):
// \draw1|Add4~9_sumout  = SUM(( !\draw1|topLeftx [3] $ (!\draw1|Add2~0_combout  $ (((!\draw1|Add2~1_combout ) # (!\draw1|Add2~2_combout )))) ) + ( GND ) + ( \draw1|Add4~30  ))
// \draw1|Add4~10  = CARRY(( !\draw1|topLeftx [3] $ (!\draw1|Add2~0_combout  $ (((!\draw1|Add2~1_combout ) # (!\draw1|Add2~2_combout )))) ) + ( GND ) + ( \draw1|Add4~30  ))

	.dataa(!\draw1|Add2~1_combout ),
	.datab(!\draw1|Add2~2_combout ),
	.datac(!\draw1|topLeftx [3]),
	.datad(!\draw1|Add2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\draw1|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\draw1|Add4~9_sumout ),
	.cout(\draw1|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \draw1|Add4~9 .extended_lut = "off";
defparam \draw1|Add4~9 .lut_mask = 64'h0000FFFF0000E11E;
defparam \draw1|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N48
cyclonev_lcell_comb \draw1|Add4~5 (
// Equation(s):
// \draw1|Add4~5_sumout  = SUM(( !\draw1|topLeftx [4] $ (!\draw1|Add3~0_combout  $ (((\draw1|Add2~0_combout  & \draw1|topLeftx [3])))) ) + ( GND ) + ( \draw1|Add4~10  ))
// \draw1|Add4~6  = CARRY(( !\draw1|topLeftx [4] $ (!\draw1|Add3~0_combout  $ (((\draw1|Add2~0_combout  & \draw1|topLeftx [3])))) ) + ( GND ) + ( \draw1|Add4~10  ))

	.dataa(!\draw1|topLeftx [4]),
	.datab(!\draw1|Add2~0_combout ),
	.datac(!\draw1|Add3~0_combout ),
	.datad(!\draw1|topLeftx [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\draw1|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\draw1|Add4~5_sumout ),
	.cout(\draw1|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \draw1|Add4~5 .extended_lut = "off";
defparam \draw1|Add4~5 .lut_mask = 64'h0000FFFF00005A69;
defparam \draw1|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N51
cyclonev_lcell_comb \draw1|Add4~1 (
// Equation(s):
// \draw1|Add4~1_sumout  = SUM(( (!\draw1|topLeftx [4] & (\draw1|Add2~0_combout  & (\draw1|topLeftx [3] & \draw1|Add3~0_combout ))) # (\draw1|topLeftx [4] & (((\draw1|Add2~0_combout  & \draw1|topLeftx [3])) # (\draw1|Add3~0_combout ))) ) + ( GND ) + ( 
// \draw1|Add4~6  ))

	.dataa(!\draw1|topLeftx [4]),
	.datab(!\draw1|Add2~0_combout ),
	.datac(!\draw1|topLeftx [3]),
	.datad(!\draw1|Add3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\draw1|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\draw1|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw1|Add4~1 .extended_lut = "off";
defparam \draw1|Add4~1 .lut_mask = 64'h0000FFFF00000157;
defparam \draw1|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y16_N52
dffeas \draw1|xLoc[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|xLoc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|xLoc[8] .is_wysiwyg = "true";
defparam \draw1|xLoc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y15_N19
dffeas \FSM|POSDATA|prevX[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|tempCurrentX [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|prevX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|prevX[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|prevX[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N42
cyclonev_lcell_comb \erase1|topLeftx[4]~feeder (
// Equation(s):
// \erase1|topLeftx[4]~feeder_combout  = ( \FSM|POSDATA|prevX [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|prevX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|topLeftx[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|topLeftx[4]~feeder .extended_lut = "off";
defparam \erase1|topLeftx[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \erase1|topLeftx[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N44
dffeas \erase1|topLeftx[4] (
	.clk(\FSM|POSCTRL|eraseBox~combout ),
	.d(\erase1|topLeftx[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|topLeftx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|topLeftx[4] .is_wysiwyg = "true";
defparam \erase1|topLeftx[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y17_N36
cyclonev_lcell_comb \FSM|POSDATA|prevX[3]~feeder (
// Equation(s):
// \FSM|POSDATA|prevX[3]~feeder_combout  = ( \FSM|POSDATA|tempCurrentX [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|prevX[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|prevX[3]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|prevX[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|prevX[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y17_N38
dffeas \FSM|POSDATA|prevX[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|prevX[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|prevX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|prevX[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|prevX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y17_N12
cyclonev_lcell_comb \erase1|topLeftx[3]~feeder (
// Equation(s):
// \erase1|topLeftx[3]~feeder_combout  = ( \FSM|POSDATA|prevX [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|prevX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|topLeftx[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|topLeftx[3]~feeder .extended_lut = "off";
defparam \erase1|topLeftx[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \erase1|topLeftx[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y17_N14
dffeas \erase1|topLeftx[3] (
	.clk(\FSM|POSCTRL|eraseBox~combout ),
	.d(\erase1|topLeftx[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|topLeftx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|topLeftx[3] .is_wysiwyg = "true";
defparam \erase1|topLeftx[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N6
cyclonev_lcell_comb \FSM|POSDATA|prevX~0 (
// Equation(s):
// \FSM|POSDATA|prevX~0_combout  = ( \FSM|POSDATA|tempCurrentX [0] ) # ( !\FSM|POSDATA|tempCurrentX [0] & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|prevX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|prevX~0 .extended_lut = "off";
defparam \FSM|POSDATA|prevX~0 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \FSM|POSDATA|prevX~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N7
dffeas \FSM|POSDATA|prevX[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|prevX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|prevX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|prevX[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|prevX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N29
dffeas \erase1|topLeftx[0] (
	.clk(\FSM|POSCTRL|eraseBox~combout ),
	.d(gnd),
	.asdata(\FSM|POSDATA|prevX [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|topLeftx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|topLeftx[0] .is_wysiwyg = "true";
defparam \erase1|topLeftx[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N33
cyclonev_lcell_comb \FSM|POSDATA|prevX[2]~feeder (
// Equation(s):
// \FSM|POSDATA|prevX[2]~feeder_combout  = ( \FSM|POSDATA|tempCurrentX [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|prevX[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|prevX[2]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|prevX[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|prevX[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N34
dffeas \FSM|POSDATA|prevX[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|prevX[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|prevX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|prevX[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|prevX[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N15
cyclonev_lcell_comb \erase1|topLeftx[2]~feeder (
// Equation(s):
// \erase1|topLeftx[2]~feeder_combout  = ( \FSM|POSDATA|prevX [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|prevX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|topLeftx[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|topLeftx[2]~feeder .extended_lut = "off";
defparam \erase1|topLeftx[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \erase1|topLeftx[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N17
dffeas \erase1|topLeftx[2] (
	.clk(\FSM|POSCTRL|eraseBox~combout ),
	.d(\erase1|topLeftx[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|topLeftx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|topLeftx[2] .is_wysiwyg = "true";
defparam \erase1|topLeftx[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N6
cyclonev_lcell_comb \FSM|POSDATA|prevX[1]~feeder (
// Equation(s):
// \FSM|POSDATA|prevX[1]~feeder_combout  = ( \FSM|POSDATA|tempCurrentX [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|prevX[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|prevX[1]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|prevX[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|prevX[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N7
dffeas \FSM|POSDATA|prevX[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|prevX[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|prevX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|prevX[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|prevX[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N48
cyclonev_lcell_comb \erase1|topLeftx[1]~feeder (
// Equation(s):
// \erase1|topLeftx[1]~feeder_combout  = ( \FSM|POSDATA|prevX [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|prevX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|topLeftx[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|topLeftx[1]~feeder .extended_lut = "off";
defparam \erase1|topLeftx[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \erase1|topLeftx[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N50
dffeas \erase1|topLeftx[1] (
	.clk(\FSM|POSCTRL|eraseBox~combout ),
	.d(\erase1|topLeftx[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|topLeftx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|topLeftx[1] .is_wysiwyg = "true";
defparam \erase1|topLeftx[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N9
cyclonev_lcell_comb \erase1|Add2~0 (
// Equation(s):
// \erase1|Add2~0_combout  = ( \erase1|topLeftx [1] & ( (!\erase1|topLeftx [3] & (\erase1|topLeftx [2] & ((\erase1|topLeftx [4]) # (\erase1|topLeftx [0])))) # (\erase1|topLeftx [3] & (((\erase1|topLeftx [4]) # (\erase1|topLeftx [2])))) ) ) # ( 
// !\erase1|topLeftx [1] & ( (\erase1|topLeftx [2] & (((\erase1|topLeftx [3] & \erase1|topLeftx [0])) # (\erase1|topLeftx [4]))) ) )

	.dataa(!\erase1|topLeftx [3]),
	.datab(!\erase1|topLeftx [0]),
	.datac(!\erase1|topLeftx [2]),
	.datad(!\erase1|topLeftx [4]),
	.datae(gnd),
	.dataf(!\erase1|topLeftx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|Add2~0 .extended_lut = "off";
defparam \erase1|Add2~0 .lut_mask = 64'h010F010F075F075F;
defparam \erase1|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N57
cyclonev_lcell_comb \erase1|Add3~0 (
// Equation(s):
// \erase1|Add3~0_combout  = ( \erase1|topLeftx [4] & ( \erase1|topLeftx [1] & ( (!\erase1|topLeftx [3]) # ((\erase1|topLeftx [0] & \erase1|topLeftx [2])) ) ) ) # ( !\erase1|topLeftx [4] & ( \erase1|topLeftx [1] & ( !\erase1|topLeftx [2] $ (!\erase1|topLeftx 
// [3]) ) ) ) # ( \erase1|topLeftx [4] & ( !\erase1|topLeftx [1] & ( !\erase1|topLeftx [2] $ (!\erase1|topLeftx [3]) ) ) ) # ( !\erase1|topLeftx [4] & ( !\erase1|topLeftx [1] & ( !\erase1|topLeftx [3] $ (((!\erase1|topLeftx [0]) # (!\erase1|topLeftx [2]))) ) 
// ) )

	.dataa(!\erase1|topLeftx [0]),
	.datab(!\erase1|topLeftx [2]),
	.datac(!\erase1|topLeftx [3]),
	.datad(gnd),
	.datae(!\erase1|topLeftx [4]),
	.dataf(!\erase1|topLeftx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|Add3~0 .extended_lut = "off";
defparam \erase1|Add3~0 .lut_mask = 64'h1E1E3C3C3C3CF1F1;
defparam \erase1|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N0
cyclonev_lcell_comb \erase1|Add2~2 (
// Equation(s):
// \erase1|Add2~2_combout  = ( \erase1|topLeftx [2] & ( \erase1|topLeftx [1] & ( !\erase1|topLeftx [4] $ (((\erase1|topLeftx [0]) # (\erase1|topLeftx [3]))) ) ) ) # ( !\erase1|topLeftx [2] & ( \erase1|topLeftx [1] & ( !\erase1|topLeftx [3] $ 
// (!\erase1|topLeftx [4]) ) ) ) # ( \erase1|topLeftx [2] & ( !\erase1|topLeftx [1] & ( !\erase1|topLeftx [4] $ (((\erase1|topLeftx [3] & \erase1|topLeftx [0]))) ) ) ) # ( !\erase1|topLeftx [2] & ( !\erase1|topLeftx [1] & ( \erase1|topLeftx [4] ) ) )

	.dataa(!\erase1|topLeftx [3]),
	.datab(!\erase1|topLeftx [0]),
	.datac(gnd),
	.datad(!\erase1|topLeftx [4]),
	.datae(!\erase1|topLeftx [2]),
	.dataf(!\erase1|topLeftx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|Add2~2 .extended_lut = "off";
defparam \erase1|Add2~2 .lut_mask = 64'h00FFEE1155AA8877;
defparam \erase1|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N24
cyclonev_lcell_comb \erase1|Add2~1 (
// Equation(s):
// \erase1|Add2~1_combout  = ( \erase1|topLeftx [1] & ( !\erase1|topLeftx [3] $ (((\erase1|topLeftx [0] & \erase1|topLeftx [2]))) ) ) # ( !\erase1|topLeftx [1] & ( !\erase1|topLeftx [3] $ (((!\erase1|topLeftx [0]) # (!\erase1|topLeftx [2]))) ) )

	.dataa(!\erase1|topLeftx [0]),
	.datab(!\erase1|topLeftx [2]),
	.datac(gnd),
	.datad(!\erase1|topLeftx [3]),
	.datae(gnd),
	.dataf(!\erase1|topLeftx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\erase1|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|Add2~1 .extended_lut = "off";
defparam \erase1|Add2~1 .lut_mask = 64'h11EE11EEEE11EE11;
defparam \erase1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N30
cyclonev_lcell_comb \erase1|Add4~13 (
// Equation(s):
// \erase1|Add4~13_sumout  = SUM(( \erase1|topLeftx [0] ) + ( \erase1|countx [1] ) + ( !VCC ))
// \erase1|Add4~14  = CARRY(( \erase1|topLeftx [0] ) + ( \erase1|countx [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\erase1|countx [1]),
	.datad(!\erase1|topLeftx [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\erase1|Add4~13_sumout ),
	.cout(\erase1|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \erase1|Add4~13 .extended_lut = "off";
defparam \erase1|Add4~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \erase1|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N33
cyclonev_lcell_comb \erase1|Add4~17 (
// Equation(s):
// \erase1|Add4~17_sumout  = SUM(( \erase1|topLeftx [1] ) + ( \erase1|countx [2] ) + ( \erase1|Add4~14  ))
// \erase1|Add4~18  = CARRY(( \erase1|topLeftx [1] ) + ( \erase1|countx [2] ) + ( \erase1|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\erase1|countx [2]),
	.datad(!\erase1|topLeftx [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\erase1|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\erase1|Add4~17_sumout ),
	.cout(\erase1|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \erase1|Add4~17 .extended_lut = "off";
defparam \erase1|Add4~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \erase1|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N36
cyclonev_lcell_comb \erase1|Add4~21 (
// Equation(s):
// \erase1|Add4~21_sumout  = SUM(( \erase1|countx [3] ) + ( !\erase1|topLeftx [2] $ (!\erase1|topLeftx [0]) ) + ( \erase1|Add4~18  ))
// \erase1|Add4~22  = CARRY(( \erase1|countx [3] ) + ( !\erase1|topLeftx [2] $ (!\erase1|topLeftx [0]) ) + ( \erase1|Add4~18  ))

	.dataa(gnd),
	.datab(!\erase1|topLeftx [2]),
	.datac(!\erase1|topLeftx [0]),
	.datad(!\erase1|countx [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\erase1|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\erase1|Add4~21_sumout ),
	.cout(\erase1|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \erase1|Add4~21 .extended_lut = "off";
defparam \erase1|Add4~21 .lut_mask = 64'h0000C3C3000000FF;
defparam \erase1|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N39
cyclonev_lcell_comb \erase1|Add4~25 (
// Equation(s):
// \erase1|Add4~25_sumout  = SUM(( !\erase1|Add2~1_combout  ) + ( GND ) + ( \erase1|Add4~22  ))
// \erase1|Add4~26  = CARRY(( !\erase1|Add2~1_combout  ) + ( GND ) + ( \erase1|Add4~22  ))

	.dataa(!\erase1|Add2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\erase1|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\erase1|Add4~25_sumout ),
	.cout(\erase1|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \erase1|Add4~25 .extended_lut = "off";
defparam \erase1|Add4~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \erase1|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N42
cyclonev_lcell_comb \erase1|Add4~29 (
// Equation(s):
// \erase1|Add4~29_sumout  = SUM(( !\erase1|Add2~2_combout  $ (!\erase1|Add2~1_combout ) ) + ( GND ) + ( \erase1|Add4~26  ))
// \erase1|Add4~30  = CARRY(( !\erase1|Add2~2_combout  $ (!\erase1|Add2~1_combout ) ) + ( GND ) + ( \erase1|Add4~26  ))

	.dataa(!\erase1|Add2~2_combout ),
	.datab(!\erase1|Add2~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\erase1|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\erase1|Add4~29_sumout ),
	.cout(\erase1|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \erase1|Add4~29 .extended_lut = "off";
defparam \erase1|Add4~29 .lut_mask = 64'h0000FFFF00006666;
defparam \erase1|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N45
cyclonev_lcell_comb \erase1|Add4~9 (
// Equation(s):
// \erase1|Add4~9_sumout  = SUM(( !\erase1|topLeftx [3] $ (!\erase1|Add2~0_combout  $ (((!\erase1|Add2~2_combout ) # (!\erase1|Add2~1_combout )))) ) + ( GND ) + ( \erase1|Add4~30  ))
// \erase1|Add4~10  = CARRY(( !\erase1|topLeftx [3] $ (!\erase1|Add2~0_combout  $ (((!\erase1|Add2~2_combout ) # (!\erase1|Add2~1_combout )))) ) + ( GND ) + ( \erase1|Add4~30  ))

	.dataa(!\erase1|Add2~2_combout ),
	.datab(!\erase1|Add2~1_combout ),
	.datac(!\erase1|topLeftx [3]),
	.datad(!\erase1|Add2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\erase1|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\erase1|Add4~9_sumout ),
	.cout(\erase1|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \erase1|Add4~9 .extended_lut = "off";
defparam \erase1|Add4~9 .lut_mask = 64'h0000FFFF0000E11E;
defparam \erase1|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N48
cyclonev_lcell_comb \erase1|Add4~5 (
// Equation(s):
// \erase1|Add4~5_sumout  = SUM(( !\erase1|topLeftx [4] $ (!\erase1|Add3~0_combout  $ (((\erase1|Add2~0_combout  & \erase1|topLeftx [3])))) ) + ( GND ) + ( \erase1|Add4~10  ))
// \erase1|Add4~6  = CARRY(( !\erase1|topLeftx [4] $ (!\erase1|Add3~0_combout  $ (((\erase1|Add2~0_combout  & \erase1|topLeftx [3])))) ) + ( GND ) + ( \erase1|Add4~10  ))

	.dataa(!\erase1|topLeftx [4]),
	.datab(!\erase1|Add2~0_combout ),
	.datac(!\erase1|Add3~0_combout ),
	.datad(!\erase1|topLeftx [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\erase1|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\erase1|Add4~5_sumout ),
	.cout(\erase1|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \erase1|Add4~5 .extended_lut = "off";
defparam \erase1|Add4~5 .lut_mask = 64'h0000FFFF00005A69;
defparam \erase1|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N51
cyclonev_lcell_comb \erase1|Add4~1 (
// Equation(s):
// \erase1|Add4~1_sumout  = SUM(( (!\erase1|topLeftx [4] & (\erase1|Add2~0_combout  & (\erase1|topLeftx [3] & \erase1|Add3~0_combout ))) # (\erase1|topLeftx [4] & (((\erase1|Add2~0_combout  & \erase1|topLeftx [3])) # (\erase1|Add3~0_combout ))) ) + ( GND ) + 
// ( \erase1|Add4~6  ))

	.dataa(!\erase1|topLeftx [4]),
	.datab(!\erase1|Add2~0_combout ),
	.datac(!\erase1|topLeftx [3]),
	.datad(!\erase1|Add3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\erase1|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\erase1|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \erase1|Add4~1 .extended_lut = "off";
defparam \erase1|Add4~1 .lut_mask = 64'h0000FFFF00000157;
defparam \erase1|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N52
dffeas \erase1|xLoc[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|xLoc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|xLoc[8] .is_wysiwyg = "true";
defparam \erase1|xLoc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N3
cyclonev_lcell_comb \maze_run_thru|Add4~0 (
// Equation(s):
// \maze_run_thru|Add4~0_combout  = ( \maze_run_thru|x [4] & ( ((\maze_run_thru|x [1] & \maze_run_thru|x [3])) # (\maze_run_thru|x [2]) ) ) # ( !\maze_run_thru|x [4] & ( (\maze_run_thru|x [2] & ((!\maze_run_thru|x [1] & (\maze_run_thru|x [0] & 
// \maze_run_thru|x [3])) # (\maze_run_thru|x [1] & ((\maze_run_thru|x [3]) # (\maze_run_thru|x [0]))))) ) )

	.dataa(!\maze_run_thru|x [2]),
	.datab(!\maze_run_thru|x [1]),
	.datac(!\maze_run_thru|x [0]),
	.datad(!\maze_run_thru|x [3]),
	.datae(gnd),
	.dataf(!\maze_run_thru|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add4~0 .extended_lut = "off";
defparam \maze_run_thru|Add4~0 .lut_mask = 64'h0115011555775577;
defparam \maze_run_thru|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N12
cyclonev_lcell_comb \maze_run_thru|Add5~0 (
// Equation(s):
// \maze_run_thru|Add5~0_combout  = ( \maze_run_thru|x [1] & ( (!\maze_run_thru|x [2] & (!\maze_run_thru|x [3] $ (((!\maze_run_thru|x [4]))))) # (\maze_run_thru|x [2] & ((!\maze_run_thru|x [3]) # ((\maze_run_thru|x [0] & \maze_run_thru|x [4])))) ) ) # ( 
// !\maze_run_thru|x [1] & ( !\maze_run_thru|x [3] $ (((!\maze_run_thru|x [2]) # ((!\maze_run_thru|x [0] & !\maze_run_thru|x [4])))) ) )

	.dataa(!\maze_run_thru|x [3]),
	.datab(!\maze_run_thru|x [0]),
	.datac(!\maze_run_thru|x [2]),
	.datad(!\maze_run_thru|x [4]),
	.datae(gnd),
	.dataf(!\maze_run_thru|x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add5~0 .extended_lut = "off";
defparam \maze_run_thru|Add5~0 .lut_mask = 64'h565A565A5AAB5AAB;
defparam \maze_run_thru|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N6
cyclonev_lcell_comb \maze_run_thru|Add4~2 (
// Equation(s):
// \maze_run_thru|Add4~2_combout  = ( \maze_run_thru|x [1] & ( \maze_run_thru|x [4] & ( (!\maze_run_thru|x [2] & ((!\maze_run_thru|x [3]))) # (\maze_run_thru|x [2] & ((\maze_run_thru|x [3]) # (\maze_run_thru|x [0]))) ) ) ) # ( !\maze_run_thru|x [1] & ( 
// \maze_run_thru|x [4] & ( (!\maze_run_thru|x [2]) # ((\maze_run_thru|x [0] & \maze_run_thru|x [3])) ) ) ) # ( \maze_run_thru|x [1] & ( !\maze_run_thru|x [4] & ( (!\maze_run_thru|x [2] & ((\maze_run_thru|x [3]))) # (\maze_run_thru|x [2] & (!\maze_run_thru|x 
// [0] & !\maze_run_thru|x [3])) ) ) ) # ( !\maze_run_thru|x [1] & ( !\maze_run_thru|x [4] & ( (\maze_run_thru|x [2] & ((!\maze_run_thru|x [0]) # (!\maze_run_thru|x [3]))) ) ) )

	.dataa(gnd),
	.datab(!\maze_run_thru|x [0]),
	.datac(!\maze_run_thru|x [2]),
	.datad(!\maze_run_thru|x [3]),
	.datae(!\maze_run_thru|x [1]),
	.dataf(!\maze_run_thru|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add4~2 .extended_lut = "off";
defparam \maze_run_thru|Add4~2 .lut_mask = 64'h0F0C0CF0F0F3F30F;
defparam \maze_run_thru|Add4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N0
cyclonev_lcell_comb \maze_run_thru|Add4~1 (
// Equation(s):
// \maze_run_thru|Add4~1_combout  = ( \maze_run_thru|x [3] & ( !\maze_run_thru|x [1] $ (((\maze_run_thru|x [2] & \maze_run_thru|x [0]))) ) ) # ( !\maze_run_thru|x [3] & ( !\maze_run_thru|x [1] $ (((!\maze_run_thru|x [2]) # (!\maze_run_thru|x [0]))) ) )

	.dataa(!\maze_run_thru|x [2]),
	.datab(!\maze_run_thru|x [1]),
	.datac(!\maze_run_thru|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\maze_run_thru|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add4~1 .extended_lut = "off";
defparam \maze_run_thru|Add4~1 .lut_mask = 64'h36363636C9C9C9C9;
defparam \maze_run_thru|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N30
cyclonev_lcell_comb \maze_run_thru|Add6~13 (
// Equation(s):
// \maze_run_thru|Add6~13_sumout  = SUM(( \maze_run_thru|x [0] ) + ( \maze_run_thru|countx [1] ) + ( !VCC ))
// \maze_run_thru|Add6~14  = CARRY(( \maze_run_thru|x [0] ) + ( \maze_run_thru|countx [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\maze_run_thru|countx [1]),
	.datad(!\maze_run_thru|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~13_sumout ),
	.cout(\maze_run_thru|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~13 .extended_lut = "off";
defparam \maze_run_thru|Add6~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \maze_run_thru|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N33
cyclonev_lcell_comb \maze_run_thru|Add6~17 (
// Equation(s):
// \maze_run_thru|Add6~17_sumout  = SUM(( \maze_run_thru|x [1] ) + ( \maze_run_thru|countx [2] ) + ( \maze_run_thru|Add6~14  ))
// \maze_run_thru|Add6~18  = CARRY(( \maze_run_thru|x [1] ) + ( \maze_run_thru|countx [2] ) + ( \maze_run_thru|Add6~14  ))

	.dataa(gnd),
	.datab(!\maze_run_thru|countx [2]),
	.datac(!\maze_run_thru|x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\maze_run_thru|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~17_sumout ),
	.cout(\maze_run_thru|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~17 .extended_lut = "off";
defparam \maze_run_thru|Add6~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \maze_run_thru|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N36
cyclonev_lcell_comb \maze_run_thru|Add6~21 (
// Equation(s):
// \maze_run_thru|Add6~21_sumout  = SUM(( !\maze_run_thru|x [2] $ (!\maze_run_thru|x [0]) ) + ( \maze_run_thru|countx [3] ) + ( \maze_run_thru|Add6~18  ))
// \maze_run_thru|Add6~22  = CARRY(( !\maze_run_thru|x [2] $ (!\maze_run_thru|x [0]) ) + ( \maze_run_thru|countx [3] ) + ( \maze_run_thru|Add6~18  ))

	.dataa(!\maze_run_thru|countx [3]),
	.datab(gnd),
	.datac(!\maze_run_thru|x [2]),
	.datad(!\maze_run_thru|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\maze_run_thru|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~21_sumout ),
	.cout(\maze_run_thru|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~21 .extended_lut = "off";
defparam \maze_run_thru|Add6~21 .lut_mask = 64'h0000AAAA00000FF0;
defparam \maze_run_thru|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N39
cyclonev_lcell_comb \maze_run_thru|Add6~25 (
// Equation(s):
// \maze_run_thru|Add6~25_sumout  = SUM(( !\maze_run_thru|Add4~1_combout  ) + ( GND ) + ( \maze_run_thru|Add6~22  ))
// \maze_run_thru|Add6~26  = CARRY(( !\maze_run_thru|Add4~1_combout  ) + ( GND ) + ( \maze_run_thru|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\maze_run_thru|Add4~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\maze_run_thru|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~25_sumout ),
	.cout(\maze_run_thru|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~25 .extended_lut = "off";
defparam \maze_run_thru|Add6~25 .lut_mask = 64'h0000FFFF0000FF00;
defparam \maze_run_thru|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N42
cyclonev_lcell_comb \maze_run_thru|Add6~29 (
// Equation(s):
// \maze_run_thru|Add6~29_sumout  = SUM(( !\maze_run_thru|Add4~1_combout  $ (!\maze_run_thru|Add4~2_combout ) ) + ( GND ) + ( \maze_run_thru|Add6~26  ))
// \maze_run_thru|Add6~30  = CARRY(( !\maze_run_thru|Add4~1_combout  $ (!\maze_run_thru|Add4~2_combout ) ) + ( GND ) + ( \maze_run_thru|Add6~26  ))

	.dataa(gnd),
	.datab(!\maze_run_thru|Add4~1_combout ),
	.datac(!\maze_run_thru|Add4~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\maze_run_thru|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~29_sumout ),
	.cout(\maze_run_thru|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~29 .extended_lut = "off";
defparam \maze_run_thru|Add6~29 .lut_mask = 64'h0000FFFF00003C3C;
defparam \maze_run_thru|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N45
cyclonev_lcell_comb \maze_run_thru|Add6~9 (
// Equation(s):
// \maze_run_thru|Add6~9_sumout  = SUM(( !\maze_run_thru|x [3] $ (!\maze_run_thru|Add4~0_combout  $ (((!\maze_run_thru|Add4~2_combout ) # (!\maze_run_thru|Add4~1_combout )))) ) + ( GND ) + ( \maze_run_thru|Add6~30  ))
// \maze_run_thru|Add6~10  = CARRY(( !\maze_run_thru|x [3] $ (!\maze_run_thru|Add4~0_combout  $ (((!\maze_run_thru|Add4~2_combout ) # (!\maze_run_thru|Add4~1_combout )))) ) + ( GND ) + ( \maze_run_thru|Add6~30  ))

	.dataa(!\maze_run_thru|Add4~2_combout ),
	.datab(!\maze_run_thru|Add4~1_combout ),
	.datac(!\maze_run_thru|x [3]),
	.datad(!\maze_run_thru|Add4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\maze_run_thru|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~9_sumout ),
	.cout(\maze_run_thru|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~9 .extended_lut = "off";
defparam \maze_run_thru|Add6~9 .lut_mask = 64'h0000FFFF0000E11E;
defparam \maze_run_thru|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N48
cyclonev_lcell_comb \maze_run_thru|Add6~5 (
// Equation(s):
// \maze_run_thru|Add6~5_sumout  = SUM(( GND ) + ( !\maze_run_thru|x [4] $ (!\maze_run_thru|Add5~0_combout  $ (((\maze_run_thru|Add4~0_combout  & \maze_run_thru|x [3])))) ) + ( \maze_run_thru|Add6~10  ))
// \maze_run_thru|Add6~6  = CARRY(( GND ) + ( !\maze_run_thru|x [4] $ (!\maze_run_thru|Add5~0_combout  $ (((\maze_run_thru|Add4~0_combout  & \maze_run_thru|x [3])))) ) + ( \maze_run_thru|Add6~10  ))

	.dataa(!\maze_run_thru|Add4~0_combout ),
	.datab(!\maze_run_thru|x [4]),
	.datac(!\maze_run_thru|Add5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\maze_run_thru|x [3]),
	.datag(gnd),
	.cin(\maze_run_thru|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~5_sumout ),
	.cout(\maze_run_thru|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~5 .extended_lut = "off";
defparam \maze_run_thru|Add6~5 .lut_mask = 64'h0000C39600000000;
defparam \maze_run_thru|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N51
cyclonev_lcell_comb \maze_run_thru|Add6~1 (
// Equation(s):
// \maze_run_thru|Add6~1_sumout  = SUM(( (!\maze_run_thru|x [4] & (\maze_run_thru|Add4~0_combout  & (\maze_run_thru|x [3] & \maze_run_thru|Add5~0_combout ))) # (\maze_run_thru|x [4] & (((\maze_run_thru|Add4~0_combout  & \maze_run_thru|x [3])) # 
// (\maze_run_thru|Add5~0_combout ))) ) + ( GND ) + ( \maze_run_thru|Add6~6  ))

	.dataa(!\maze_run_thru|Add4~0_combout ),
	.datab(!\maze_run_thru|x [4]),
	.datac(!\maze_run_thru|x [3]),
	.datad(!\maze_run_thru|Add5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\maze_run_thru|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~1 .extended_lut = "off";
defparam \maze_run_thru|Add6~1 .lut_mask = 64'h0000FFFF00000137;
defparam \maze_run_thru|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y16_N52
dffeas \maze_run_thru|xLoc[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add6~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[8] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N18
cyclonev_lcell_comb \x[8]~0 (
// Equation(s):
// \x[8]~0_combout  = ( \maze_run_thru|xLoc [8] & ( ((!\FSM|POSCTRL|eraseBox~combout  & (\draw1|xLoc [8])) # (\FSM|POSCTRL|eraseBox~combout  & ((\erase1|xLoc [8])))) # (\FSM|POSCTRL|Decoder0~0_combout ) ) ) # ( !\maze_run_thru|xLoc [8] & ( 
// (!\FSM|POSCTRL|Decoder0~0_combout  & ((!\FSM|POSCTRL|eraseBox~combout  & (\draw1|xLoc [8])) # (\FSM|POSCTRL|eraseBox~combout  & ((\erase1|xLoc [8]))))) ) )

	.dataa(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datab(!\FSM|POSCTRL|eraseBox~combout ),
	.datac(!\draw1|xLoc [8]),
	.datad(!\erase1|xLoc [8]),
	.datae(gnd),
	.dataf(!\maze_run_thru|xLoc [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[8]~0 .extended_lut = "off";
defparam \x[8]~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \x[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N0
cyclonev_lcell_comb \x[8] (
// Equation(s):
// x[8] = ( \x[8]~0_combout  & ( (\y[2]~0_combout ) # (x[8]) ) ) # ( !\x[8]~0_combout  & ( (x[8] & !\y[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[8]),
	.datad(!\y[2]~0_combout ),
	.datae(gnd),
	.dataf(!\x[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[8] .extended_lut = "off";
defparam \x[8] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \x[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N39
cyclonev_lcell_comb \VGA|user_input_translator|Add1~0 (
// Equation(s):
// \VGA|user_input_translator|Add1~0_combout  = ( x[8] & ( (y[2] & y[1]) ) )

	.dataa(gnd),
	.datab(!y[2]),
	.datac(!y[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|user_input_translator|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~0 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~0 .lut_mask = 64'h0000000003030303;
defparam \VGA|user_input_translator|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y16_N37
dffeas \erase1|yLoc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|yLoc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|yLoc[3] .is_wysiwyg = "true";
defparam \erase1|yLoc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y16_N38
dffeas \maze_run_thru|yLoc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add7~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[3] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N7
dffeas \draw1|yLoc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|yLoc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|yLoc[3] .is_wysiwyg = "true";
defparam \draw1|yLoc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N57
cyclonev_lcell_comb \y[3]~9 (
// Equation(s):
// \y[3]~9_combout  = ( \maze_run_thru|yLoc [3] & ( \draw1|yLoc [3] & ( (!\FSM|POSCTRL|eraseBox~combout ) # ((\erase1|yLoc [3]) # (\FSM|POSCTRL|Decoder0~0_combout )) ) ) ) # ( !\maze_run_thru|yLoc [3] & ( \draw1|yLoc [3] & ( (!\FSM|POSCTRL|Decoder0~0_combout 
//  & ((!\FSM|POSCTRL|eraseBox~combout ) # (\erase1|yLoc [3]))) ) ) ) # ( \maze_run_thru|yLoc [3] & ( !\draw1|yLoc [3] & ( ((\FSM|POSCTRL|eraseBox~combout  & \erase1|yLoc [3])) # (\FSM|POSCTRL|Decoder0~0_combout ) ) ) ) # ( !\maze_run_thru|yLoc [3] & ( 
// !\draw1|yLoc [3] & ( (\FSM|POSCTRL|eraseBox~combout  & (!\FSM|POSCTRL|Decoder0~0_combout  & \erase1|yLoc [3])) ) ) )

	.dataa(!\FSM|POSCTRL|eraseBox~combout ),
	.datab(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datac(!\erase1|yLoc [3]),
	.datad(gnd),
	.datae(!\maze_run_thru|yLoc [3]),
	.dataf(!\draw1|yLoc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[3]~9 .extended_lut = "off";
defparam \y[3]~9 .lut_mask = 64'h040437378C8CBFBF;
defparam \y[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N54
cyclonev_lcell_comb \y[3] (
// Equation(s):
// y[3] = ( \y[2]~0_combout  & ( \y[3]~9_combout  ) ) # ( !\y[2]~0_combout  & ( y[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!y[3]),
	.datad(!\y[3]~9_combout ),
	.datae(gnd),
	.dataf(!\y[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[3] .extended_lut = "off";
defparam \y[3] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \y[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N41
dffeas \erase1|yLoc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\erase1|county [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|yLoc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|yLoc[0] .is_wysiwyg = "true";
defparam \erase1|yLoc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y16_N23
dffeas \draw1|yLoc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\draw1|county [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|yLoc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|yLoc[0] .is_wysiwyg = "true";
defparam \draw1|yLoc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y16_N22
dffeas \maze_run_thru|yLoc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|county [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[2]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[0] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N51
cyclonev_lcell_comb \y[0]~8 (
// Equation(s):
// \y[0]~8_combout  = ( \maze_run_thru|yLoc [0] & ( ((!\FSM|POSCTRL|eraseBox~combout  & ((\draw1|yLoc [0]))) # (\FSM|POSCTRL|eraseBox~combout  & (\erase1|yLoc [0]))) # (\FSM|POSCTRL|Decoder0~0_combout ) ) ) # ( !\maze_run_thru|yLoc [0] & ( 
// (!\FSM|POSCTRL|Decoder0~0_combout  & ((!\FSM|POSCTRL|eraseBox~combout  & ((\draw1|yLoc [0]))) # (\FSM|POSCTRL|eraseBox~combout  & (\erase1|yLoc [0])))) ) )

	.dataa(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datab(!\FSM|POSCTRL|eraseBox~combout ),
	.datac(!\erase1|yLoc [0]),
	.datad(!\draw1|yLoc [0]),
	.datae(gnd),
	.dataf(!\maze_run_thru|yLoc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[0]~8 .extended_lut = "off";
defparam \y[0]~8 .lut_mask = 64'h028A028A57DF57DF;
defparam \y[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N33
cyclonev_lcell_comb \y[0] (
// Equation(s):
// y[0] = ( \y[0]~8_combout  & ( (\y[2]~0_combout ) # (y[0]) ) ) # ( !\y[0]~8_combout  & ( (y[0] & !\y[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!y[0]),
	.datad(!\y[2]~0_combout ),
	.datae(gnd),
	.dataf(!\y[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[0] .extended_lut = "off";
defparam \y[0] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \y[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y16_N49
dffeas \maze_run_thru|xLoc[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add6~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[7] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y16_N49
dffeas \draw1|xLoc[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|xLoc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|xLoc[7] .is_wysiwyg = "true";
defparam \draw1|xLoc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N50
dffeas \erase1|xLoc[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|xLoc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|xLoc[7] .is_wysiwyg = "true";
defparam \erase1|xLoc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N9
cyclonev_lcell_comb \x[7]~1 (
// Equation(s):
// \x[7]~1_combout  = ( \erase1|xLoc [7] & ( (!\FSM|POSCTRL|Decoder0~0_combout  & (((\draw1|xLoc [7])) # (\FSM|POSCTRL|eraseBox~combout ))) # (\FSM|POSCTRL|Decoder0~0_combout  & (((\maze_run_thru|xLoc [7])))) ) ) # ( !\erase1|xLoc [7] & ( 
// (!\FSM|POSCTRL|Decoder0~0_combout  & (!\FSM|POSCTRL|eraseBox~combout  & ((\draw1|xLoc [7])))) # (\FSM|POSCTRL|Decoder0~0_combout  & (((\maze_run_thru|xLoc [7])))) ) )

	.dataa(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datab(!\FSM|POSCTRL|eraseBox~combout ),
	.datac(!\maze_run_thru|xLoc [7]),
	.datad(!\draw1|xLoc [7]),
	.datae(gnd),
	.dataf(!\erase1|xLoc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[7]~1 .extended_lut = "off";
defparam \x[7]~1 .lut_mask = 64'h058D058D27AF27AF;
defparam \x[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N57
cyclonev_lcell_comb \x[7] (
// Equation(s):
// x[7] = ( x[7] & ( (!\y[2]~0_combout ) # (\x[7]~1_combout ) ) ) # ( !x[7] & ( (\x[7]~1_combout  & \y[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\x[7]~1_combout ),
	.datad(!\y[2]~0_combout ),
	.datae(gnd),
	.dataf(!x[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[7] .extended_lut = "off";
defparam \x[7] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \x[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N46
dffeas \erase1|xLoc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|xLoc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|xLoc[6] .is_wysiwyg = "true";
defparam \erase1|xLoc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y16_N47
dffeas \draw1|xLoc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|xLoc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|xLoc[6] .is_wysiwyg = "true";
defparam \draw1|xLoc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N54
cyclonev_lcell_comb \maze_run_thru|xLoc~0 (
// Equation(s):
// \maze_run_thru|xLoc~0_combout  = ( \FSM|POSCTRL|Decoder0~0_combout  & ( ((!\KEY[0]~input_o ) # (\maze_run_thru|Add6~9_sumout )) # (\maze_run_thru|doneBox~q ) ) ) # ( !\FSM|POSCTRL|Decoder0~0_combout  )

	.dataa(gnd),
	.datab(!\maze_run_thru|doneBox~q ),
	.datac(!\maze_run_thru|Add6~9_sumout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|xLoc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|xLoc~0 .extended_lut = "off";
defparam \maze_run_thru|xLoc~0 .lut_mask = 64'hFFFFFFFFFF3FFF3F;
defparam \maze_run_thru|xLoc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N55
dffeas \maze_run_thru|xLoc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|xLoc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[6] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N15
cyclonev_lcell_comb \x[6]~2 (
// Equation(s):
// \x[6]~2_combout  = ( \FSM|POSCTRL|Decoder0~0_combout  & ( \maze_run_thru|xLoc [6] ) ) # ( !\FSM|POSCTRL|Decoder0~0_combout  & ( (!\FSM|POSCTRL|eraseBox~combout  & ((\draw1|xLoc [6]))) # (\FSM|POSCTRL|eraseBox~combout  & (\erase1|xLoc [6])) ) )

	.dataa(!\erase1|xLoc [6]),
	.datab(!\draw1|xLoc [6]),
	.datac(!\FSM|POSCTRL|eraseBox~combout ),
	.datad(!\maze_run_thru|xLoc [6]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[6]~2 .extended_lut = "off";
defparam \x[6]~2 .lut_mask = 64'h3535353500FF00FF;
defparam \x[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N42
cyclonev_lcell_comb \x[6] (
// Equation(s):
// x[6] = ( \x[6]~2_combout  & ( (\y[2]~0_combout ) # (x[6]) ) ) # ( !\x[6]~2_combout  & ( (x[6] & !\y[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[6]),
	.datad(!\y[2]~0_combout ),
	.datae(gnd),
	.dataf(!\x[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[6] .extended_lut = "off";
defparam \x[6] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \x[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N0
cyclonev_lcell_comb \VGA|user_input_translator|Add0~17 (
// Equation(s):
// \VGA|user_input_translator|Add0~17_sumout  = SUM(( y[0] ) + ( x[6] ) + ( !VCC ))
// \VGA|user_input_translator|Add0~18  = CARRY(( y[0] ) + ( x[6] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[6]),
	.datad(!y[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~17_sumout ),
	.cout(\VGA|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \VGA|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N3
cyclonev_lcell_comb \VGA|user_input_translator|Add0~21 (
// Equation(s):
// \VGA|user_input_translator|Add0~21_sumout  = SUM(( x[7] ) + ( y[1] ) + ( \VGA|user_input_translator|Add0~18  ))
// \VGA|user_input_translator|Add0~22  = CARRY(( x[7] ) + ( y[1] ) + ( \VGA|user_input_translator|Add0~18  ))

	.dataa(!x[7]),
	.datab(gnd),
	.datac(!y[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~21_sumout ),
	.cout(\VGA|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~21 .lut_mask = 64'h0000F0F000005555;
defparam \VGA|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N6
cyclonev_lcell_comb \VGA|user_input_translator|Add0~25 (
// Equation(s):
// \VGA|user_input_translator|Add0~25_sumout  = SUM(( y[0] ) + ( !y[2] $ (!x[8]) ) + ( \VGA|user_input_translator|Add0~22  ))
// \VGA|user_input_translator|Add0~26  = CARRY(( y[0] ) + ( !y[2] $ (!x[8]) ) + ( \VGA|user_input_translator|Add0~22  ))

	.dataa(gnd),
	.datab(!y[0]),
	.datac(!y[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x[8]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~25_sumout ),
	.cout(\VGA|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~25 .lut_mask = 64'h0000F00F00003333;
defparam \VGA|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N9
cyclonev_lcell_comb \VGA|user_input_translator|Add0~29 (
// Equation(s):
// \VGA|user_input_translator|Add0~29_sumout  = SUM(( y[3] ) + ( !y[1] $ (((!y[2]) # (!x[8]))) ) + ( \VGA|user_input_translator|Add0~26  ))
// \VGA|user_input_translator|Add0~30  = CARRY(( y[3] ) + ( !y[1] $ (((!y[2]) # (!x[8]))) ) + ( \VGA|user_input_translator|Add0~26  ))

	.dataa(!y[2]),
	.datab(gnd),
	.datac(!y[1]),
	.datad(!y[3]),
	.datae(gnd),
	.dataf(!x[8]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~29_sumout ),
	.cout(\VGA|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~29 .lut_mask = 64'h0000F0A5000000FF;
defparam \VGA|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N12
cyclonev_lcell_comb \VGA|user_input_translator|Add0~33 (
// Equation(s):
// \VGA|user_input_translator|Add0~33_sumout  = SUM(( (y[2] & ((!y[1]) # (!x[8]))) ) + ( y[4] ) + ( \VGA|user_input_translator|Add0~30  ))
// \VGA|user_input_translator|Add0~34  = CARRY(( (y[2] & ((!y[1]) # (!x[8]))) ) + ( y[4] ) + ( \VGA|user_input_translator|Add0~30  ))

	.dataa(!y[1]),
	.datab(!y[2]),
	.datac(!y[4]),
	.datad(!x[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~33_sumout ),
	.cout(\VGA|user_input_translator|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~33 .lut_mask = 64'h0000F0F000003322;
defparam \VGA|user_input_translator|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N15
cyclonev_lcell_comb \VGA|user_input_translator|Add0~37 (
// Equation(s):
// \VGA|user_input_translator|Add0~37_sumout  = SUM(( y[3] ) + ( !y[5] $ (((!y[1]) # ((!y[2]) # (!x[8])))) ) + ( \VGA|user_input_translator|Add0~34  ))
// \VGA|user_input_translator|Add0~38  = CARRY(( y[3] ) + ( !y[5] $ (((!y[1]) # ((!y[2]) # (!x[8])))) ) + ( \VGA|user_input_translator|Add0~34  ))

	.dataa(!y[1]),
	.datab(!y[2]),
	.datac(!x[8]),
	.datad(!y[3]),
	.datae(gnd),
	.dataf(!y[5]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~37_sumout ),
	.cout(\VGA|user_input_translator|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~37 .lut_mask = 64'h0000FE01000000FF;
defparam \VGA|user_input_translator|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N18
cyclonev_lcell_comb \VGA|user_input_translator|Add0~41 (
// Equation(s):
// \VGA|user_input_translator|Add0~41_sumout  = SUM(( !y[4] $ (((!y[2]) # ((!y[5]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( y[6] ) + ( \VGA|user_input_translator|Add0~38  ))
// \VGA|user_input_translator|Add0~42  = CARRY(( !y[4] $ (((!y[2]) # ((!y[5]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( y[6] ) + ( \VGA|user_input_translator|Add0~38  ))

	.dataa(!y[4]),
	.datab(!y[2]),
	.datac(!y[5]),
	.datad(!\VGA|user_input_translator|Add1~0_combout ),
	.datae(gnd),
	.dataf(!y[6]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~41_sumout ),
	.cout(\VGA|user_input_translator|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~41 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~41 .lut_mask = 64'h0000FF0000005556;
defparam \VGA|user_input_translator|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N21
cyclonev_lcell_comb \VGA|user_input_translator|Add0~1 (
// Equation(s):
// \VGA|user_input_translator|Add0~1_sumout  = SUM(( y[7] ) + ( (y[5] & ((!y[4]) # ((!y[2]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( \VGA|user_input_translator|Add0~42  ))
// \VGA|user_input_translator|Add0~2  = CARRY(( y[7] ) + ( (y[5] & ((!y[4]) # ((!y[2]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( \VGA|user_input_translator|Add0~42  ))

	.dataa(!y[4]),
	.datab(!y[2]),
	.datac(!y[5]),
	.datad(!y[7]),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~0_combout ),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~1_sumout ),
	.cout(\VGA|user_input_translator|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~1 .lut_mask = 64'h0000F0F1000000FF;
defparam \VGA|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N24
cyclonev_lcell_comb \VGA|user_input_translator|Add0~9 (
// Equation(s):
// \VGA|user_input_translator|Add0~9_sumout  = SUM(( y[6] ) + ( (y[5] & (y[2] & (y[4] & \VGA|user_input_translator|Add1~0_combout ))) ) + ( \VGA|user_input_translator|Add0~2  ))
// \VGA|user_input_translator|Add0~10  = CARRY(( y[6] ) + ( (y[5] & (y[2] & (y[4] & \VGA|user_input_translator|Add1~0_combout ))) ) + ( \VGA|user_input_translator|Add0~2  ))

	.dataa(!y[5]),
	.datab(!y[2]),
	.datac(!y[4]),
	.datad(!y[6]),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~0_combout ),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~9_sumout ),
	.cout(\VGA|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~9 .lut_mask = 64'h0000FFFE000000FF;
defparam \VGA|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N27
cyclonev_lcell_comb \VGA|user_input_translator|Add0~13 (
// Equation(s):
// \VGA|user_input_translator|Add0~13_sumout  = SUM(( y[7] ) + ( GND ) + ( \VGA|user_input_translator|Add0~10  ))
// \VGA|user_input_translator|Add0~14  = CARRY(( y[7] ) + ( GND ) + ( \VGA|user_input_translator|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!y[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~13_sumout ),
	.cout(\VGA|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add0~5 (
// Equation(s):
// \VGA|user_input_translator|Add0~5_sumout  = SUM(( GND ) + ( GND ) + ( \VGA|user_input_translator|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF00000000;
defparam \VGA|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N36
cyclonev_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = ( y[4] & ( (y[7] & (y[5] & y[6])) ) )

	.dataa(!y[7]),
	.datab(gnd),
	.datac(!y[5]),
	.datad(!y[6]),
	.datae(gnd),
	.dataf(!y[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .extended_lut = "off";
defparam \VGA|LessThan3~0 .lut_mask = 64'h0000000000050005;
defparam \VGA|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N3
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  = ( x[7] & ( (!x[8] & !\VGA|LessThan3~0_combout ) ) ) # ( !x[7] & ( (!\VGA|LessThan3~0_combout  & ((!x[6]) # (!x[8]))) ) )

	.dataa(!x[6]),
	.datab(!x[8]),
	.datac(gnd),
	.datad(!\VGA|LessThan3~0_combout ),
	.datae(gnd),
	.dataf(!x[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 .lut_mask = 64'hEE00EE00CC00CC00;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode363w [3] = ( \VGA|user_input_translator|Add0~1_sumout  & ( (!\VGA|user_input_translator|Add0~5_sumout  & (\VGA|user_input_translator|Add0~9_sumout  & (!\VGA|user_input_translator|Add0~13_sumout  & 
// \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ))) ) )

	.dataa(!\VGA|user_input_translator|Add0~5_sumout ),
	.datab(!\VGA|user_input_translator|Add0~9_sumout ),
	.datac(!\VGA|user_input_translator|Add0~13_sumout ),
	.datad(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .lut_mask = 64'h0000000000200020;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// \VGA|controller|controller_translator|Add1~9_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .lut_mask = 64'h0050005000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N21
cyclonev_lcell_comb \colour[0]~0 (
// Equation(s):
// \colour[0]~0_combout  = ( !\maze|altsyncram_component|auto_generated|q_a [2] & ( !\FSM|POSCTRL|currentStateP [2] & ( (!\FSM|POSCTRL|currentStateP [0] & (!\FSM|POSCTRL|currentStateP [1] & !\FSM|POSCTRL|currentStateP [3])) ) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [0]),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|currentStateP [1]),
	.datad(!\FSM|POSCTRL|currentStateP [3]),
	.datae(!\maze|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\FSM|POSCTRL|currentStateP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour[0]~0 .extended_lut = "off";
defparam \colour[0]~0 .lut_mask = 64'hA000000000000000;
defparam \colour[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N6
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( \FSM|POSCTRL|drawBox~combout  ) # ( !\FSM|POSCTRL|drawBox~combout  & ( (!\FSM|POSCTRL|eraseBox~combout  & !\FSM|POSCTRL|Decoder0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|eraseBox~combout ),
	.datad(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|drawBox~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'hF000F000FFFFFFFF;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N12
cyclonev_lcell_comb \colour[2] (
// Equation(s):
// colour[2] = ( !\comb~0_combout  & ( ((!\colour[0]~0_combout  & (colour[2])) # (\colour[0]~0_combout  & ((!\maze|altsyncram_component|auto_generated|q_a [1])))) # (\FSM|POSCTRL|eraseBox~combout ) ) )

	.dataa(!\FSM|POSCTRL|eraseBox~combout ),
	.datab(!colour[2]),
	.datac(!\colour[0]~0_combout ),
	.datad(!\maze|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(colour[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour[2] .extended_lut = "off";
defparam \colour[2] .lut_mask = 64'h7F757F7500000000;
defparam \colour[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y16_N22
dffeas \erase1|xLoc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\erase1|countx [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|xLoc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|xLoc[0] .is_wysiwyg = "true";
defparam \erase1|xLoc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N3
cyclonev_lcell_comb \maze_run_thru|xLoc[0]~feeder (
// Equation(s):
// \maze_run_thru|xLoc[0]~feeder_combout  = ( \maze_run_thru|countx [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\maze_run_thru|countx [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|xLoc[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|xLoc[0]~feeder .extended_lut = "off";
defparam \maze_run_thru|xLoc[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \maze_run_thru|xLoc[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N4
dffeas \maze_run_thru|xLoc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|xLoc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[0] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N55
dffeas \draw1|xLoc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\draw1|countx [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|xLoc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|xLoc[0] .is_wysiwyg = "true";
defparam \draw1|xLoc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N12
cyclonev_lcell_comb \x[0]~3 (
// Equation(s):
// \x[0]~3_combout  = ( \FSM|POSCTRL|Decoder0~0_combout  & ( \maze_run_thru|xLoc [0] ) ) # ( !\FSM|POSCTRL|Decoder0~0_combout  & ( (!\FSM|POSCTRL|eraseBox~combout  & ((\draw1|xLoc [0]))) # (\FSM|POSCTRL|eraseBox~combout  & (\erase1|xLoc [0])) ) )

	.dataa(!\FSM|POSCTRL|eraseBox~combout ),
	.datab(!\erase1|xLoc [0]),
	.datac(!\maze_run_thru|xLoc [0]),
	.datad(!\draw1|xLoc [0]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[0]~3 .extended_lut = "off";
defparam \x[0]~3 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \x[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N57
cyclonev_lcell_comb \x[0] (
// Equation(s):
// x[0] = ( \x[0]~3_combout  & ( (x[0]) # (\y[2]~0_combout ) ) ) # ( !\x[0]~3_combout  & ( (!\y[2]~0_combout  & x[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[2]~0_combout ),
	.datad(!x[0]),
	.datae(gnd),
	.dataf(!\x[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[0] .extended_lut = "off";
defparam \x[0] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \x[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y16_N2
dffeas \maze_run_thru|xLoc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|Add6~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[2]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[1] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y16_N32
dffeas \draw1|xLoc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|xLoc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|xLoc[1] .is_wysiwyg = "true";
defparam \draw1|xLoc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N32
dffeas \erase1|xLoc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|xLoc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|xLoc[1] .is_wysiwyg = "true";
defparam \erase1|xLoc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N54
cyclonev_lcell_comb \x[1]~4 (
// Equation(s):
// \x[1]~4_combout  = ( \erase1|xLoc [1] & ( (!\FSM|POSCTRL|Decoder0~0_combout  & (((\draw1|xLoc [1])) # (\FSM|POSCTRL|eraseBox~combout ))) # (\FSM|POSCTRL|Decoder0~0_combout  & (((\maze_run_thru|xLoc [1])))) ) ) # ( !\erase1|xLoc [1] & ( 
// (!\FSM|POSCTRL|Decoder0~0_combout  & (!\FSM|POSCTRL|eraseBox~combout  & ((\draw1|xLoc [1])))) # (\FSM|POSCTRL|Decoder0~0_combout  & (((\maze_run_thru|xLoc [1])))) ) )

	.dataa(!\FSM|POSCTRL|eraseBox~combout ),
	.datab(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datac(!\maze_run_thru|xLoc [1]),
	.datad(!\draw1|xLoc [1]),
	.datae(gnd),
	.dataf(!\erase1|xLoc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[1]~4 .extended_lut = "off";
defparam \x[1]~4 .lut_mask = 64'h038B038B47CF47CF;
defparam \x[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N57
cyclonev_lcell_comb \x[1] (
// Equation(s):
// x[1] = ( \x[1]~4_combout  & ( (x[1]) # (\y[2]~0_combout ) ) ) # ( !\x[1]~4_combout  & ( (!\y[2]~0_combout  & x[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[2]~0_combout ),
	.datad(!x[1]),
	.datae(gnd),
	.dataf(!\x[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[1] .extended_lut = "off";
defparam \x[1] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \x[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y16_N35
dffeas \draw1|xLoc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|xLoc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|xLoc[2] .is_wysiwyg = "true";
defparam \draw1|xLoc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y16_N35
dffeas \maze_run_thru|xLoc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add6~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[2] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N34
dffeas \erase1|xLoc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|xLoc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|xLoc[2] .is_wysiwyg = "true";
defparam \erase1|xLoc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N6
cyclonev_lcell_comb \x[2]~5 (
// Equation(s):
// \x[2]~5_combout  = ( \erase1|xLoc [2] & ( (!\FSM|POSCTRL|Decoder0~0_combout  & (((\FSM|POSCTRL|eraseBox~combout )) # (\draw1|xLoc [2]))) # (\FSM|POSCTRL|Decoder0~0_combout  & (((\maze_run_thru|xLoc [2])))) ) ) # ( !\erase1|xLoc [2] & ( 
// (!\FSM|POSCTRL|Decoder0~0_combout  & (\draw1|xLoc [2] & ((!\FSM|POSCTRL|eraseBox~combout )))) # (\FSM|POSCTRL|Decoder0~0_combout  & (((\maze_run_thru|xLoc [2])))) ) )

	.dataa(!\draw1|xLoc [2]),
	.datab(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datac(!\maze_run_thru|xLoc [2]),
	.datad(!\FSM|POSCTRL|eraseBox~combout ),
	.datae(gnd),
	.dataf(!\erase1|xLoc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[2]~5 .extended_lut = "off";
defparam \x[2]~5 .lut_mask = 64'h4703470347CF47CF;
defparam \x[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N9
cyclonev_lcell_comb \x[2] (
// Equation(s):
// x[2] = ( \x[2]~5_combout  & ( (\y[2]~0_combout ) # (x[2]) ) ) # ( !\x[2]~5_combout  & ( (x[2] & !\y[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[2]),
	.datad(!\y[2]~0_combout ),
	.datae(gnd),
	.dataf(!\x[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[2] .extended_lut = "off";
defparam \x[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \x[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y16_N38
dffeas \maze_run_thru|xLoc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add6~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[3] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y16_N38
dffeas \draw1|xLoc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|xLoc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|xLoc[3] .is_wysiwyg = "true";
defparam \draw1|xLoc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N37
dffeas \erase1|xLoc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|xLoc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|xLoc[3] .is_wysiwyg = "true";
defparam \erase1|xLoc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N24
cyclonev_lcell_comb \x[3]~6 (
// Equation(s):
// \x[3]~6_combout  = ( \FSM|POSCTRL|eraseBox~combout  & ( \erase1|xLoc [3] & ( (!\FSM|POSCTRL|Decoder0~0_combout ) # (\maze_run_thru|xLoc [3]) ) ) ) # ( !\FSM|POSCTRL|eraseBox~combout  & ( \erase1|xLoc [3] & ( (!\FSM|POSCTRL|Decoder0~0_combout  & 
// ((\draw1|xLoc [3]))) # (\FSM|POSCTRL|Decoder0~0_combout  & (\maze_run_thru|xLoc [3])) ) ) ) # ( \FSM|POSCTRL|eraseBox~combout  & ( !\erase1|xLoc [3] & ( (\maze_run_thru|xLoc [3] & \FSM|POSCTRL|Decoder0~0_combout ) ) ) ) # ( !\FSM|POSCTRL|eraseBox~combout  
// & ( !\erase1|xLoc [3] & ( (!\FSM|POSCTRL|Decoder0~0_combout  & ((\draw1|xLoc [3]))) # (\FSM|POSCTRL|Decoder0~0_combout  & (\maze_run_thru|xLoc [3])) ) ) )

	.dataa(!\maze_run_thru|xLoc [3]),
	.datab(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datac(gnd),
	.datad(!\draw1|xLoc [3]),
	.datae(!\FSM|POSCTRL|eraseBox~combout ),
	.dataf(!\erase1|xLoc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[3]~6 .extended_lut = "off";
defparam \x[3]~6 .lut_mask = 64'h11DD111111DDDDDD;
defparam \x[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N15
cyclonev_lcell_comb \x[3] (
// Equation(s):
// x[3] = ( \x[3]~6_combout  & ( (x[3]) # (\y[2]~0_combout ) ) ) # ( !\x[3]~6_combout  & ( (!\y[2]~0_combout  & x[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[2]~0_combout ),
	.datad(!x[3]),
	.datae(gnd),
	.dataf(!\x[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[3] .extended_lut = "off";
defparam \x[3] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \x[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N12
cyclonev_lcell_comb \maze_run_thru|xLoc~1 (
// Equation(s):
// \maze_run_thru|xLoc~1_combout  = ( \FSM|POSCTRL|Decoder0~0_combout  & ( ((!\KEY[0]~input_o ) # (\maze_run_thru|Add6~25_sumout )) # (\maze_run_thru|doneBox~q ) ) ) # ( !\FSM|POSCTRL|Decoder0~0_combout  )

	.dataa(!\maze_run_thru|doneBox~q ),
	.datab(gnd),
	.datac(!\maze_run_thru|Add6~25_sumout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|xLoc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|xLoc~1 .extended_lut = "off";
defparam \maze_run_thru|xLoc~1 .lut_mask = 64'hFFFFFFFFFF5FFF5F;
defparam \maze_run_thru|xLoc~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N14
dffeas \maze_run_thru|xLoc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|xLoc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[4] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N40
dffeas \erase1|xLoc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|xLoc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|xLoc[4] .is_wysiwyg = "true";
defparam \erase1|xLoc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y16_N40
dffeas \draw1|xLoc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|xLoc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|xLoc[4] .is_wysiwyg = "true";
defparam \draw1|xLoc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N21
cyclonev_lcell_comb \x[4]~7 (
// Equation(s):
// \x[4]~7_combout  = ( \draw1|xLoc [4] & ( \FSM|POSCTRL|Decoder0~0_combout  & ( \maze_run_thru|xLoc [4] ) ) ) # ( !\draw1|xLoc [4] & ( \FSM|POSCTRL|Decoder0~0_combout  & ( \maze_run_thru|xLoc [4] ) ) ) # ( \draw1|xLoc [4] & ( 
// !\FSM|POSCTRL|Decoder0~0_combout  & ( (!\FSM|POSCTRL|eraseBox~combout ) # (\erase1|xLoc [4]) ) ) ) # ( !\draw1|xLoc [4] & ( !\FSM|POSCTRL|Decoder0~0_combout  & ( (\FSM|POSCTRL|eraseBox~combout  & \erase1|xLoc [4]) ) ) )

	.dataa(!\FSM|POSCTRL|eraseBox~combout ),
	.datab(gnd),
	.datac(!\maze_run_thru|xLoc [4]),
	.datad(!\erase1|xLoc [4]),
	.datae(!\draw1|xLoc [4]),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[4]~7 .extended_lut = "off";
defparam \x[4]~7 .lut_mask = 64'h0055AAFF0F0F0F0F;
defparam \x[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N15
cyclonev_lcell_comb \x[4] (
// Equation(s):
// x[4] = ( \x[4]~7_combout  & ( (x[4]) # (\y[2]~0_combout ) ) ) # ( !\x[4]~7_combout  & ( (!\y[2]~0_combout  & x[4]) ) )

	.dataa(gnd),
	.datab(!\y[2]~0_combout ),
	.datac(!x[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[4] .extended_lut = "off";
defparam \x[4] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \x[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y16_N44
dffeas \maze_run_thru|xLoc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add6~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[5] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N44
dffeas \erase1|xLoc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\erase1|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\erase1|yLoc[4]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\erase1|xLoc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \erase1|xLoc[5] .is_wysiwyg = "true";
defparam \erase1|xLoc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y16_N43
dffeas \draw1|xLoc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\draw1|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\draw1|yLoc[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw1|xLoc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \draw1|xLoc[5] .is_wysiwyg = "true";
defparam \draw1|xLoc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N18
cyclonev_lcell_comb \x[5]~8 (
// Equation(s):
// \x[5]~8_combout  = ( \draw1|xLoc [5] & ( (!\FSM|POSCTRL|Decoder0~0_combout  & (((!\FSM|POSCTRL|eraseBox~combout ) # (\erase1|xLoc [5])))) # (\FSM|POSCTRL|Decoder0~0_combout  & (\maze_run_thru|xLoc [5])) ) ) # ( !\draw1|xLoc [5] & ( 
// (!\FSM|POSCTRL|Decoder0~0_combout  & (((\erase1|xLoc [5] & \FSM|POSCTRL|eraseBox~combout )))) # (\FSM|POSCTRL|Decoder0~0_combout  & (\maze_run_thru|xLoc [5])) ) )

	.dataa(!\maze_run_thru|xLoc [5]),
	.datab(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datac(!\erase1|xLoc [5]),
	.datad(!\FSM|POSCTRL|eraseBox~combout ),
	.datae(gnd),
	.dataf(!\draw1|xLoc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[5]~8 .extended_lut = "off";
defparam \x[5]~8 .lut_mask = 64'h111D111DDD1DDD1D;
defparam \x[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N21
cyclonev_lcell_comb \x[5] (
// Equation(s):
// x[5] = ( \x[5]~8_combout  & ( (x[5]) # (\y[2]~0_combout ) ) ) # ( !\x[5]~8_combout  & ( (!\y[2]~0_combout  & x[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[2]~0_combout ),
	.datad(!x[5]),
	.datae(gnd),
	.dataf(!\x[5]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[5] .extended_lut = "off";
defparam \x[5] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \x[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N4
dffeas \VGA|controller|xCounter[1]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N7
dffeas \VGA|controller|xCounter[2]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N16
dffeas \VGA|controller|xCounter[5]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N19
dffeas \VGA|controller|xCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N56
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N58
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode343w [3] = ( !\VGA|user_input_translator|Add0~5_sumout  & ( (!\VGA|user_input_translator|Add0~13_sumout  & (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & 
// (!\VGA|user_input_translator|Add0~9_sumout  & \VGA|user_input_translator|Add0~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add0~13_sumout ),
	.datab(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datac(!\VGA|user_input_translator|Add0~9_sumout ),
	.datad(!\VGA|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .lut_mask = 64'h0020002000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~1_sumout  & ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (!\VGA|controller|controller_translator|Add1~9_sumout  & 
// !\VGA|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .lut_mask = 64'h0000A0A000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "0000000000000200000070000000000000000000000000000000000000000000000000000000000000000000000007000000700000000000000000000000000000000000000000000000000000000000000000000000020000007000000000000000000000000000000000000000000000000000000000000000000000000080000070000000000000000000000000000000000000000000000000000000000000000000000000C000007000000000000000000000000000000000000000000000000000000000000000000000000060007FF0000000000000000000000000000000000000000000000000000000000000000000000000C0007FF00000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000008000007000000000000000000000000000000000000000000000000000000000000000000000000083000070000000000000000000000000000000000000000000000000000000000000000000000000C20000700000000000000000000000000000000000000000000000000000000000000000000000006E0000700000000000000000000000000000000000000000000000000000000000000000000000007C00007000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode353w [3] = ( !\VGA|user_input_translator|Add0~5_sumout  & ( (!\VGA|user_input_translator|Add0~13_sumout  & (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & 
// (\VGA|user_input_translator|Add0~9_sumout  & !\VGA|user_input_translator|Add0~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add0~13_sumout ),
	.datab(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datac(!\VGA|user_input_translator|Add0~9_sumout ),
	.datad(!\VGA|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .lut_mask = 64'h0200020000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .lut_mask = 64'h0000AA0000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X46_Y17_N53
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y17_N49
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode326w [3] = ( \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & ( !\VGA|user_input_translator|Add0~13_sumout  & ( (!\VGA|user_input_translator|Add0~9_sumout  & 
// (!\VGA|user_input_translator|Add0~1_sumout  & !\VGA|user_input_translator|Add0~5_sumout )) ) ) )

	.dataa(!\VGA|user_input_translator|Add0~9_sumout ),
	.datab(!\VGA|user_input_translator|Add0~1_sumout ),
	.datac(!\VGA|user_input_translator|Add0~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.dataf(!\VGA|user_input_translator|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .lut_mask = 64'h0000808000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3] = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( (!\VGA|controller|controller_translator|Add1~13_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .lut_mask = 64'h8080000080800000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFF0000001800000000000000000000000000000000000000000000000000000000000000000000000000000C1800000000000000000000000000000000000000000000000000000000000000000000000000003EC00000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "00000000073C00000000000000000000000000000000000000000000000000000000000000000000000000000610000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N53
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N49
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N27
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode403w [3] = ( \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & ( \VGA|user_input_translator|Add0~13_sumout  & ( (\VGA|user_input_translator|Add0~9_sumout  & 
// (\VGA|user_input_translator|Add0~1_sumout  & !\VGA|user_input_translator|Add0~5_sumout )) ) ) )

	.dataa(!\VGA|user_input_translator|Add0~9_sumout ),
	.datab(!\VGA|user_input_translator|Add0~1_sumout ),
	.datac(gnd),
	.datad(!\VGA|user_input_translator|Add0~5_sumout ),
	.datae(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.dataf(!\VGA|user_input_translator|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .lut_mask = 64'h0000000000001100;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N21
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~13_sumout  & ( (\VGA|controller|controller_translator|Add1~9_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// \VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .lut_mask = 64'h0000000000440044;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init3 = "000000000000000000000000000000000000000000000000007FF000040000000000000000000000000000000000000000000000000000000000000000000000000070000600000000000000000000000000000000000000000000000000000000000000000000000000700003000000000000000000000000000000000000000000000000000000000000000000000000007000030000000000000000000000000000000000000000000000000000000000000000000000000070000608000000000000000000000000000000000000000000000000000000000000000000000000700006080000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init2 = "0000000000000000000070000718000000000000000000000000000000000000000000000000000000000000000000000000700003F00000000000000000000000000000000000000000000000000000000000000000000000FFF00001E00000000000000000000000000000000000000000000000000000000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000186000000000000000000000000000000000000000000000000000000000000000000000000000007FC00000000007FC00000000000000000000000000000000000000000000000000000000000000038780000000000FFE00000000000000000000000000000000000000000000000000000000000000038000000000001E0F00000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init0 = "000000000000000000000000000000000000000003C078000000000000000000000000000000000000000000000000000000000000000000000000000780380000000000000000000000000000000000000000000000000000000000000000000000000007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N27
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode393w [3] = ( !\VGA|user_input_translator|Add0~5_sumout  & ( (\VGA|user_input_translator|Add0~13_sumout  & (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & 
// (\VGA|user_input_translator|Add0~9_sumout  & !\VGA|user_input_translator|Add0~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add0~13_sumout ),
	.datab(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datac(!\VGA|user_input_translator|Add0~9_sumout ),
	.datad(!\VGA|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .lut_mask = 64'h0100010000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( \VGA|controller|controller_translator|Add1~13_sumout  & ( (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .lut_mask = 64'h000000000000AA00;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init3 = "0000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000001F80007001C000000000000000000000000000000000000000000000000000000000000000000001FF80007001C000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init2 = "000000000000000000000000000000000000000000000000007FF80007001C00000000000000000000000000000000000000000000000000000000000000000000F8380007001C00000000000000000000000000000000000000000000000000000000000000000000E0380007001C00000000000000000000000000000000000000000000000000000000000000000001E0380007001C00000000000000000000000000000000000000000000000000000000000000000001C0380007001C00000000000000000000000000000000000000000000000000000000000000000001C0380007001C00000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init1 = "000000000000000001C0380000000000000000000000000000000000000000000000000000000000000000000000000001C0380000000000000000000000000000000000000000000000000000000000000000000000000001E0380000000000000000000000000000000000000000000000000000000000000000000000000000F0380000000000000000000000000000000000000000000000000000000000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000003FF8000000000000000000000000000000000000000000000000000000000000000000000000000001F00000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode373w [3] = ( !\VGA|user_input_translator|Add0~1_sumout  & ( (!\VGA|user_input_translator|Add0~5_sumout  & (!\VGA|user_input_translator|Add0~9_sumout  & 
// (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & \VGA|user_input_translator|Add0~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add0~5_sumout ),
	.datab(!\VGA|user_input_translator|Add0~9_sumout ),
	.datac(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datad(!\VGA|user_input_translator|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .lut_mask = 64'h0008000800000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N9
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (!\VGA|controller|controller_translator|Add1~1_sumout  & 
// \VGA|controller|controller_translator|Add1~13_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .lut_mask = 64'h00AA000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000100000F8000000000000000000000000000000000000000000000000000000000000000000000000040000F8000000000000000000000000000000000000000000000000000000000000000000000000060000700000000000000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init2 = "0000000000000000000000000000004100000000000000000000000000000000000000000000000000000000000000000000000000000041000000000000000000000000000000000000000000000000000000000000000000000000000000630000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode383w [3] = ( \VGA|user_input_translator|Add0~1_sumout  & ( (!\VGA|user_input_translator|Add0~5_sumout  & (!\VGA|user_input_translator|Add0~9_sumout  & (\VGA|user_input_translator|Add0~13_sumout  & 
// \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ))) ) )

	.dataa(!\VGA|user_input_translator|Add0~5_sumout ),
	.datab(!\VGA|user_input_translator|Add0~9_sumout ),
	.datac(!\VGA|user_input_translator|Add0~13_sumout ),
	.datad(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .lut_mask = 64'h0000000000080008;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~1_sumout  & ( \VGA|controller|controller_translator|Add1~13_sumout  & ( (!\VGA|controller|controller_translator|Add1~9_sumout  & 
// !\VGA|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .lut_mask = 64'h000000000000A0A0;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init2 = "070007000000000000000000000000000000000000000000000000000000000000000000000000000700070000000000000000000000000000000000000000000000000000000000000000000000000007800E0000000000000000000000000000000000000000000000000000000000000000000000000003800E0000000000000000000000000000000000000000000000000000000000000000000000000003800E0000000000000000000000000000000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000001FFFC00000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000E0180000000000000000000000000000000000000000000000000000000000000000000000000000E0380000000000000000000000000000000000000000000000000000000000000000000000000000E03800000000000000000000000000000000000000000000000000000000000000000000000000007070000000000000000000000000000000000000000000000000000000000000000000000000000070700000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init0 = "0000000000000000007860000000000000000000000000000000000000000000000000000000000000000000000000000038E0000000000000000000000000000000000000000000000000000000000000000000000000000038E000000000000000000000000000000000000000000000000000000000000000000000000000001DE000000000000000000000000000000000000000000000000000000000000000000000000000001DC000000000000000000000000000000000000000000000000000000000000000000000000000001DC000000000000000000000000000000000000000000000000000000000000000000000000380000F800000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ))) ) 
// ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout )))) ) ) 
// ) # ( \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// ((\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h012389AB4567CDEF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode422w [3] = ( !\VGA|user_input_translator|Add0~9_sumout  & ( (!\VGA|user_input_translator|Add0~13_sumout  & (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & 
// (\VGA|user_input_translator|Add0~5_sumout  & !\VGA|user_input_translator|Add0~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add0~13_sumout ),
	.datab(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datac(!\VGA|user_input_translator|Add0~5_sumout ),
	.datad(!\VGA|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3] .lut_mask = 64'h0200020000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N3
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3] = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .lut_mask = 64'h5500000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000043000000000000000000000000000000000000000000000000000000000000000000000000000000E6000000000000000000000000000000000000000000000000000000000000000000000000000001FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init0 = "0000700000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000007FF000180000000000000000000000000000000000000000000000000000000000000000000000007FF000180000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode433w [3] = ( !\VGA|user_input_translator|Add0~9_sumout  & ( (!\VGA|user_input_translator|Add0~13_sumout  & (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & 
// (\VGA|user_input_translator|Add0~5_sumout  & \VGA|user_input_translator|Add0~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add0~13_sumout ),
	.datab(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datac(!\VGA|user_input_translator|Add0~5_sumout ),
	.datad(!\VGA|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3] .lut_mask = 64'h0002000200000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3] = ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (\VGA|controller|controller_translator|Add1~5_sumout  & (!\VGA|controller|controller_translator|Add1~9_sumout  & 
// \VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .lut_mask = 64'h0030003000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N51
cyclonev_lcell_comb \colour[0]~2 (
// Equation(s):
// \colour[0]~2_combout  = ( \FSM|POSCTRL|eraseBox~combout  ) # ( !\FSM|POSCTRL|eraseBox~combout  & ( (!\FSM|POSCTRL|Decoder0~0_combout ) # (\FSM|POSCTRL|drawBox~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|drawBox~combout ),
	.datad(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|eraseBox~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour[0]~2 .extended_lut = "off";
defparam \colour[0]~2 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \colour[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N39
cyclonev_lcell_comb \colour[1]~1 (
// Equation(s):
// \colour[1]~1_combout  = ( \maze|altsyncram_component|auto_generated|q_a [2] ) # ( !\maze|altsyncram_component|auto_generated|q_a [2] & ( !\maze|altsyncram_component|auto_generated|q_a [1] $ (!\maze|altsyncram_component|auto_generated|q_a [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\maze|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\maze|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\maze|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour[1]~1 .extended_lut = "off";
defparam \colour[1]~1 .lut_mask = 64'h0FF00FF0FFFFFFFF;
defparam \colour[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N9
cyclonev_lcell_comb \colour[1] (
// Equation(s):
// colour[1] = ( \colour[1]~1_combout  & ( (!\colour[0]~0_combout  & (!\colour[0]~2_combout  & colour[1])) ) ) # ( !\colour[1]~1_combout  & ( (!\colour[0]~2_combout  & ((colour[1]) # (\colour[0]~0_combout ))) ) )

	.dataa(!\colour[0]~0_combout ),
	.datab(!\colour[0]~2_combout ),
	.datac(!colour[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\colour[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(colour[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour[1] .extended_lut = "off";
defparam \colour[1] .lut_mask = 64'h4C4C4C4C08080808;
defparam \colour[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2],colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],
x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],
\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC0000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N27
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a29  & ( (\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a29  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ))))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ))))) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ))))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2])))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h202A707A202A202A;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "0000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000083000000000000000000000000000000000000000000000000000000000000000000000000000000C20000000000000000000000000000000000000000000000000000000000000000000000000000006E0000000000000000000000000000000000000000000000000000000000000000000000000000007C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000783C0000000000000000000000000000000000000000000000000000000000000000000000000000E00C0000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "000000000000000000F0000000000000000000000000000000000000000000000000000000000000000000000000000000780000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000000001FC0000000000000000000000000000000000000000000000000000000000000000000000000000007E0000000000000000000000000000000000000000000000000000000000000000000000000000001F0000000000000000000000000000000000000000000000000000000000000000000000000000000780000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000607000000000000000000000000000000000000000000000000000000000000000000000000000007DF0000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000003FE000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000000000000000000000000000000003FF800000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000C1800000000000000000000000000000000000000000000000000000000000000000000000000003EC00000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000000073C00000000000000000000000000000000000000000000000000000000000000000000000000000610000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  
// & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h0303CFCF44774477;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000100000F8000000360000000000000000000000000000000000000000000000000000000000000000040000F80000002600000000000000000000000000000000000000000000000000000000000000000600007000000062000000000000000000000000000000000000000000000000000000000000000007000000000000C3000000000000000000000000000000000000000000000000000000000000000006000000000000C18000000000000000000000000000000000000000000000000000000000000000040000000000008180000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init2 = "0000000000000000000000000000004100000000000000000000000000000000000000000000000000000000000000000000000000000041000000000000000000000000000000000000000000000000000000000000000000000000000000630000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init3 = "000000000000000000000000000000000000000000C0100000000000000000000000000000000000000000000000000000000000000000000000000000C0100000000000000000000000000000000000000000000000000000000000000000000000000000C0100000000000000000000000000000000000000000000000000000000000000000000000000000C0100000000000000000000000000000000000000000000000000000000000000000000000000000603000000000000000000000000000000000000000000000000000000000000000000000000000006030000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init2 = "07000700007060000000000000000000000000000000000000000000000000000000000000000000070007000038E000000000000000000000000000000000000000000000000000000000000000000007800E00000F8000000000000000000000000000000000000000000000000000000000000000000003800E0000000000000000000000000000000000000000000000000000000000000000000000000003800E0000000000000000000000000000000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000001FFFC00000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000E0180000000000000000000000000000000000000000000000000000000000000000000000000000E0380000000000000000000000000000000000000000000000000000000000000000000000000000E03800000000000000000000000000000000000000000000000000000000000000000000000000007070000000000000000000000000000000000000000000000000000000000000000000000000000070700000008000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init0 = "0000000000000000007860000000800000000000000000000000000000000000000000000000000000000000000000000038E0000000800000000000000000000000000000000000000000000000000000000000000000000038E000000080000000000000000000000000000000000000000000000000000000000000000000001DE000000080000000000000000000000000000000000000000000000000000000000000000000001DC000000080000000000000000000000000000000000000000000000000000000000000000000001DC0000001C0000000000000000000000000000000000000000000000000000000000000000380000F80000001C000";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init3 = "0000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000001F80007001C000000000000000000000000000000000000000000000000000000000000000000001FF80007001C000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init2 = "000000000000000000000000000000000000000000000000007FF80007001C00000000000000000000000000000000000000000000000000000000000000000000F8380007001C00000000000000000000000000000000000000000000000000000000000000000000E0380007001C00000000000000000000000000000000000000000000000000000000000000000001E0380007001C00000000000000000000000000000000000000000000000000000000000000000001C0380007001C00000000000000000000000000000000000000000000000000000000000000000001C0380007001C00000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init1 = "000000000000000001C0380000000000000000000000000000000000000000000000000000000000000000000000000001C0380000000000000000000000000000000000000000000000000000000000000000000000000001E0380000000000000000000000000000000000000000000000000000000000000000000000000000F0380000000000000000000000000000000000000000000000000000000000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000003FF8000000000000000000000000000000000000000000000000000000000000000000000000000001F00000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F8000000000000000000000000000000000000000000000000000000000000000000000000000001FE00000000000000000000000000000000000000000000000000000000000000000000000000000706000000000000000000000000000000000000000000000000000000000000000000000000000006030000000000000000000000000000000000000000000000000000000000000000000000000000060300000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init3 = "000000000000000000000000000000000000000000000000007FF000040000000000000000000000000000000000000000000000000000000000000000000000000070000600000000000000000000000000000000000000000000000000000000000000000000000000700003000000000000000000000000000000000000000000000000000000000000000000000000007000030000000000000000000000000000000000000000000000000000000000000000000000000070000608000000000000000000000000000000000000000000000000000000000000000000000000700006080000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init2 = "0000000000000000000070000718000000000000000000000000000000000000000000000000000000000000000000000000700003F00000000000000000000000000000000000000000000000000000000000000000000000FFF00001E00000000000000000000000000000000000000000000000000000000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000186000000000000000000000000000000000000000000000000000000000000000000000000000007FC00000000007FC00000000000000000000000000000000000000000000000000000000000000038780000000000FFE00000000000000000000000000000000000000000000000000000000000000038000000000001E0F00000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init0 = "000000000000000000000000000000000000000003C078000000000000000000000000000000000000000000000000000000000000000000000000000780380000000000000000000000000000000000000000000000000000000000000000000000000007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) 
// ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) ) # 
// ( \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout )))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000043000000000000000000000000000000000000000000000000000000000000000000000000000000E6000000000000000000000000000000000000000000000000000000000000000000000000000001FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init0 = "0000700000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000007FF000180000000000000000000000000000000000000000000000000000000000000000000000007FF000180000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout 
// ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))))) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2]))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h08082A2A4C086E2A;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N15
cyclonev_lcell_comb \y[2]~5 (
// Equation(s):
// \y[2]~5_combout  = (!\FSM|POSCTRL|drawBox~combout  & !\FSM|POSCTRL|eraseBox~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|drawBox~combout ),
	.datad(!\FSM|POSCTRL|eraseBox~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[2]~5 .extended_lut = "off";
defparam \y[2]~5 .lut_mask = 64'hF000F000F000F000;
defparam \y[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N36
cyclonev_lcell_comb \colour[0] (
// Equation(s):
// colour[0] = ( \y[2]~0_combout  & ( (!\y[2]~5_combout ) # ((!\colour[0]~0_combout  & ((colour[0]))) # (\colour[0]~0_combout  & (\colour[1]~1_combout ))) ) )

	.dataa(!\colour[0]~0_combout ),
	.datab(!\colour[1]~1_combout ),
	.datac(!colour[0]),
	.datad(!\y[2]~5_combout ),
	.datae(gnd),
	.dataf(!\y[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(colour[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour[0] .extended_lut = "off";
defparam \colour[0] .lut_mask = 64'h00000000FF1BFF1B;
defparam \colour[0] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],
x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],
\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init2 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000005555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000055555555555555555555555555555555";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init1 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000004000000055555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000540000005555555555555555555555555555555555555555555555555555555555555555";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init0 = "55555555555555555555555555555555555555555555555555555400000000000000000000000000000000001400000055555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000050000005555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000005000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init3 = "FFFFFFFFFFE000000000000000043000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init0 = "0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000018000000FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout 
// ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000004000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000006000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000006080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000006080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init2 = "FFFFFFFFFFE000000000000007180000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003F00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000080000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000C0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000040000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000060000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000060000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001860000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FC00000000007FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE038780000000000FFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE038000000000001E0F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003C07800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007803800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000400000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000600000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000700000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000600000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000400000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE000410000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000410000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000630000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003E0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init1 = "0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000007F800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000300F00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000200780000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000003C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init2 = "0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003800000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init3 = "0000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (((\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// ((\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  
// & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout )))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h018945CD23AB67EF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000601000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000603000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000603000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000302000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFE000000000000000306000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000104000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000018C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000008C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000050000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000070000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000070000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "00000000003F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000020E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000002000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000002000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000031C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFE002000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE002000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000C00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000600000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000C00000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000830000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000C20000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0006E0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007C0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000606000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000380000706000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000200780000506000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000300F00000586000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFE000004C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFC000004C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000007F000000466000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000466000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000436000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000416000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000041E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000040E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000040E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init0 = "0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add0~41_sumout ,\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,
\VGA|user_input_translator|Add0~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000018000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000C18000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003EC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "00000000073C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000006100000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000004000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000006000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  
// & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h0303F3F3505F505F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3] & \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) # ((\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h11000A0ABBAA0A0A;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
