<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p101" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_101{left:86px;bottom:1140px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t2_101{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_101{left:200px;bottom:81px;letter-spacing:-0.13px;}
#t4_101{left:138px;bottom:1083px;letter-spacing:0.11px;}
#t5_101{left:165px;bottom:1083px;letter-spacing:0.16px;}
#t6_101{left:213px;bottom:1083px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t7_101{left:566px;bottom:1083px;letter-spacing:0.16px;}
#t8_101{left:614px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.03px;}
#t9_101{left:138px;bottom:1065px;letter-spacing:0.1px;}
#ta_101{left:138px;bottom:1046px;letter-spacing:0.1px;}
#tb_101{left:138px;bottom:1010px;letter-spacing:0.1px;}
#tc_101{left:442px;bottom:1010px;letter-spacing:0.16px;}
#td_101{left:490px;bottom:1010px;letter-spacing:0.1px;word-spacing:-0.01px;}
#te_101{left:645px;bottom:1010px;letter-spacing:0.06px;}
#tf_101{left:696px;bottom:1010px;letter-spacing:0.11px;word-spacing:-0.05px;}
#tg_101{left:138px;bottom:991px;letter-spacing:0.09px;word-spacing:-0.2px;}
#th_101{left:659px;bottom:991px;letter-spacing:0.18px;}
#ti_101{left:701px;bottom:991px;letter-spacing:0.11px;word-spacing:-0.26px;}
#tj_101{left:780px;bottom:991px;letter-spacing:0.08px;}
#tk_101{left:831px;bottom:991px;letter-spacing:0.05px;}
#tl_101{left:138px;bottom:973px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tm_101{left:138px;bottom:936px;letter-spacing:0.09px;}
#tn_101{left:138px;bottom:918px;letter-spacing:0.15px;}
#to_101{left:185px;bottom:918px;letter-spacing:0.09px;}
#tp_101{left:700px;bottom:918px;letter-spacing:0.16px;}
#tq_101{left:748px;bottom:918px;letter-spacing:0.07px;}
#tr_101{left:138px;bottom:900px;letter-spacing:0.1px;word-spacing:0.02px;}
#ts_101{left:176px;bottom:900px;letter-spacing:0.18px;}
#tt_101{left:217px;bottom:900px;letter-spacing:0.09px;word-spacing:-0.01px;}
#tu_101{left:450px;bottom:900px;letter-spacing:0.16px;}
#tv_101{left:498px;bottom:900px;letter-spacing:0.06px;word-spacing:0.02px;}
#tw_101{left:669px;bottom:900px;letter-spacing:0.18px;}
#tx_101{left:714px;bottom:900px;letter-spacing:0.06px;word-spacing:0.04px;}
#ty_101{left:138px;bottom:881px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tz_101{left:138px;bottom:845px;letter-spacing:0.1px;word-spacing:0.02px;}
#t10_101{left:417px;bottom:845px;letter-spacing:0.15px;}
#t11_101{left:465px;bottom:845px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t12_101{left:138px;bottom:826px;letter-spacing:0.08px;word-spacing:0.02px;}
#t13_101{left:520px;bottom:826px;letter-spacing:0.1px;}
#t14_101{left:561px;bottom:826px;letter-spacing:-0.03px;}
#t15_101{left:138px;bottom:790px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t16_101{left:447px;bottom:790px;letter-spacing:0.16px;}
#t17_101{left:495px;bottom:790px;letter-spacing:0.09px;}
#t18_101{left:138px;bottom:771px;letter-spacing:0.11px;word-spacing:-0.14px;}
#t19_101{left:313px;bottom:771px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1a_101{left:378px;bottom:771px;letter-spacing:0.11px;word-spacing:-0.14px;}
#t1b_101{left:138px;bottom:753px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1c_101{left:359px;bottom:753px;letter-spacing:0.14px;}
#t1d_101{left:407px;bottom:753px;letter-spacing:0.03px;}
#t1e_101{left:138px;bottom:716px;letter-spacing:0.11px;}
#t1f_101{left:165px;bottom:716px;letter-spacing:0.15px;}
#t1g_101{left:199px;bottom:716px;letter-spacing:0.09px;}
#t1h_101{left:138px;bottom:698px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1i_101{left:301px;bottom:698px;letter-spacing:0.12px;}
#t1j_101{left:335px;bottom:698px;letter-spacing:0.1px;word-spacing:-0.07px;}
#t1k_101{left:392px;bottom:698px;letter-spacing:0.12px;}
#t1l_101{left:426px;bottom:698px;letter-spacing:0.1px;}
#t1m_101{left:138px;bottom:680px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1n_101{left:386px;bottom:680px;letter-spacing:0.15px;}
#t1o_101{left:420px;bottom:680px;letter-spacing:0.11px;}
#t1p_101{left:785px;bottom:680px;letter-spacing:0.15px;}
#t1q_101{left:818px;bottom:680px;letter-spacing:0.09px;}
#t1r_101{left:138px;bottom:661px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1s_101{left:138px;bottom:643px;letter-spacing:0.08px;}
#t1t_101{left:160px;bottom:643px;letter-spacing:0.18px;}
#t1u_101{left:202px;bottom:643px;}
#t1v_101{left:138px;bottom:606px;letter-spacing:0.1px;}
#t1w_101{left:110px;bottom:566px;letter-spacing:0.15px;}
#t1x_101{left:160px;bottom:566px;letter-spacing:0.17px;word-spacing:-0.06px;}
#t1y_101{left:138px;bottom:527px;letter-spacing:0.09px;}
#t1z_101{left:138px;bottom:490px;}
#t20_101{left:165px;bottom:490px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t21_101{left:138px;bottom:453px;}
#t22_101{left:165px;bottom:453px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t23_101{left:138px;bottom:417px;}
#t24_101{left:165px;bottom:417px;letter-spacing:0.12px;word-spacing:0.03px;}
#t25_101{left:138px;bottom:380px;}
#t26_101{left:165px;bottom:380px;letter-spacing:0.12px;word-spacing:0.02px;}
#t27_101{left:138px;bottom:343px;}
#t28_101{left:165px;bottom:343px;letter-spacing:0.11px;word-spacing:0.02px;}
#t29_101{left:138px;bottom:307px;letter-spacing:0.1px;word-spacing:-0.28px;}
#t2a_101{left:533px;bottom:307px;letter-spacing:0.14px;word-spacing:-0.36px;}
#t2b_101{left:708px;bottom:307px;letter-spacing:0.1px;word-spacing:-0.32px;}
#t2c_101{left:138px;bottom:288px;letter-spacing:0.11px;}
#t2d_101{left:138px;bottom:270px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t2e_101{left:138px;bottom:252px;letter-spacing:-0.03px;word-spacing:0.17px;}
#t2f_101{left:138px;bottom:215px;letter-spacing:0.1px;}
#t2g_101{left:138px;bottom:197px;letter-spacing:0.09px;}
#t2h_101{left:138px;bottom:178px;letter-spacing:0.1px;word-spacing:-0.01px;}

.s1_101{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_101{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_101{font-size:15px;font-family:Times-Roman_au;color:#000;}
.s4_101{font-size:15px;font-family:Helvetica-Oblique_aw;color:#030;}
.s5_101{font-size:15px;font-family:Times-Italic_ay;color:#000;}
.s6_101{font-size:15px;font-family:Times-Roman_au;color:#00F;}
.s7_101{font-size:18px;font-family:Helvetica-Bold_7mg;color:#000;}
.s8_101{font-size:15px;font-family:Times-Bold_7mf;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts101" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_aw;
	src: url("fonts/Helvetica-Oblique_aw.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_7mf;
	src: url("fonts/Times-Bold_7mf.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_ay;
	src: url("fonts/Times-Italic_ay.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg101Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg101" style="-webkit-user-select: none;"><object width="935" height="1210" data="101/101.svg" type="image/svg+xml" id="pdf101" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_101" class="t s1_101">FPU Programming Model </span>
<span id="t2_101" class="t s2_101">101 </span><span id="t3_101" class="t s2_101">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span>
<span id="t4_101" class="t s3_101">The </span><span id="t5_101" class="t s4_101">Cause </span><span id="t6_101" class="t s3_101">field reports per-bit instruction exception conditions. The </span><span id="t7_101" class="t s4_101">Cause </span><span id="t8_101" class="t s3_101">bits are written during each floating </span>
<span id="t9_101" class="t s3_101">point arithmetic operation to show any exception conditions that arise during the operation. The bit is set to 1 if the </span>
<span id="ta_101" class="t s3_101">corresponding exception condition arises; otherwise it is set to 0. </span>
<span id="tb_101" class="t s3_101">A floating point trap is generated any time both a </span><span id="tc_101" class="t s4_101">Cause </span><span id="td_101" class="t s3_101">bit and its corresponding </span><span id="te_101" class="t s4_101">Enable </span><span id="tf_101" class="t s3_101">bit are set. This occurs </span>
<span id="tg_101" class="t s3_101">either during the execution of a floating point operation or by moving a value into the </span><span id="th_101" class="t s4_101">FCSR</span><span id="ti_101" class="t s3_101">. There is no </span><span id="tj_101" class="t s4_101">Enable </span><span id="tk_101" class="t s3_101">for </span>
<span id="tl_101" class="t s3_101">Unimplemented Operation; this exception always generates a trap. </span>
<span id="tm_101" class="t s3_101">In a trap handler, exception conditions that arise during any trapped floating point operations are reported in the </span>
<span id="tn_101" class="t s4_101">Cause </span><span id="to_101" class="t s3_101">field. Before returning from a floating point interrupt or exception, or before setting </span><span id="tp_101" class="t s4_101">Cause </span><span id="tq_101" class="t s3_101">bits with a move </span>
<span id="tr_101" class="t s3_101">to the </span><span id="ts_101" class="t s4_101">FCSR</span><span id="tt_101" class="t s3_101">, software must first clear the enabled </span><span id="tu_101" class="t s4_101">Cause </span><span id="tv_101" class="t s3_101">bits by executing a move to </span><span id="tw_101" class="t s4_101">FCSR </span><span id="tx_101" class="t s3_101">to prevent the trap </span>
<span id="ty_101" class="t s3_101">from being erroneously retaken. </span>
<span id="tz_101" class="t s3_101">User-mode programs cannot observe enabled </span><span id="t10_101" class="t s4_101">Cause </span><span id="t11_101" class="t s3_101">bits being set. If this information is required in a User-mode </span>
<span id="t12_101" class="t s3_101">handler, it must be available someplace other than through the </span><span id="t13_101" class="t s5_101">Status </span><span id="t14_101" class="t s3_101">register. </span>
<span id="t15_101" class="t s3_101">If a floating point operation sets only non-enabled </span><span id="t16_101" class="t s4_101">Cause </span><span id="t17_101" class="t s3_101">bits, no trap occurs and the default result defined by the </span>
<span id="t18_101" class="t s3_101">IEEE standard is stored (see </span><span id="t19_101" class="t s6_101">Table 6.14</span><span id="t1a_101" class="t s3_101">). When a floating point operation does not trap, the program can monitor the </span>
<span id="t1b_101" class="t s3_101">exception conditions by reading the </span><span id="t1c_101" class="t s4_101">Cause </span><span id="t1d_101" class="t s3_101">field. </span>
<span id="t1e_101" class="t s3_101">The </span><span id="t1f_101" class="t s4_101">Flag </span><span id="t1g_101" class="t s3_101">field is a cumulative report of IEEE exception conditions that arise as instructions complete; instructions </span>
<span id="t1h_101" class="t s3_101">that trap do not update the </span><span id="t1i_101" class="t s4_101">Flag </span><span id="t1j_101" class="t s3_101">bits. The </span><span id="t1k_101" class="t s4_101">Flag </span><span id="t1l_101" class="t s3_101">bits are set to 1 if the corresponding IEEE exception is raised, other- </span>
<span id="t1m_101" class="t s3_101">wise the bits are unchanged. There is no </span><span id="t1n_101" class="t s4_101">Flag </span><span id="t1o_101" class="t s3_101">bit for the MIPS Unimplemented Operation exception. The </span><span id="t1p_101" class="t s4_101">Flag </span><span id="t1q_101" class="t s3_101">bits </span>
<span id="t1r_101" class="t s3_101">are never cleared as a side effect of floating point operations, but may be set or cleared by moving a new value into </span>
<span id="t1s_101" class="t s3_101">the </span><span id="t1t_101" class="t s4_101">FCSR</span><span id="t1u_101" class="t s3_101">. </span>
<span id="t1v_101" class="t s3_101">Addressing exceptions are precise. </span>
<span id="t1w_101" class="t s7_101">6.7.2 </span><span id="t1x_101" class="t s7_101">Exception Conditions </span>
<span id="t1y_101" class="t s3_101">The following five exception conditions defined by the IEEE standard are described in this section: </span>
<span id="t1z_101" class="t s3_101">• </span><span id="t20_101" class="t s6_101">Invalid Operation Exception </span>
<span id="t21_101" class="t s3_101">• </span><span id="t22_101" class="t s6_101">Division By Zero Exception </span>
<span id="t23_101" class="t s3_101">• </span><span id="t24_101" class="t s6_101">Underflow Exception </span>
<span id="t25_101" class="t s3_101">• </span><span id="t26_101" class="t s6_101">Overflow Exception </span>
<span id="t27_101" class="t s3_101">• </span><span id="t28_101" class="t s6_101">Inexact Exception </span>
<span id="t29_101" class="t s3_101">This section also describes a MIPS-specific exception condition, </span><span id="t2a_101" class="t s8_101">Unimplemented Operation</span><span id="t2b_101" class="t s3_101">, that is used to signal a </span>
<span id="t2c_101" class="t s3_101">need for software emulation of an instruction. Normally an IEEE arithmetic operation can cause only one exception </span>
<span id="t2d_101" class="t s3_101">condition; the only case in which two exceptions can occur at the same time are Inexact With Overflow and Inexact </span>
<span id="t2e_101" class="t s3_101">With Underflow. </span>
<span id="t2f_101" class="t s3_101">At the program’s direction, an IEEE exception condition can either cause a trap or not cause a trap. The IEEE stan- </span>
<span id="t2g_101" class="t s3_101">dard specifies the result to be delivered in case the exception is not enabled and no trap is taken. The MIPS architec- </span>
<span id="t2h_101" class="t s3_101">ture supplies these results whenever the exception condition does not result in a precise trap (that is, no trap or an </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
