$date
	Wed May 01 13:10:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! Qb $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 # D $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 1 " Q $end
$var reg 1 ! Qb $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
x#
x"
x!
$end
#50
0"
1!
1$
#100
0$
0%
#150
0!
x"
1$
#200
0$
1#
#250
1"
x!
1$
#300
0$
0#
#350
1!
0"
1$
#400
0$
