

================================================================
== Vitis HLS Report for 'sr_fft_Pipeline_VITIS_LOOP_322_1'
================================================================
* Date:           Sun Aug 31 16:41:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_322_1  |      128|      128|         2|          2|          2|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     84|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     41|    -|
|Register         |        -|    -|      68|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      68|    150|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_83_32_1_1_U1  |mux_83_32_1_1  |        0|   0|  0|  42|    0|
    |mux_83_32_1_1_U2  |mux_83_32_1_1  |        0|   0|  0|  42|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  84|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln322_fu_430_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln322_fu_424_p2  |      icmp|   0|  0|  11|           7|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  25|          14|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  14|          3|    1|          3|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    7|         14|
    |i_fu_116              |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  41|          9|   16|         33|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln322_reg_662        |  7|   0|    7|          0|
    |ap_CS_fsm                |  2|   0|    2|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |i_fu_116                 |  7|   0|    7|          0|
    |trunc_ln1_reg_747        |  3|   0|    3|          0|
    |x_imag_V_1_addr_reg_712  |  3|   0|    3|          0|
    |x_imag_V_2_addr_reg_717  |  3|   0|    3|          0|
    |x_imag_V_3_addr_reg_722  |  3|   0|    3|          0|
    |x_imag_V_4_addr_reg_727  |  3|   0|    3|          0|
    |x_imag_V_5_addr_reg_732  |  3|   0|    3|          0|
    |x_imag_V_6_addr_reg_737  |  3|   0|    3|          0|
    |x_imag_V_7_addr_reg_742  |  3|   0|    3|          0|
    |x_imag_V_addr_reg_707    |  3|   0|    3|          0|
    |x_real_V_1_addr_reg_672  |  3|   0|    3|          0|
    |x_real_V_2_addr_reg_677  |  3|   0|    3|          0|
    |x_real_V_3_addr_reg_682  |  3|   0|    3|          0|
    |x_real_V_4_addr_reg_687  |  3|   0|    3|          0|
    |x_real_V_5_addr_reg_692  |  3|   0|    3|          0|
    |x_real_V_6_addr_reg_697  |  3|   0|    3|          0|
    |x_real_V_7_addr_reg_702  |  3|   0|    3|          0|
    |x_real_V_addr_reg_667    |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 68|   0|   68|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_322_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_322_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_322_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_322_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_322_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_322_1|  return value|
|x_imag_V_7_address0  |  out|    3|   ap_memory|                        x_imag_V_7|         array|
|x_imag_V_7_ce0       |  out|    1|   ap_memory|                        x_imag_V_7|         array|
|x_imag_V_7_we0       |  out|    1|   ap_memory|                        x_imag_V_7|         array|
|x_imag_V_7_d0        |  out|   32|   ap_memory|                        x_imag_V_7|         array|
|x_imag_V_6_address0  |  out|    3|   ap_memory|                        x_imag_V_6|         array|
|x_imag_V_6_ce0       |  out|    1|   ap_memory|                        x_imag_V_6|         array|
|x_imag_V_6_we0       |  out|    1|   ap_memory|                        x_imag_V_6|         array|
|x_imag_V_6_d0        |  out|   32|   ap_memory|                        x_imag_V_6|         array|
|x_imag_V_5_address0  |  out|    3|   ap_memory|                        x_imag_V_5|         array|
|x_imag_V_5_ce0       |  out|    1|   ap_memory|                        x_imag_V_5|         array|
|x_imag_V_5_we0       |  out|    1|   ap_memory|                        x_imag_V_5|         array|
|x_imag_V_5_d0        |  out|   32|   ap_memory|                        x_imag_V_5|         array|
|x_imag_V_4_address0  |  out|    3|   ap_memory|                        x_imag_V_4|         array|
|x_imag_V_4_ce0       |  out|    1|   ap_memory|                        x_imag_V_4|         array|
|x_imag_V_4_we0       |  out|    1|   ap_memory|                        x_imag_V_4|         array|
|x_imag_V_4_d0        |  out|   32|   ap_memory|                        x_imag_V_4|         array|
|x_imag_V_3_address0  |  out|    3|   ap_memory|                        x_imag_V_3|         array|
|x_imag_V_3_ce0       |  out|    1|   ap_memory|                        x_imag_V_3|         array|
|x_imag_V_3_we0       |  out|    1|   ap_memory|                        x_imag_V_3|         array|
|x_imag_V_3_d0        |  out|   32|   ap_memory|                        x_imag_V_3|         array|
|x_imag_V_2_address0  |  out|    3|   ap_memory|                        x_imag_V_2|         array|
|x_imag_V_2_ce0       |  out|    1|   ap_memory|                        x_imag_V_2|         array|
|x_imag_V_2_we0       |  out|    1|   ap_memory|                        x_imag_V_2|         array|
|x_imag_V_2_d0        |  out|   32|   ap_memory|                        x_imag_V_2|         array|
|x_imag_V_1_address0  |  out|    3|   ap_memory|                        x_imag_V_1|         array|
|x_imag_V_1_ce0       |  out|    1|   ap_memory|                        x_imag_V_1|         array|
|x_imag_V_1_we0       |  out|    1|   ap_memory|                        x_imag_V_1|         array|
|x_imag_V_1_d0        |  out|   32|   ap_memory|                        x_imag_V_1|         array|
|x_imag_V_address0    |  out|    3|   ap_memory|                          x_imag_V|         array|
|x_imag_V_ce0         |  out|    1|   ap_memory|                          x_imag_V|         array|
|x_imag_V_we0         |  out|    1|   ap_memory|                          x_imag_V|         array|
|x_imag_V_d0          |  out|   32|   ap_memory|                          x_imag_V|         array|
|x_real_V_7_address0  |  out|    3|   ap_memory|                        x_real_V_7|         array|
|x_real_V_7_ce0       |  out|    1|   ap_memory|                        x_real_V_7|         array|
|x_real_V_7_we0       |  out|    1|   ap_memory|                        x_real_V_7|         array|
|x_real_V_7_d0        |  out|   32|   ap_memory|                        x_real_V_7|         array|
|x_real_V_6_address0  |  out|    3|   ap_memory|                        x_real_V_6|         array|
|x_real_V_6_ce0       |  out|    1|   ap_memory|                        x_real_V_6|         array|
|x_real_V_6_we0       |  out|    1|   ap_memory|                        x_real_V_6|         array|
|x_real_V_6_d0        |  out|   32|   ap_memory|                        x_real_V_6|         array|
|x_real_V_5_address0  |  out|    3|   ap_memory|                        x_real_V_5|         array|
|x_real_V_5_ce0       |  out|    1|   ap_memory|                        x_real_V_5|         array|
|x_real_V_5_we0       |  out|    1|   ap_memory|                        x_real_V_5|         array|
|x_real_V_5_d0        |  out|   32|   ap_memory|                        x_real_V_5|         array|
|x_real_V_4_address0  |  out|    3|   ap_memory|                        x_real_V_4|         array|
|x_real_V_4_ce0       |  out|    1|   ap_memory|                        x_real_V_4|         array|
|x_real_V_4_we0       |  out|    1|   ap_memory|                        x_real_V_4|         array|
|x_real_V_4_d0        |  out|   32|   ap_memory|                        x_real_V_4|         array|
|x_real_V_3_address0  |  out|    3|   ap_memory|                        x_real_V_3|         array|
|x_real_V_3_ce0       |  out|    1|   ap_memory|                        x_real_V_3|         array|
|x_real_V_3_we0       |  out|    1|   ap_memory|                        x_real_V_3|         array|
|x_real_V_3_d0        |  out|   32|   ap_memory|                        x_real_V_3|         array|
|x_real_V_2_address0  |  out|    3|   ap_memory|                        x_real_V_2|         array|
|x_real_V_2_ce0       |  out|    1|   ap_memory|                        x_real_V_2|         array|
|x_real_V_2_we0       |  out|    1|   ap_memory|                        x_real_V_2|         array|
|x_real_V_2_d0        |  out|   32|   ap_memory|                        x_real_V_2|         array|
|x_real_V_1_address0  |  out|    3|   ap_memory|                        x_real_V_1|         array|
|x_real_V_1_ce0       |  out|    1|   ap_memory|                        x_real_V_1|         array|
|x_real_V_1_we0       |  out|    1|   ap_memory|                        x_real_V_1|         array|
|x_real_V_1_d0        |  out|   32|   ap_memory|                        x_real_V_1|         array|
|x_real_V_address0    |  out|    3|   ap_memory|                          x_real_V|         array|
|x_real_V_ce0         |  out|    1|   ap_memory|                          x_real_V|         array|
|x_real_V_we0         |  out|    1|   ap_memory|                          x_real_V|         array|
|x_real_V_d0          |  out|   32|   ap_memory|                          x_real_V|         array|
|input_0_address0     |  out|    3|   ap_memory|                           input_0|         array|
|input_0_ce0          |  out|    1|   ap_memory|                           input_0|         array|
|input_0_q0           |   in|   64|   ap_memory|                           input_0|         array|
|input_1_address0     |  out|    3|   ap_memory|                           input_1|         array|
|input_1_ce0          |  out|    1|   ap_memory|                           input_1|         array|
|input_1_q0           |   in|   64|   ap_memory|                           input_1|         array|
|input_2_address0     |  out|    3|   ap_memory|                           input_2|         array|
|input_2_ce0          |  out|    1|   ap_memory|                           input_2|         array|
|input_2_q0           |   in|   64|   ap_memory|                           input_2|         array|
|input_3_address0     |  out|    3|   ap_memory|                           input_3|         array|
|input_3_ce0          |  out|    1|   ap_memory|                           input_3|         array|
|input_3_q0           |   in|   64|   ap_memory|                           input_3|         array|
|input_4_address0     |  out|    3|   ap_memory|                           input_4|         array|
|input_4_ce0          |  out|    1|   ap_memory|                           input_4|         array|
|input_4_q0           |   in|   64|   ap_memory|                           input_4|         array|
|input_5_address0     |  out|    3|   ap_memory|                           input_5|         array|
|input_5_ce0          |  out|    1|   ap_memory|                           input_5|         array|
|input_5_q0           |   in|   64|   ap_memory|                           input_5|         array|
|input_6_address0     |  out|    3|   ap_memory|                           input_6|         array|
|input_6_ce0          |  out|    1|   ap_memory|                           input_6|         array|
|input_6_q0           |   in|   64|   ap_memory|                           input_6|         array|
|input_7_address0     |  out|    3|   ap_memory|                           input_7|         array|
|input_7_ce0          |  out|    1|   ap_memory|                           input_7|         array|
|input_7_q0           |   in|   64|   ap_memory|                           input_7|         array|
+---------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_7, i64 666, i64 207, i64 1"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_6, i64 666, i64 207, i64 1"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_5, i64 666, i64 207, i64 1"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_4, i64 666, i64 207, i64 1"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_3, i64 666, i64 207, i64 1"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_2, i64 666, i64 207, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_1, i64 666, i64 207, i64 1"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_0, i64 666, i64 207, i64 1"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_7, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_6, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_5, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_4, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_3, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_2, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_1, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_0, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [radixfft/core.cpp:322]   --->   Operation 24 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.48ns)   --->   "%icmp_ln322 = icmp_eq  i7 %i_2, i7 64" [radixfft/core.cpp:322]   --->   Operation 25 'icmp' 'icmp_ln322' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.87ns)   --->   "%add_ln322 = add i7 %i_2, i7 1" [radixfft/core.cpp:322]   --->   Operation 27 'add' 'add_ln322' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln322 = br i1 %icmp_ln322, void %for.inc.split, void %for.end.exitStub" [radixfft/core.cpp:322]   --->   Operation 28 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln322 = trunc i7 %i_2" [radixfft/core.cpp:322]   --->   Operation 29 'trunc' 'trunc_ln322' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i3 %trunc_ln322" [radixfft/core.cpp:324]   --->   Operation 30 'zext' 'zext_ln324' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_real_V_addr = getelementptr i32 %x_real_V, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 31 'getelementptr' 'x_real_V_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_real_V_1_addr = getelementptr i32 %x_real_V_1, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 32 'getelementptr' 'x_real_V_1_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_real_V_2_addr = getelementptr i32 %x_real_V_2, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 33 'getelementptr' 'x_real_V_2_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_real_V_3_addr = getelementptr i32 %x_real_V_3, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 34 'getelementptr' 'x_real_V_3_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_real_V_4_addr = getelementptr i32 %x_real_V_4, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 35 'getelementptr' 'x_real_V_4_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_real_V_5_addr = getelementptr i32 %x_real_V_5, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 36 'getelementptr' 'x_real_V_5_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x_real_V_6_addr = getelementptr i32 %x_real_V_6, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 37 'getelementptr' 'x_real_V_6_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_real_V_7_addr = getelementptr i32 %x_real_V_7, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 38 'getelementptr' 'x_real_V_7_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_imag_V_addr = getelementptr i32 %x_imag_V, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 39 'getelementptr' 'x_imag_V_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_imag_V_1_addr = getelementptr i32 %x_imag_V_1, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 40 'getelementptr' 'x_imag_V_1_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_imag_V_2_addr = getelementptr i32 %x_imag_V_2, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 41 'getelementptr' 'x_imag_V_2_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x_imag_V_3_addr = getelementptr i32 %x_imag_V_3, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 42 'getelementptr' 'x_imag_V_3_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%x_imag_V_4_addr = getelementptr i32 %x_imag_V_4, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 43 'getelementptr' 'x_imag_V_4_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_imag_V_5_addr = getelementptr i32 %x_imag_V_5, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 44 'getelementptr' 'x_imag_V_5_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_imag_V_6_addr = getelementptr i32 %x_imag_V_6, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 45 'getelementptr' 'x_imag_V_6_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x_imag_V_7_addr = getelementptr i32 %x_imag_V_7, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 46 'getelementptr' 'x_imag_V_7_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %i_2, i32 3, i32 5" [radixfft/core.cpp:324]   --->   Operation 47 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i64 %input_0, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 48 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%input_0_load = load i3 %input_0_addr" [radixfft/core.cpp:324]   --->   Operation 49 'load' 'input_0_load' <Predicate = (!icmp_ln322)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i64 %input_1, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 50 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%input_1_load = load i3 %input_1_addr" [radixfft/core.cpp:324]   --->   Operation 51 'load' 'input_1_load' <Predicate = (!icmp_ln322)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i64 %input_2, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 52 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%input_2_load = load i3 %input_2_addr" [radixfft/core.cpp:324]   --->   Operation 53 'load' 'input_2_load' <Predicate = (!icmp_ln322)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i64 %input_3, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 54 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%input_3_load = load i3 %input_3_addr" [radixfft/core.cpp:324]   --->   Operation 55 'load' 'input_3_load' <Predicate = (!icmp_ln322)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr i64 %input_4, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 56 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (2.32ns)   --->   "%input_4_load = load i3 %input_4_addr" [radixfft/core.cpp:324]   --->   Operation 57 'load' 'input_4_load' <Predicate = (!icmp_ln322)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr i64 %input_5, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 58 'getelementptr' 'input_5_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%input_5_load = load i3 %input_5_addr" [radixfft/core.cpp:324]   --->   Operation 59 'load' 'input_5_load' <Predicate = (!icmp_ln322)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr i64 %input_6, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 60 'getelementptr' 'input_6_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (2.32ns)   --->   "%input_6_load = load i3 %input_6_addr" [radixfft/core.cpp:324]   --->   Operation 61 'load' 'input_6_load' <Predicate = (!icmp_ln322)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr i64 %input_7, i64 0, i64 %zext_ln324" [radixfft/core.cpp:324]   --->   Operation 62 'getelementptr' 'input_7_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (2.32ns)   --->   "%input_7_load = load i3 %input_7_addr" [radixfft/core.cpp:324]   --->   Operation 63 'load' 'input_7_load' <Predicate = (!icmp_ln322)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln322)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln323 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:323]   --->   Operation 64 'specpipeline' 'specpipeline_ln323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [radixfft/core.cpp:322]   --->   Operation 65 'specloopname' 'specloopname_ln322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (2.32ns)   --->   "%input_0_load = load i3 %input_0_addr" [radixfft/core.cpp:324]   --->   Operation 66 'load' 'input_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln324 = trunc i64 %input_0_load" [radixfft/core.cpp:324]   --->   Operation 67 'trunc' 'trunc_ln324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/2] (2.32ns)   --->   "%input_1_load = load i3 %input_1_addr" [radixfft/core.cpp:324]   --->   Operation 68 'load' 'input_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln324_1 = trunc i64 %input_1_load" [radixfft/core.cpp:324]   --->   Operation 69 'trunc' 'trunc_ln324_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/2] (2.32ns)   --->   "%input_2_load = load i3 %input_2_addr" [radixfft/core.cpp:324]   --->   Operation 70 'load' 'input_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln324_2 = trunc i64 %input_2_load" [radixfft/core.cpp:324]   --->   Operation 71 'trunc' 'trunc_ln324_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (2.32ns)   --->   "%input_3_load = load i3 %input_3_addr" [radixfft/core.cpp:324]   --->   Operation 72 'load' 'input_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln324_3 = trunc i64 %input_3_load" [radixfft/core.cpp:324]   --->   Operation 73 'trunc' 'trunc_ln324_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (2.32ns)   --->   "%input_4_load = load i3 %input_4_addr" [radixfft/core.cpp:324]   --->   Operation 74 'load' 'input_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln324_4 = trunc i64 %input_4_load" [radixfft/core.cpp:324]   --->   Operation 75 'trunc' 'trunc_ln324_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/2] (2.32ns)   --->   "%input_5_load = load i3 %input_5_addr" [radixfft/core.cpp:324]   --->   Operation 76 'load' 'input_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln324_5 = trunc i64 %input_5_load" [radixfft/core.cpp:324]   --->   Operation 77 'trunc' 'trunc_ln324_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/2] (2.32ns)   --->   "%input_6_load = load i3 %input_6_addr" [radixfft/core.cpp:324]   --->   Operation 78 'load' 'input_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln324_6 = trunc i64 %input_6_load" [radixfft/core.cpp:324]   --->   Operation 79 'trunc' 'trunc_ln324_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/2] (2.32ns)   --->   "%input_7_load = load i3 %input_7_addr" [radixfft/core.cpp:324]   --->   Operation 80 'load' 'input_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln324_7 = trunc i64 %input_7_load" [radixfft/core.cpp:324]   --->   Operation 81 'trunc' 'trunc_ln324_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.30ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln324, i32 %trunc_ln324_1, i32 %trunc_ln324_2, i32 %trunc_ln324_3, i32 %trunc_ln324_4, i32 %trunc_ln324_5, i32 %trunc_ln324_6, i32 %trunc_ln324_7, i3 %trunc_ln1" [radixfft/core.cpp:324]   --->   Operation 82 'mux' 'tmp' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln324_9 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %input_0_load, i32 32, i32 63" [radixfft/core.cpp:324]   --->   Operation 83 'partselect' 'trunc_ln324_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln324_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %input_1_load, i32 32, i32 63" [radixfft/core.cpp:324]   --->   Operation 84 'partselect' 'trunc_ln324_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln324_8 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %input_2_load, i32 32, i32 63" [radixfft/core.cpp:324]   --->   Operation 85 'partselect' 'trunc_ln324_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln324_10 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %input_3_load, i32 32, i32 63" [radixfft/core.cpp:324]   --->   Operation 86 'partselect' 'trunc_ln324_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln324_11 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %input_4_load, i32 32, i32 63" [radixfft/core.cpp:324]   --->   Operation 87 'partselect' 'trunc_ln324_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln324_12 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %input_5_load, i32 32, i32 63" [radixfft/core.cpp:324]   --->   Operation 88 'partselect' 'trunc_ln324_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln324_13 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %input_6_load, i32 32, i32 63" [radixfft/core.cpp:324]   --->   Operation 89 'partselect' 'trunc_ln324_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln324_14 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %input_7_load, i32 32, i32 63" [radixfft/core.cpp:324]   --->   Operation 90 'partselect' 'trunc_ln324_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (2.30ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln324_9, i32 %trunc_ln324_s, i32 %trunc_ln324_8, i32 %trunc_ln324_10, i32 %trunc_ln324_11, i32 %trunc_ln324_12, i32 %trunc_ln324_13, i32 %trunc_ln324_14, i3 %trunc_ln1" [radixfft/core.cpp:324]   --->   Operation 91 'mux' 'tmp_1' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.95ns)   --->   "%switch_ln324 = switch i3 %trunc_ln1, void %arrayidx11.1.case.7, i3 0, void %arrayidx11.1.case.0, i3 1, void %arrayidx11.1.case.1, i3 2, void %arrayidx11.1.case.2, i3 3, void %arrayidx11.1.case.3, i3 4, void %arrayidx11.1.case.4, i3 5, void %arrayidx11.1.case.5, i3 6, void %arrayidx11.1.case.6" [radixfft/core.cpp:324]   --->   Operation 92 'switch' 'switch_ln324' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp, i3 %x_real_V_6_addr" [radixfft/core.cpp:324]   --->   Operation 93 'store' 'store_ln324' <Predicate = (trunc_ln1 == 6)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 94 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp_1, i3 %x_imag_V_6_addr" [radixfft/core.cpp:324]   --->   Operation 94 'store' 'store_ln324' <Predicate = (trunc_ln1 == 6)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln324 = br void %arrayidx11.1.exit" [radixfft/core.cpp:324]   --->   Operation 95 'br' 'br_ln324' <Predicate = (trunc_ln1 == 6)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp, i3 %x_real_V_5_addr" [radixfft/core.cpp:324]   --->   Operation 96 'store' 'store_ln324' <Predicate = (trunc_ln1 == 5)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp_1, i3 %x_imag_V_5_addr" [radixfft/core.cpp:324]   --->   Operation 97 'store' 'store_ln324' <Predicate = (trunc_ln1 == 5)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln324 = br void %arrayidx11.1.exit" [radixfft/core.cpp:324]   --->   Operation 98 'br' 'br_ln324' <Predicate = (trunc_ln1 == 5)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp, i3 %x_real_V_4_addr" [radixfft/core.cpp:324]   --->   Operation 99 'store' 'store_ln324' <Predicate = (trunc_ln1 == 4)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 100 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp_1, i3 %x_imag_V_4_addr" [radixfft/core.cpp:324]   --->   Operation 100 'store' 'store_ln324' <Predicate = (trunc_ln1 == 4)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln324 = br void %arrayidx11.1.exit" [radixfft/core.cpp:324]   --->   Operation 101 'br' 'br_ln324' <Predicate = (trunc_ln1 == 4)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp, i3 %x_real_V_3_addr" [radixfft/core.cpp:324]   --->   Operation 102 'store' 'store_ln324' <Predicate = (trunc_ln1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp_1, i3 %x_imag_V_3_addr" [radixfft/core.cpp:324]   --->   Operation 103 'store' 'store_ln324' <Predicate = (trunc_ln1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln324 = br void %arrayidx11.1.exit" [radixfft/core.cpp:324]   --->   Operation 104 'br' 'br_ln324' <Predicate = (trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp, i3 %x_real_V_2_addr" [radixfft/core.cpp:324]   --->   Operation 105 'store' 'store_ln324' <Predicate = (trunc_ln1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 106 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp_1, i3 %x_imag_V_2_addr" [radixfft/core.cpp:324]   --->   Operation 106 'store' 'store_ln324' <Predicate = (trunc_ln1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln324 = br void %arrayidx11.1.exit" [radixfft/core.cpp:324]   --->   Operation 107 'br' 'br_ln324' <Predicate = (trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp, i3 %x_real_V_1_addr" [radixfft/core.cpp:324]   --->   Operation 108 'store' 'store_ln324' <Predicate = (trunc_ln1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp_1, i3 %x_imag_V_1_addr" [radixfft/core.cpp:324]   --->   Operation 109 'store' 'store_ln324' <Predicate = (trunc_ln1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln324 = br void %arrayidx11.1.exit" [radixfft/core.cpp:324]   --->   Operation 110 'br' 'br_ln324' <Predicate = (trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp, i3 %x_real_V_addr" [radixfft/core.cpp:324]   --->   Operation 111 'store' 'store_ln324' <Predicate = (trunc_ln1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 112 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp_1, i3 %x_imag_V_addr" [radixfft/core.cpp:324]   --->   Operation 112 'store' 'store_ln324' <Predicate = (trunc_ln1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln324 = br void %arrayidx11.1.exit" [radixfft/core.cpp:324]   --->   Operation 113 'br' 'br_ln324' <Predicate = (trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp, i3 %x_real_V_7_addr" [radixfft/core.cpp:324]   --->   Operation 114 'store' 'store_ln324' <Predicate = (trunc_ln1 == 7)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln324 = store i32 %tmp_1, i3 %x_imag_V_7_addr" [radixfft/core.cpp:324]   --->   Operation 115 'store' 'store_ln324' <Predicate = (trunc_ln1 == 7)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln324 = br void %arrayidx11.1.exit" [radixfft/core.cpp:324]   --->   Operation 116 'br' 'br_ln324' <Predicate = (trunc_ln1 == 7)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln322 = store i7 %add_ln322, i7 %i" [radixfft/core.cpp:322]   --->   Operation 117 'store' 'store_ln322' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln322 = br void %for.inc" [radixfft/core.cpp:322]   --->   Operation 118 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_imag_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ x_imag_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ x_imag_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ x_imag_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ x_imag_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ x_imag_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ x_imag_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ x_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ x_real_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ x_real_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ x_real_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ x_real_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ x_real_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ x_real_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ x_real_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ x_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 011]
specmemcore_ln0    (specmemcore      ) [ 000]
specmemcore_ln0    (specmemcore      ) [ 000]
specmemcore_ln0    (specmemcore      ) [ 000]
specmemcore_ln0    (specmemcore      ) [ 000]
specmemcore_ln0    (specmemcore      ) [ 000]
specmemcore_ln0    (specmemcore      ) [ 000]
specmemcore_ln0    (specmemcore      ) [ 000]
specmemcore_ln0    (specmemcore      ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_2                (load             ) [ 000]
icmp_ln322         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln322          (add              ) [ 001]
br_ln322           (br               ) [ 000]
trunc_ln322        (trunc            ) [ 000]
zext_ln324         (zext             ) [ 000]
x_real_V_addr      (getelementptr    ) [ 001]
x_real_V_1_addr    (getelementptr    ) [ 001]
x_real_V_2_addr    (getelementptr    ) [ 001]
x_real_V_3_addr    (getelementptr    ) [ 001]
x_real_V_4_addr    (getelementptr    ) [ 001]
x_real_V_5_addr    (getelementptr    ) [ 001]
x_real_V_6_addr    (getelementptr    ) [ 001]
x_real_V_7_addr    (getelementptr    ) [ 001]
x_imag_V_addr      (getelementptr    ) [ 001]
x_imag_V_1_addr    (getelementptr    ) [ 001]
x_imag_V_2_addr    (getelementptr    ) [ 001]
x_imag_V_3_addr    (getelementptr    ) [ 001]
x_imag_V_4_addr    (getelementptr    ) [ 001]
x_imag_V_5_addr    (getelementptr    ) [ 001]
x_imag_V_6_addr    (getelementptr    ) [ 001]
x_imag_V_7_addr    (getelementptr    ) [ 001]
trunc_ln1          (partselect       ) [ 001]
input_0_addr       (getelementptr    ) [ 001]
input_1_addr       (getelementptr    ) [ 001]
input_2_addr       (getelementptr    ) [ 001]
input_3_addr       (getelementptr    ) [ 001]
input_4_addr       (getelementptr    ) [ 001]
input_5_addr       (getelementptr    ) [ 001]
input_6_addr       (getelementptr    ) [ 001]
input_7_addr       (getelementptr    ) [ 001]
specpipeline_ln323 (specpipeline     ) [ 000]
specloopname_ln322 (specloopname     ) [ 000]
input_0_load       (load             ) [ 000]
trunc_ln324        (trunc            ) [ 000]
input_1_load       (load             ) [ 000]
trunc_ln324_1      (trunc            ) [ 000]
input_2_load       (load             ) [ 000]
trunc_ln324_2      (trunc            ) [ 000]
input_3_load       (load             ) [ 000]
trunc_ln324_3      (trunc            ) [ 000]
input_4_load       (load             ) [ 000]
trunc_ln324_4      (trunc            ) [ 000]
input_5_load       (load             ) [ 000]
trunc_ln324_5      (trunc            ) [ 000]
input_6_load       (load             ) [ 000]
trunc_ln324_6      (trunc            ) [ 000]
input_7_load       (load             ) [ 000]
trunc_ln324_7      (trunc            ) [ 000]
tmp                (mux              ) [ 000]
trunc_ln324_9      (partselect       ) [ 000]
trunc_ln324_s      (partselect       ) [ 000]
trunc_ln324_8      (partselect       ) [ 000]
trunc_ln324_10     (partselect       ) [ 000]
trunc_ln324_11     (partselect       ) [ 000]
trunc_ln324_12     (partselect       ) [ 000]
trunc_ln324_13     (partselect       ) [ 000]
trunc_ln324_14     (partselect       ) [ 000]
tmp_1              (mux              ) [ 000]
switch_ln324       (switch           ) [ 000]
store_ln324        (store            ) [ 000]
store_ln324        (store            ) [ 000]
br_ln324           (br               ) [ 000]
store_ln324        (store            ) [ 000]
store_ln324        (store            ) [ 000]
br_ln324           (br               ) [ 000]
store_ln324        (store            ) [ 000]
store_ln324        (store            ) [ 000]
br_ln324           (br               ) [ 000]
store_ln324        (store            ) [ 000]
store_ln324        (store            ) [ 000]
br_ln324           (br               ) [ 000]
store_ln324        (store            ) [ 000]
store_ln324        (store            ) [ 000]
br_ln324           (br               ) [ 000]
store_ln324        (store            ) [ 000]
store_ln324        (store            ) [ 000]
br_ln324           (br               ) [ 000]
store_ln324        (store            ) [ 000]
store_ln324        (store            ) [ 000]
br_ln324           (br               ) [ 000]
store_ln324        (store            ) [ 000]
store_ln324        (store            ) [ 000]
br_ln324           (br               ) [ 000]
store_ln322        (store            ) [ 000]
br_ln322           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_imag_V_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_V_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_imag_V_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_V_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_imag_V_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_V_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_imag_V_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_V_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_imag_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_V_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_imag_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_V_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_imag_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_V_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_imag_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_real_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_V_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_real_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_V_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_real_V_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_V_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_real_V_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_V_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_real_V_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_V_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_real_V_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_V_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_real_V_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_V_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_real_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="input_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="input_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="input_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="input_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="input_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="input_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="input_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="x_real_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_V_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="x_real_V_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_V_1_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="x_real_V_2_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_V_2_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="x_real_V_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_V_3_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="x_real_V_4_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_V_4_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="x_real_V_5_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="3" slack="0"/>
<pin id="159" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_V_5_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="x_real_V_6_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_V_6_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="x_real_V_7_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_V_7_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="x_imag_V_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_V_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="x_imag_V_1_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_V_1_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="x_imag_V_2_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_V_2_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="x_imag_V_3_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_V_3_addr/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="x_imag_V_4_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_V_4_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="x_imag_V_5_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="3" slack="0"/>
<pin id="215" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_V_5_addr/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="x_imag_V_6_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_V_6_addr/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="x_imag_V_7_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_V_7_addr/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="input_0_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="3" slack="0"/>
<pin id="236" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="input_1_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="3" slack="0"/>
<pin id="249" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="input_2_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="3" slack="0"/>
<pin id="262" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="input_3_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="3" slack="0"/>
<pin id="275" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="input_4_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_4_addr/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_4_load/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="input_5_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="3" slack="0"/>
<pin id="301" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_5_addr/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_5_load/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="input_6_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="3" slack="0"/>
<pin id="314" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_6_addr/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_6_load/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="input_7_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="3" slack="0"/>
<pin id="327" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_7_addr/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_7_load/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln324_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="1"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln324_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="1"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln324_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="1"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln324_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="1"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln324_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="1"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln324_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="1"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln324_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="1"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln324_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="1"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln324_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="1"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln324_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="1"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln324_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="1"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln324_access_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="1"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln324_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="1"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln324_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="1"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln324_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="1"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln324_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="1"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln0_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="7" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="i_2_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="0"/>
<pin id="423" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln322_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="0" index="1" bw="7" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln322/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln322_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln322/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln322_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln322/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln324_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="trunc_ln1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="0"/>
<pin id="470" dir="0" index="1" bw="7" slack="0"/>
<pin id="471" dir="0" index="2" bw="3" slack="0"/>
<pin id="472" dir="0" index="3" bw="4" slack="0"/>
<pin id="473" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln324_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln324_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324_1/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln324_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324_2/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln324_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324_3/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln324_4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324_4/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln324_5_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324_5/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln324_6_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324_6/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln324_7_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324_7/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="0" index="2" bw="32" slack="0"/>
<pin id="514" dir="0" index="3" bw="32" slack="0"/>
<pin id="515" dir="0" index="4" bw="32" slack="0"/>
<pin id="516" dir="0" index="5" bw="32" slack="0"/>
<pin id="517" dir="0" index="6" bw="32" slack="0"/>
<pin id="518" dir="0" index="7" bw="32" slack="0"/>
<pin id="519" dir="0" index="8" bw="32" slack="0"/>
<pin id="520" dir="0" index="9" bw="3" slack="1"/>
<pin id="521" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln324_9_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="64" slack="0"/>
<pin id="542" dir="0" index="2" bw="7" slack="0"/>
<pin id="543" dir="0" index="3" bw="7" slack="0"/>
<pin id="544" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln324_9/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="trunc_ln324_s_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="64" slack="0"/>
<pin id="552" dir="0" index="2" bw="7" slack="0"/>
<pin id="553" dir="0" index="3" bw="7" slack="0"/>
<pin id="554" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln324_s/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="trunc_ln324_8_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="0"/>
<pin id="562" dir="0" index="2" bw="7" slack="0"/>
<pin id="563" dir="0" index="3" bw="7" slack="0"/>
<pin id="564" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln324_8/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln324_10_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="64" slack="0"/>
<pin id="572" dir="0" index="2" bw="7" slack="0"/>
<pin id="573" dir="0" index="3" bw="7" slack="0"/>
<pin id="574" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln324_10/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln324_11_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="0"/>
<pin id="582" dir="0" index="2" bw="7" slack="0"/>
<pin id="583" dir="0" index="3" bw="7" slack="0"/>
<pin id="584" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln324_11/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="trunc_ln324_12_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="0" index="1" bw="64" slack="0"/>
<pin id="592" dir="0" index="2" bw="7" slack="0"/>
<pin id="593" dir="0" index="3" bw="7" slack="0"/>
<pin id="594" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln324_12/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="trunc_ln324_13_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="0"/>
<pin id="602" dir="0" index="2" bw="7" slack="0"/>
<pin id="603" dir="0" index="3" bw="7" slack="0"/>
<pin id="604" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln324_13/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="trunc_ln324_14_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="0" index="1" bw="64" slack="0"/>
<pin id="612" dir="0" index="2" bw="7" slack="0"/>
<pin id="613" dir="0" index="3" bw="7" slack="0"/>
<pin id="614" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln324_14/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="0" index="2" bw="32" slack="0"/>
<pin id="623" dir="0" index="3" bw="32" slack="0"/>
<pin id="624" dir="0" index="4" bw="32" slack="0"/>
<pin id="625" dir="0" index="5" bw="32" slack="0"/>
<pin id="626" dir="0" index="6" bw="32" slack="0"/>
<pin id="627" dir="0" index="7" bw="32" slack="0"/>
<pin id="628" dir="0" index="8" bw="32" slack="0"/>
<pin id="629" dir="0" index="9" bw="3" slack="1"/>
<pin id="630" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="store_ln322_store_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="7" slack="1"/>
<pin id="650" dir="0" index="1" bw="7" slack="1"/>
<pin id="651" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="652" class="1005" name="i_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="0"/>
<pin id="654" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="662" class="1005" name="add_ln322_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="7" slack="1"/>
<pin id="664" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln322 "/>
</bind>
</comp>

<comp id="667" class="1005" name="x_real_V_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="1"/>
<pin id="669" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_real_V_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="x_real_V_1_addr_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="1"/>
<pin id="674" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_real_V_1_addr "/>
</bind>
</comp>

<comp id="677" class="1005" name="x_real_V_2_addr_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="1"/>
<pin id="679" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_real_V_2_addr "/>
</bind>
</comp>

<comp id="682" class="1005" name="x_real_V_3_addr_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="1"/>
<pin id="684" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_real_V_3_addr "/>
</bind>
</comp>

<comp id="687" class="1005" name="x_real_V_4_addr_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="1"/>
<pin id="689" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_real_V_4_addr "/>
</bind>
</comp>

<comp id="692" class="1005" name="x_real_V_5_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="1"/>
<pin id="694" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_real_V_5_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="x_real_V_6_addr_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="3" slack="1"/>
<pin id="699" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_real_V_6_addr "/>
</bind>
</comp>

<comp id="702" class="1005" name="x_real_V_7_addr_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="1"/>
<pin id="704" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_real_V_7_addr "/>
</bind>
</comp>

<comp id="707" class="1005" name="x_imag_V_addr_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="3" slack="1"/>
<pin id="709" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_V_addr "/>
</bind>
</comp>

<comp id="712" class="1005" name="x_imag_V_1_addr_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="3" slack="1"/>
<pin id="714" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_V_1_addr "/>
</bind>
</comp>

<comp id="717" class="1005" name="x_imag_V_2_addr_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="3" slack="1"/>
<pin id="719" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_V_2_addr "/>
</bind>
</comp>

<comp id="722" class="1005" name="x_imag_V_3_addr_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="1"/>
<pin id="724" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_V_3_addr "/>
</bind>
</comp>

<comp id="727" class="1005" name="x_imag_V_4_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="3" slack="1"/>
<pin id="729" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_V_4_addr "/>
</bind>
</comp>

<comp id="732" class="1005" name="x_imag_V_5_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="1"/>
<pin id="734" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_V_5_addr "/>
</bind>
</comp>

<comp id="737" class="1005" name="x_imag_V_6_addr_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="3" slack="1"/>
<pin id="739" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_V_6_addr "/>
</bind>
</comp>

<comp id="742" class="1005" name="x_imag_V_7_addr_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="3" slack="1"/>
<pin id="744" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_V_7_addr "/>
</bind>
</comp>

<comp id="747" class="1005" name="trunc_ln1_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="3" slack="1"/>
<pin id="749" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="753" class="1005" name="input_0_addr_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="3" slack="1"/>
<pin id="755" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="758" class="1005" name="input_1_addr_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="3" slack="1"/>
<pin id="760" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="763" class="1005" name="input_2_addr_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="3" slack="1"/>
<pin id="765" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr "/>
</bind>
</comp>

<comp id="768" class="1005" name="input_3_addr_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="1"/>
<pin id="770" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_3_addr "/>
</bind>
</comp>

<comp id="773" class="1005" name="input_4_addr_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="3" slack="1"/>
<pin id="775" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_4_addr "/>
</bind>
</comp>

<comp id="778" class="1005" name="input_5_addr_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="3" slack="1"/>
<pin id="780" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_5_addr "/>
</bind>
</comp>

<comp id="783" class="1005" name="input_6_addr_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="3" slack="1"/>
<pin id="785" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_6_addr "/>
</bind>
</comp>

<comp id="788" class="1005" name="input_7_addr_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="3" slack="1"/>
<pin id="790" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_7_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="48" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="78" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="78" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="78" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="78" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="78" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="78" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="78" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="78" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="78" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="78" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="78" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="78" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="78" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="4" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="78" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="78" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="78" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="78" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="78" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="78" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="78" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="78" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="78" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="78" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="78" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="323" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="428"><net_src comp="421" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="421" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="76" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="421" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="447"><net_src comp="440" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="449"><net_src comp="440" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="451"><net_src comp="440" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="452"><net_src comp="440" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="453"><net_src comp="440" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="454"><net_src comp="440" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="455"><net_src comp="440" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="456"><net_src comp="440" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="457"><net_src comp="440" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="458"><net_src comp="440" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="459"><net_src comp="440" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="460"><net_src comp="440" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="461"><net_src comp="440" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="462"><net_src comp="440" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="463"><net_src comp="440" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="464"><net_src comp="440" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="465"><net_src comp="440" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="466"><net_src comp="440" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="467"><net_src comp="440" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="474"><net_src comp="80" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="421" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="82" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="84" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="481"><net_src comp="239" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="252" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="265" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="278" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="291" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="304" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="317" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="330" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="522"><net_src comp="94" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="523"><net_src comp="478" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="524"><net_src comp="482" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="525"><net_src comp="486" pin="1"/><net_sink comp="510" pin=3"/></net>

<net id="526"><net_src comp="490" pin="1"/><net_sink comp="510" pin=4"/></net>

<net id="527"><net_src comp="494" pin="1"/><net_sink comp="510" pin=5"/></net>

<net id="528"><net_src comp="498" pin="1"/><net_sink comp="510" pin=6"/></net>

<net id="529"><net_src comp="502" pin="1"/><net_sink comp="510" pin=7"/></net>

<net id="530"><net_src comp="506" pin="1"/><net_sink comp="510" pin=8"/></net>

<net id="531"><net_src comp="510" pin="10"/><net_sink comp="336" pin=1"/></net>

<net id="532"><net_src comp="510" pin="10"/><net_sink comp="346" pin=1"/></net>

<net id="533"><net_src comp="510" pin="10"/><net_sink comp="356" pin=1"/></net>

<net id="534"><net_src comp="510" pin="10"/><net_sink comp="366" pin=1"/></net>

<net id="535"><net_src comp="510" pin="10"/><net_sink comp="376" pin=1"/></net>

<net id="536"><net_src comp="510" pin="10"/><net_sink comp="386" pin=1"/></net>

<net id="537"><net_src comp="510" pin="10"/><net_sink comp="396" pin=1"/></net>

<net id="538"><net_src comp="510" pin="10"/><net_sink comp="406" pin=1"/></net>

<net id="545"><net_src comp="96" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="239" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="98" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="100" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="555"><net_src comp="96" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="252" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="98" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="558"><net_src comp="100" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="565"><net_src comp="96" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="265" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="98" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="100" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="575"><net_src comp="96" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="278" pin="3"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="98" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="578"><net_src comp="100" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="585"><net_src comp="96" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="291" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="587"><net_src comp="98" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="588"><net_src comp="100" pin="0"/><net_sink comp="579" pin=3"/></net>

<net id="595"><net_src comp="96" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="304" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="597"><net_src comp="98" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="598"><net_src comp="100" pin="0"/><net_sink comp="589" pin=3"/></net>

<net id="605"><net_src comp="96" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="317" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="98" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="608"><net_src comp="100" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="615"><net_src comp="96" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="330" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="98" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="618"><net_src comp="100" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="631"><net_src comp="94" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="632"><net_src comp="539" pin="4"/><net_sink comp="619" pin=1"/></net>

<net id="633"><net_src comp="549" pin="4"/><net_sink comp="619" pin=2"/></net>

<net id="634"><net_src comp="559" pin="4"/><net_sink comp="619" pin=3"/></net>

<net id="635"><net_src comp="569" pin="4"/><net_sink comp="619" pin=4"/></net>

<net id="636"><net_src comp="579" pin="4"/><net_sink comp="619" pin=5"/></net>

<net id="637"><net_src comp="589" pin="4"/><net_sink comp="619" pin=6"/></net>

<net id="638"><net_src comp="599" pin="4"/><net_sink comp="619" pin=7"/></net>

<net id="639"><net_src comp="609" pin="4"/><net_sink comp="619" pin=8"/></net>

<net id="640"><net_src comp="619" pin="10"/><net_sink comp="341" pin=1"/></net>

<net id="641"><net_src comp="619" pin="10"/><net_sink comp="351" pin=1"/></net>

<net id="642"><net_src comp="619" pin="10"/><net_sink comp="361" pin=1"/></net>

<net id="643"><net_src comp="619" pin="10"/><net_sink comp="371" pin=1"/></net>

<net id="644"><net_src comp="619" pin="10"/><net_sink comp="381" pin=1"/></net>

<net id="645"><net_src comp="619" pin="10"/><net_sink comp="391" pin=1"/></net>

<net id="646"><net_src comp="619" pin="10"/><net_sink comp="401" pin=1"/></net>

<net id="647"><net_src comp="619" pin="10"/><net_sink comp="411" pin=1"/></net>

<net id="655"><net_src comp="116" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="665"><net_src comp="430" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="670"><net_src comp="120" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="675"><net_src comp="127" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="680"><net_src comp="134" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="685"><net_src comp="141" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="690"><net_src comp="148" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="695"><net_src comp="155" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="700"><net_src comp="162" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="705"><net_src comp="169" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="710"><net_src comp="176" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="715"><net_src comp="183" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="720"><net_src comp="190" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="725"><net_src comp="197" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="730"><net_src comp="204" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="735"><net_src comp="211" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="740"><net_src comp="218" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="745"><net_src comp="225" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="750"><net_src comp="468" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="510" pin=9"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="619" pin=9"/></net>

<net id="756"><net_src comp="232" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="761"><net_src comp="245" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="766"><net_src comp="258" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="771"><net_src comp="271" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="776"><net_src comp="284" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="781"><net_src comp="297" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="786"><net_src comp="310" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="791"><net_src comp="323" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="330" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_imag_V_7 | {2 }
	Port: x_imag_V_6 | {2 }
	Port: x_imag_V_5 | {2 }
	Port: x_imag_V_4 | {2 }
	Port: x_imag_V_3 | {2 }
	Port: x_imag_V_2 | {2 }
	Port: x_imag_V_1 | {2 }
	Port: x_imag_V | {2 }
	Port: x_real_V_7 | {2 }
	Port: x_real_V_6 | {2 }
	Port: x_real_V_5 | {2 }
	Port: x_real_V_4 | {2 }
	Port: x_real_V_3 | {2 }
	Port: x_real_V_2 | {2 }
	Port: x_real_V_1 | {2 }
	Port: x_real_V | {2 }
	Port: input_0 | {}
	Port: input_1 | {}
	Port: input_2 | {}
	Port: input_3 | {}
	Port: input_4 | {}
	Port: input_5 | {}
	Port: input_6 | {}
	Port: input_7 | {}
 - Input state : 
	Port: sr_fft_Pipeline_VITIS_LOOP_322_1 : input_0 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_322_1 : input_1 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_322_1 : input_2 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_322_1 : input_3 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_322_1 : input_4 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_322_1 : input_5 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_322_1 : input_6 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_322_1 : input_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln322 : 2
		add_ln322 : 2
		br_ln322 : 3
		trunc_ln322 : 2
		zext_ln324 : 3
		x_real_V_addr : 4
		x_real_V_1_addr : 4
		x_real_V_2_addr : 4
		x_real_V_3_addr : 4
		x_real_V_4_addr : 4
		x_real_V_5_addr : 4
		x_real_V_6_addr : 4
		x_real_V_7_addr : 4
		x_imag_V_addr : 4
		x_imag_V_1_addr : 4
		x_imag_V_2_addr : 4
		x_imag_V_3_addr : 4
		x_imag_V_4_addr : 4
		x_imag_V_5_addr : 4
		x_imag_V_6_addr : 4
		x_imag_V_7_addr : 4
		trunc_ln1 : 2
		input_0_addr : 4
		input_0_load : 5
		input_1_addr : 4
		input_1_load : 5
		input_2_addr : 4
		input_2_load : 5
		input_3_addr : 4
		input_3_load : 5
		input_4_addr : 4
		input_4_load : 5
		input_5_addr : 4
		input_5_load : 5
		input_6_addr : 4
		input_6_load : 5
		input_7_addr : 4
		input_7_load : 5
	State 2
		trunc_ln324 : 1
		trunc_ln324_1 : 1
		trunc_ln324_2 : 1
		trunc_ln324_3 : 1
		trunc_ln324_4 : 1
		trunc_ln324_5 : 1
		trunc_ln324_6 : 1
		trunc_ln324_7 : 1
		tmp : 2
		trunc_ln324_9 : 1
		trunc_ln324_s : 1
		trunc_ln324_8 : 1
		trunc_ln324_10 : 1
		trunc_ln324_11 : 1
		trunc_ln324_12 : 1
		trunc_ln324_13 : 1
		trunc_ln324_14 : 1
		tmp_1 : 2
		store_ln324 : 3
		store_ln324 : 3
		store_ln324 : 3
		store_ln324 : 3
		store_ln324 : 3
		store_ln324 : 3
		store_ln324 : 3
		store_ln324 : 3
		store_ln324 : 3
		store_ln324 : 3
		store_ln324 : 3
		store_ln324 : 3
		store_ln324 : 3
		store_ln324 : 3
		store_ln324 : 3
		store_ln324 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    mux   |       tmp_fu_510      |    0    |    42   |
|          |      tmp_1_fu_619     |    0    |    42   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln322_fu_430   |    0    |    14   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln322_fu_424   |    0    |    10   |
|----------|-----------------------|---------|---------|
|          |   trunc_ln322_fu_436  |    0    |    0    |
|          |   trunc_ln324_fu_478  |    0    |    0    |
|          |  trunc_ln324_1_fu_482 |    0    |    0    |
|          |  trunc_ln324_2_fu_486 |    0    |    0    |
|   trunc  |  trunc_ln324_3_fu_490 |    0    |    0    |
|          |  trunc_ln324_4_fu_494 |    0    |    0    |
|          |  trunc_ln324_5_fu_498 |    0    |    0    |
|          |  trunc_ln324_6_fu_502 |    0    |    0    |
|          |  trunc_ln324_7_fu_506 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln324_fu_440   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    trunc_ln1_fu_468   |    0    |    0    |
|          |  trunc_ln324_9_fu_539 |    0    |    0    |
|          |  trunc_ln324_s_fu_549 |    0    |    0    |
|          |  trunc_ln324_8_fu_559 |    0    |    0    |
|partselect| trunc_ln324_10_fu_569 |    0    |    0    |
|          | trunc_ln324_11_fu_579 |    0    |    0    |
|          | trunc_ln324_12_fu_589 |    0    |    0    |
|          | trunc_ln324_13_fu_599 |    0    |    0    |
|          | trunc_ln324_14_fu_609 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   108   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln322_reg_662   |    7   |
|       i_reg_652       |    7   |
|  input_0_addr_reg_753 |    3   |
|  input_1_addr_reg_758 |    3   |
|  input_2_addr_reg_763 |    3   |
|  input_3_addr_reg_768 |    3   |
|  input_4_addr_reg_773 |    3   |
|  input_5_addr_reg_778 |    3   |
|  input_6_addr_reg_783 |    3   |
|  input_7_addr_reg_788 |    3   |
|   trunc_ln1_reg_747   |    3   |
|x_imag_V_1_addr_reg_712|    3   |
|x_imag_V_2_addr_reg_717|    3   |
|x_imag_V_3_addr_reg_722|    3   |
|x_imag_V_4_addr_reg_727|    3   |
|x_imag_V_5_addr_reg_732|    3   |
|x_imag_V_6_addr_reg_737|    3   |
|x_imag_V_7_addr_reg_742|    3   |
| x_imag_V_addr_reg_707 |    3   |
|x_real_V_1_addr_reg_672|    3   |
|x_real_V_2_addr_reg_677|    3   |
|x_real_V_3_addr_reg_682|    3   |
|x_real_V_4_addr_reg_687|    3   |
|x_real_V_5_addr_reg_692|    3   |
|x_real_V_6_addr_reg_697|    3   |
|x_real_V_7_addr_reg_702|    3   |
| x_real_V_addr_reg_667 |    3   |
+-----------------------+--------+
|         Total         |   89   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_239 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_252 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_265 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_278 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_291 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_304 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_317 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_330 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   108  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   89   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   89   |   180  |
+-----------+--------+--------+--------+
