{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 19 12:53:26 2011 " "Info: Processing started: Sun Jun 19 12:53:26 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw\[3\] ledg\[0\] 8.364 ns Longest " "Info: Longest tpd from source pin \"sw\[3\]\" to destination pin \"ledg\[0\]\" is 8.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sw\[3\] 1 PIN PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; PIN Node = 'sw\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[3] } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/User/Documents/1B/Digital Circuits Notes/Labs/Lab3/Lab3.bdf" { { 16 96 264 32 "sw\[0\]" "" } { 32 96 264 48 "sw\[1\]" "" } { 104 96 264 120 "sw\[2\]" "" } { 120 96 264 136 "sw\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.070 ns) + CELL(0.420 ns) 3.489 ns inst1 2 COMB LCCOMB_X64_Y19_N24 1 " "Info: 2: + IC(2.070 ns) + CELL(0.420 ns) = 3.489 ns; Loc. = LCCOMB_X64_Y19_N24; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { sw[3] inst1 } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/User/Documents/1B/Digital Circuits Notes/Labs/Lab3/Lab3.bdf" { { 192 568 632 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(2.808 ns) 8.364 ns ledg\[0\] 3 PIN PIN_AE22 0 " "Info: 3: + IC(2.067 ns) + CELL(2.808 ns) = 8.364 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'ledg\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.875 ns" { inst1 ledg[0] } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/User/Documents/1B/Digital Circuits Notes/Labs/Lab3/Lab3.bdf" { { 208 632 808 224 "ledg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.227 ns ( 50.54 % ) " "Info: Total cell delay = 4.227 ns ( 50.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.137 ns ( 49.46 % ) " "Info: Total interconnect delay = 4.137 ns ( 49.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.364 ns" { sw[3] inst1 ledg[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.364 ns" { sw[3] {} sw[3]~combout {} inst1 {} ledg[0] {} } { 0.000ns 0.000ns 2.070ns 2.067ns } { 0.000ns 0.999ns 0.420ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 19 12:53:27 2011 " "Info: Processing ended: Sun Jun 19 12:53:27 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
