# VLSI-Final-Project
Design of a 32-bit adder that consists of 2 stage pipeline CSA where each stage is made with a 16-bit Carry Select Adder that uses 4-bit CLAs and MUXs
