{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 16 11:54:05 2012 " "Info: Processing started: Thu Aug 16 11:54:05 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tts_bdf -c tts_bdf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tts_bdf -c tts_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 344 168 336 360 "clk_in" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register tts:inst\|sw_st\[0\] register tts:inst\|sw_st\[6\] 223.71 MHz 4.47 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 223.71 MHz between source register \"tts:inst\|sw_st\[0\]\" and destination register \"tts:inst\|sw_st\[6\]\" (period= 4.47 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.761 ns + Longest register register " "Info: + Longest register to register delay is 3.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tts:inst\|sw_st\[0\] 1 REG LC_X9_Y7_N8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N8; Fanout = 6; REG Node = 'tts:inst\|sw_st\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tts:inst|sw_st[0] } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.978 ns) 1.887 ns tts:inst\|sw_st\[1\]~11 2 COMB LC_X9_Y7_N1 2 " "Info: 2: + IC(0.909 ns) + CELL(0.978 ns) = 1.887 ns; Loc. = LC_X9_Y7_N1; Fanout = 2; COMB Node = 'tts:inst\|sw_st\[1\]~11'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { tts:inst|sw_st[0] tts:inst|sw_st[1]~11 } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.010 ns tts:inst\|sw_st\[2\]~9 3 COMB LC_X9_Y7_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.010 ns; Loc. = LC_X9_Y7_N2; Fanout = 2; COMB Node = 'tts:inst\|sw_st\[2\]~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { tts:inst|sw_st[1]~11 tts:inst|sw_st[2]~9 } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.133 ns tts:inst\|sw_st\[3\]~7 4 COMB LC_X9_Y7_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.133 ns; Loc. = LC_X9_Y7_N3; Fanout = 2; COMB Node = 'tts:inst\|sw_st\[3\]~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { tts:inst|sw_st[2]~9 tts:inst|sw_st[3]~7 } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 2.394 ns tts:inst\|sw_st\[4\]~5 5 COMB LC_X9_Y7_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 2.394 ns; Loc. = LC_X9_Y7_N4; Fanout = 2; COMB Node = 'tts:inst\|sw_st\[4\]~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { tts:inst|sw_st[3]~7 tts:inst|sw_st[4]~5 } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.367 ns) 3.761 ns tts:inst\|sw_st\[6\] 6 REG LC_X9_Y7_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(1.367 ns) = 3.761 ns; Loc. = LC_X9_Y7_N6; Fanout = 2; REG Node = 'tts:inst\|sw_st\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { tts:inst|sw_st[4]~5 tts:inst|sw_st[6] } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.852 ns ( 75.83 % ) " "Info: Total cell delay = 2.852 ns ( 75.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 24.17 % ) " "Info: Total interconnect delay = 0.909 ns ( 24.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { tts:inst|sw_st[0] tts:inst|sw_st[1]~11 tts:inst|sw_st[2]~9 tts:inst|sw_st[3]~7 tts:inst|sw_st[4]~5 tts:inst|sw_st[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.761 ns" { tts:inst|sw_st[0] {} tts:inst|sw_st[1]~11 {} tts:inst|sw_st[2]~9 {} tts:inst|sw_st[3]~7 {} tts:inst|sw_st[4]~5 {} tts:inst|sw_st[6] {} } { 0.000ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 344 168 336 360 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns tts:inst\|sw_st\[6\] 2 REG LC_X9_Y7_N6 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y7_N6; Fanout = 2; REG Node = 'tts:inst\|sw_st\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in tts:inst|sw_st[6] } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 344 168 336 360 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns tts:inst\|sw_st\[0\] 2 REG LC_X9_Y7_N8 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y7_N8; Fanout = 6; REG Node = 'tts:inst\|sw_st\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in tts:inst|sw_st[0] } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { tts:inst|sw_st[0] tts:inst|sw_st[1]~11 tts:inst|sw_st[2]~9 tts:inst|sw_st[3]~7 tts:inst|sw_st[4]~5 tts:inst|sw_st[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.761 ns" { tts:inst|sw_st[0] {} tts:inst|sw_st[1]~11 {} tts:inst|sw_st[2]~9 {} tts:inst|sw_st[3]~7 {} tts:inst|sw_st[4]~5 {} tts:inst|sw_st[6] {} } { 0.000ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dc_out\[1\] tts:inst\|sw_st\[1\] 13.376 ns register " "Info: tco from clock \"clk_in\" to destination pin \"dc_out\[1\]\" through register \"tts:inst\|sw_st\[1\]\" is 13.376 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 344 168 336 360 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns tts:inst\|sw_st\[1\] 2 REG LC_X9_Y7_N1 5 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y7_N1; Fanout = 5; REG Node = 'tts:inst\|sw_st\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in tts:inst|sw_st[1] } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.181 ns + Longest register pin " "Info: + Longest register to pin delay is 9.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tts:inst\|sw_st\[1\] 1 REG LC_X9_Y7_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N1; Fanout = 5; REG Node = 'tts:inst\|sw_st\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tts:inst|sw_st[1] } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.978 ns) 2.275 ns tts:inst\|LessThan0~27 2 COMB LC_X8_Y7_N2 1 " "Info: 2: + IC(1.297 ns) + CELL(0.978 ns) = 2.275 ns; Loc. = LC_X8_Y7_N2; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~27'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { tts:inst|sw_st[1] tts:inst|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.398 ns tts:inst\|LessThan0~22 3 COMB LC_X8_Y7_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.398 ns; Loc. = LC_X8_Y7_N3; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~22'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { tts:inst|LessThan0~27 tts:inst|LessThan0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 2.659 ns tts:inst\|LessThan0~17 4 COMB LC_X8_Y7_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.261 ns) = 2.659 ns; Loc. = LC_X8_Y7_N4; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~17'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { tts:inst|LessThan0~22 tts:inst|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 3.634 ns tts:inst\|LessThan0~0 5 COMB LC_X8_Y7_N7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.975 ns) = 3.634 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'tts:inst\|LessThan0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { tts:inst|LessThan0~17 tts:inst|LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.511 ns) 4.902 ns tts:inst\|dc_out\[1\]~0 6 COMB LC_X8_Y7_N9 1 " "Info: 6: + IC(0.757 ns) + CELL(0.511 ns) = 4.902 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'tts:inst\|dc_out\[1\]~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { tts:inst|LessThan0~0 tts:inst|dc_out[1]~0 } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(2.322 ns) 9.181 ns dc_out\[1\] 7 PIN PIN_55 0 " "Info: 7: + IC(1.957 ns) + CELL(2.322 ns) = 9.181 ns; Loc. = PIN_55; Fanout = 0; PIN Node = 'dc_out\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.279 ns" { tts:inst|dc_out[1]~0 dc_out[1] } "NODE_NAME" } } { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 312 656 832 328 "dc_out\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.170 ns ( 56.31 % ) " "Info: Total cell delay = 5.170 ns ( 56.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.011 ns ( 43.69 % ) " "Info: Total interconnect delay = 4.011 ns ( 43.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.181 ns" { tts:inst|sw_st[1] tts:inst|LessThan0~27 tts:inst|LessThan0~22 tts:inst|LessThan0~17 tts:inst|LessThan0~0 tts:inst|dc_out[1]~0 dc_out[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.181 ns" { tts:inst|sw_st[1] {} tts:inst|LessThan0~27 {} tts:inst|LessThan0~22 {} tts:inst|LessThan0~17 {} tts:inst|LessThan0~0 {} tts:inst|dc_out[1]~0 {} dc_out[1] {} } { 0.000ns 1.297ns 0.000ns 0.000ns 0.000ns 0.757ns 1.957ns } { 0.000ns 0.978ns 0.123ns 0.261ns 0.975ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.181 ns" { tts:inst|sw_st[1] tts:inst|LessThan0~27 tts:inst|LessThan0~22 tts:inst|LessThan0~17 tts:inst|LessThan0~0 tts:inst|dc_out[1]~0 dc_out[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.181 ns" { tts:inst|sw_st[1] {} tts:inst|LessThan0~27 {} tts:inst|LessThan0~22 {} tts:inst|LessThan0~17 {} tts:inst|LessThan0~0 {} tts:inst|dc_out[1]~0 {} dc_out[1] {} } { 0.000ns 1.297ns 0.000ns 0.000ns 0.000ns 0.757ns 1.957ns } { 0.000ns 0.978ns 0.123ns 0.261ns 0.975ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw_in\[0\] dc_out\[1\] 11.891 ns Longest " "Info: Longest tpd from source pin \"sw_in\[0\]\" to destination pin \"dc_out\[1\]\" is 11.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw_in\[0\] 1 PIN PIN_122 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_122; Fanout = 2; PIN Node = 'sw_in\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_in[0] } "NODE_NAME" } } { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 472 136 304 488 "sw_in\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.752 ns) + CELL(0.978 ns) 4.862 ns tts:inst\|LessThan0~32 2 COMB LC_X8_Y7_N1 1 " "Info: 2: + IC(2.752 ns) + CELL(0.978 ns) = 4.862 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~32'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.730 ns" { sw_in[0] tts:inst|LessThan0~32 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.985 ns tts:inst\|LessThan0~27 3 COMB LC_X8_Y7_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 4.985 ns; Loc. = LC_X8_Y7_N2; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~27'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { tts:inst|LessThan0~32 tts:inst|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.108 ns tts:inst\|LessThan0~22 4 COMB LC_X8_Y7_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 5.108 ns; Loc. = LC_X8_Y7_N3; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~22'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { tts:inst|LessThan0~27 tts:inst|LessThan0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 5.369 ns tts:inst\|LessThan0~17 5 COMB LC_X8_Y7_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 5.369 ns; Loc. = LC_X8_Y7_N4; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~17'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { tts:inst|LessThan0~22 tts:inst|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 6.344 ns tts:inst\|LessThan0~0 6 COMB LC_X8_Y7_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.975 ns) = 6.344 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'tts:inst\|LessThan0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { tts:inst|LessThan0~17 tts:inst|LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.511 ns) 7.612 ns tts:inst\|dc_out\[1\]~0 7 COMB LC_X8_Y7_N9 1 " "Info: 7: + IC(0.757 ns) + CELL(0.511 ns) = 7.612 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'tts:inst\|dc_out\[1\]~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { tts:inst|LessThan0~0 tts:inst|dc_out[1]~0 } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(2.322 ns) 11.891 ns dc_out\[1\] 8 PIN PIN_55 0 " "Info: 8: + IC(1.957 ns) + CELL(2.322 ns) = 11.891 ns; Loc. = PIN_55; Fanout = 0; PIN Node = 'dc_out\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.279 ns" { tts:inst|dc_out[1]~0 dc_out[1] } "NODE_NAME" } } { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 312 656 832 328 "dc_out\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.425 ns ( 54.03 % ) " "Info: Total cell delay = 6.425 ns ( 54.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.466 ns ( 45.97 % ) " "Info: Total interconnect delay = 5.466 ns ( 45.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.891 ns" { sw_in[0] tts:inst|LessThan0~32 tts:inst|LessThan0~27 tts:inst|LessThan0~22 tts:inst|LessThan0~17 tts:inst|LessThan0~0 tts:inst|dc_out[1]~0 dc_out[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.891 ns" { sw_in[0] {} sw_in[0]~combout {} tts:inst|LessThan0~32 {} tts:inst|LessThan0~27 {} tts:inst|LessThan0~22 {} tts:inst|LessThan0~17 {} tts:inst|LessThan0~0 {} tts:inst|dc_out[1]~0 {} dc_out[1] {} } { 0.000ns 0.000ns 2.752ns 0.000ns 0.000ns 0.000ns 0.000ns 0.757ns 1.957ns } { 0.000ns 1.132ns 0.978ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 16 11:54:05 2012 " "Info: Processing ended: Thu Aug 16 11:54:05 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
