U_0_000.CD_in_reg	U_0_000.RegOut
xoff_cpu	CD_out
U_0_022.CA_reg	U_0_022.RegOut
U_0_026.CCSB	U_0_026.RegOut
U_0_003.CWR_pulse	U_0_003.RegOut
U_0_014.Reset	U_0_014.RegOut
U_0_023.CWR_pulse	U_0_023.RegOut
U_0_016.CA_reg	U_0_016.RegOut
U_0_025.CA_reg_set	U_0_025.RegOut
U_0_033.Reset	U_0_033.RegOut
U_0_019.CD_in_reg	U_0_019.RegOut
U_0_029.RegInit	U_0_029.RegOut
U_0_019.Reset	U_0_019.RegOut
U_0_002.CD_in_reg	U_0_002.RegOut
RX_APPEND_CRC	CD_out
U_0_026.RegOut	RX_MAX_LENGTH
U_0_024.CWR_pulse	U_0_024.RegOut
U_0_014.RegInit	U_0_014.RegOut
U_0_008.CWR_pulse	U_0_008.RegOut
U_0_011.Reset	U_0_011.RegOut
MAC_tx_add_en	CD_out
U_0_007.CA_reg	U_0_007.RegOut
U_0_024.CD_in_reg	U_0_024.RegOut
U_0_003.CD_in_reg	U_0_003.RegOut
U_0_003.CA_reg	U_0_003.RegOut
CD_in	U_0_000.CD_in_reg
CD_in	U_0_021.CD_in_reg
CD_in	U_0_016.CD_in_reg
CD_in	U_0_018.CD_in_reg
CD_in	U_0_026.CD_in_reg
CD_in	U_0_027.CD_in_reg
CD_in	U_0_019.CD_in_reg
CD_in	U_0_002.CD_in_reg
CD_in	U_0_014.CD_in_reg
CD_in	U_0_009.CD_in_reg
CD_in	U_0_033.CD_in_reg
CD_in	U_0_024.CD_in_reg
CD_in	U_0_004.CD_in_reg
CD_in	U_0_028.CD_in_reg
CD_in	U_0_005.CD_in_reg
CD_in	U_0_029.CD_in_reg
CD_in	U_0_010.CD_in_reg
CD_in	U_0_006.CD_in_reg
CD_in	U_0_017.CD_in_reg
CD_in	U_0_001.CD_in_reg
CD_in	U_0_022.CD_in_reg
CD_in	U_0_034.CD_in_reg
CD_in	U_0_015.CD_in_reg
CD_in	U_0_025.CD_in_reg
CD_in	U_0_003.CD_in_reg
CD_in	U_0_020.CD_in_reg
CD_in	U_0_013.CD_in_reg
CD_in	U_0_012.CD_in_reg
CD_in	U_0_023.CD_in_reg
CD_in	U_0_007.CD_in_reg
CD_in	U_0_008.CD_in_reg
CD_in	U_0_011.CD_in_reg
U_0_034.Reset	U_0_034.RegOut
U_0_016.CCSB	U_0_016.RegOut
U_0_029.CA_reg_set	U_0_029.RegOut
U_0_004.CA_reg_set	U_0_004.RegOut
U_0_023.CA_reg_set	U_0_023.RegOut
U_0_013.Reset	U_0_013.RegOut
tx_pause_en	CD_out
U_0_034.CA_reg	U_0_034.RegOut
U_0_015.CWR_pulse	U_0_015.RegOut
U_0_007.RegInit	U_0_007.RegOut
CRC_chk_en	CD_out
U_0_033.RegInit	U_0_033.RegOut
broadcast_bucket_interval	CD_out
U_0_014.CA_reg_set	U_0_014.RegOut
U_0_011.RegInit	U_0_011.RegOut
U_0_005.CCSB	U_0_005.RegOut
U_0_029.RegOut	CPU_rd_apply
WRB	U_0_016.CWR_pulse
WRB	U_0_029.CWR_pulse
WRB	U_0_023.CWR_pulse
WRB	U_0_005.CWR_pulse
WRB	CD_out
WRB	U_0_014.CWR_pulse
WRB	U_0_034.CWR_pulse
WRB	U_0_024.CWR_pulse
WRB	U_0_018.CWR_pulse
WRB	U_0_008.CWR_pulse
WRB	U_0_009.CWR_pulse
WRB	U_0_033.CWR_pulse
WRB	U_0_004.CWR_pulse
WRB	U_0_010.CWR_pulse
WRB	U_0_017.CWR_pulse
WRB	U_0_028.CWR_pulse
WRB	U_0_019.CWR_pulse
WRB	U_0_011.CWR_pulse
WRB	U_0_015.CWR_pulse
WRB	U_0_001.CWR_pulse
WRB	U_0_025.CWR_pulse
WRB	U_0_022.CWR_pulse
WRB	U_0_012.CWR_pulse
WRB	U_0_003.CWR_pulse
WRB	U_0_027.CWR_pulse
WRB	U_0_020.CWR_pulse
WRB	U_0_021.CWR_pulse
WRB	U_0_013.CWR_pulse
WRB	U_0_007.CWR_pulse
WRB	U_0_000.CWR_pulse
WRB	U_0_026.CWR_pulse
WRB	U_0_006.CWR_pulse
WRB	U_0_002.CWR_pulse
U_0_000.RegOut	Tx_Hwmark
MAC_rx_add_prom_data	CD_out
U_0_013.RegOut	xon_cpu
U_0_025.Reset	U_0_025.RegOut
U_0_026.CD_in_reg	U_0_026.RegOut
U_0_000.RegInit	U_0_000.RegOut
U_0_007.Reset	U_0_007.RegOut
U_0_034.CD_in_reg	U_0_034.RegOut
U_0_012.CA_reg_set	U_0_012.RegOut
U_0_012.CD_in_reg	U_0_012.RegOut
U_0_021.CA_reg_set	U_0_021.RegOut
U_0_024.Reset	U_0_024.RegOut
U_0_007.CA_reg_set	U_0_007.RegOut
U_0_027.CWR_pulse	U_0_027.RegOut
Tx_Lwmark	CD_out
U_0_006.CD_in_reg	U_0_006.RegOut
U_0_001.Reset	U_0_001.RegOut
U_0_021.RegInit	U_0_021.RegOut
CPU_rd_addr	CD_out
U_0_010.CA_reg	U_0_010.RegOut
U_0_027.CD_in_reg	U_0_027.RegOut
CPU_rd_dout	CD_out
U_0_028.CA_reg	U_0_028.RegOut
U_0_033.CA_reg	U_0_033.RegOut
RX_MIN_LENGTH	CD_out
U_0_006.CWR_pulse	U_0_006.RegOut
U_0_021.CCSB	U_0_021.RegOut
U_0_028.CWR_pulse	U_0_028.RegOut
U_0_002.Reset	U_0_002.RegOut
U_0_002.CA_reg	U_0_002.RegOut
U_0_025.RegInit	U_0_025.RegOut
U_0_002.CCSB	U_0_002.RegOut
U_0_012.CCSB	U_0_012.RegOut
U_0_019.RegOut	broadcast_bucket_depth
RX_IFG_SET	CD_out
U_0_017.RegOut	MAC_rx_add_prom_wr
U_0_018.CD_in_reg	U_0_018.RegOut
U_0_013.CA_reg	U_0_013.RegOut
U_0_008.CA_reg_set	U_0_008.RegOut
U_0_017.RegInit	U_0_017.RegOut
U_0_009.RegOut	MAC_tx_add_prom_add
U_0_013.CA_reg_set	U_0_013.RegOut
U_0_005.RegInit	U_0_005.RegOut
U_0_014.CWR_pulse	U_0_014.RegOut
U_0_013.RegInit	U_0_013.RegOut
U_0_034.CWR_pulse	U_0_034.RegOut
U_0_011.RegOut	tx_pause_en
Tx_Hwmark	CD_out
U_0_020.CA_reg_set	U_0_020.RegOut
U_0_004.CWR_pulse	U_0_004.RegOut
U_0_015.CA_reg_set	U_0_015.RegOut
U_0_018.CWR_pulse	U_0_018.RegOut
U_0_004.CD_in_reg	U_0_004.RegOut
broadcast_bucket_depth	CD_out
U_0_025.CCSB	U_0_025.RegOut
U_0_015.CCSB	U_0_015.RegOut
U_0_009.CA_reg_set	U_0_009.RegOut
U_0_012.RegOut	xoff_cpu
U_0_024.CA_reg	U_0_024.RegOut
U_0_009.CD_in_reg	U_0_009.RegOut
U_0_005.CWR_pulse	U_0_005.RegOut
U_0_012.Reset	U_0_012.RegOut
Line_loop_en	CD_out
U_0_033.CWR_pulse	U_0_033.RegOut
U_0_019.CCSB	U_0_019.RegOut
Reset	U_0_014.Reset
Reset	U_0_010.Reset
Reset	U_0_033.Reset
Reset	CD_out
Reset	U_0_018.Reset
Reset	U_0_017.Reset
Reset	U_0_011.Reset
Reset	U_0_016.Reset
Reset	U_0_008.Reset
Reset	U_0_021.Reset
Reset	U_0_019.Reset
Reset	U_0_034.Reset
Reset	U_0_013.Reset
Reset	U_0_012.Reset
Reset	U_0_023.Reset
Reset	U_0_015.Reset
Reset	U_0_009.Reset
Reset	U_0_025.Reset
Reset	U_0_003.Reset
Reset	U_0_007.Reset
Reset	U_0_020.Reset
Reset	U_0_022.Reset
Reset	U_0_024.Reset
Reset	U_0_000.Reset
Reset	U_0_006.Reset
Reset	U_0_001.Reset
Reset	U_0_026.Reset
Reset	U_0_028.Reset
Reset	U_0_027.Reset
Reset	U_0_004.Reset
Reset	U_0_005.Reset
Reset	U_0_002.Reset
Reset	U_0_029.Reset
U_0_011.CD_in_reg	U_0_011.RegOut
U_0_005.CA_reg	U_0_005.RegOut
U_0_025.CWR_pulse	U_0_025.RegOut
U_0_024.CCSB	U_0_024.RegOut
U_0_034.CCSB	U_0_034.RegOut
U_0_022.CD_in_reg	U_0_022.RegOut
U_0_010.RegOut	MAC_tx_add_prom_wr
U_0_001.CA_reg	U_0_001.RegOut
U_0_012.CWR_pulse	U_0_012.RegOut
CPU_rd_apply	CD_out
U_0_022.Reset	U_0_022.RegOut
U_0_013.CCSB	U_0_013.RegOut
U_0_010.CWR_pulse	U_0_010.RegOut
U_0_002.RegInit	U_0_002.RegOut
CSB	U_0_017.CCSB
CSB	U_0_027.CCSB
CSB	U_0_014.CCSB
CSB	CD_out
CSB	U_0_004.CCSB
CSB	U_0_018.CCSB
CSB	U_0_010.CCSB
CSB	U_0_025.CCSB
CSB	U_0_015.CCSB
CSB	U_0_016.CCSB
CSB	U_0_033.CCSB
CSB	U_0_023.CCSB
CSB	U_0_019.CCSB
CSB	U_0_008.CCSB
CSB	U_0_011.CCSB
CSB	U_0_005.CCSB
CSB	U_0_000.CCSB
CSB	U_0_024.CCSB
CSB	U_0_034.CCSB
CSB	U_0_022.CCSB
CSB	U_0_003.CCSB
CSB	U_0_013.CCSB
CSB	U_0_029.CCSB
CSB	U_0_007.CCSB
CSB	U_0_009.CCSB
CSB	U_0_002.CCSB
CSB	U_0_001.CCSB
CSB	U_0_020.CCSB
CSB	U_0_021.CCSB
CSB	U_0_028.CCSB
CSB	U_0_026.CCSB
CSB	U_0_006.CCSB
CSB	U_0_012.CCSB
U_0_025.CA_reg	U_0_025.RegOut
U_0_033.CA_reg_set	U_0_033.RegOut
U_0_018.CA_reg_set	U_0_018.RegOut
U_0_017.CA_reg_set	U_0_017.RegOut
FullDuplex	CD_out
U_0_000.CWR_pulse	U_0_000.RegOut
U_0_026.CWR_pulse	U_0_026.RegOut
U_0_028.Reset	U_0_028.RegOut
U_0_001.CCSB	U_0_001.RegOut
U_0_007.CD_in_reg	U_0_007.RegOut
U_0_018.CCSB	U_0_018.RegOut
U_0_015.RegInit	U_0_015.RegOut
U_0_027.CA_reg	U_0_027.RegOut
U_0_008.CCSB	U_0_008.RegOut
U_0_002.CWR_pulse	U_0_002.RegOut
U_0_022.RegInit	U_0_022.RegOut
U_0_020.RegInit	U_0_020.RegOut
U_0_003.CA_reg_set	U_0_003.RegOut
U_0_022.RegOut	Rx_Hwmark
U_0_006.CCSB	U_0_006.RegOut
RX_MAX_LENGTH	CD_out
U_0_029.CD_in_reg	U_0_029.RegOut
U_0_001.RegOut	Tx_Lwmark
U_0_027.RegInit	U_0_027.RegOut
U_0_021.RegOut	RX_APPEND_CRC
U_0_000.CA_reg	U_0_000.RegOut
U_0_018.RegInit	U_0_018.RegOut
MAC_rx_add_chk_en	CD_out
U_0_005.CA_reg_set	U_0_005.RegOut
xon_cpu	CD_out
U_0_008.CA_reg	U_0_008.RegOut
U_0_029.CA_reg	U_0_029.RegOut
pause_frame_send_en	CD_out
U_0_021.CWR_pulse	U_0_021.RegOut
U_0_010.CD_in_reg	U_0_010.RegOut
U_0_009.CWR_pulse	U_0_009.RegOut
U_0_023.RegOut	Rx_Lwmark
U_0_016.CWR_pulse	U_0_016.RegOut
U_0_004.RegOut	IFGset
U_0_003.RegInit	U_0_003.RegOut
U_0_021.Reset	U_0_021.RegOut
Rx_Lwmark	CD_out
U_0_027.CA_reg_set	U_0_027.RegOut
U_0_029.CWR_pulse	U_0_029.RegOut
U_0_005.RegOut	FullDuplex
U_0_021.CA_reg	U_0_021.RegOut
U_0_003.RegOut	pause_quanta_set
pause_quanta_set	CD_out
U_0_033.CCSB	U_0_033.RegOut
U_0_023.CCSB	U_0_023.RegOut
MAC_rx_add_prom_add	CD_out
U_0_025.RegOut	RX_IFG_SET
U_0_011.CA_reg	U_0_011.RegOut
U_0_022.CA_reg_set	U_0_022.RegOut
broadcast_filter_en	CD_out
U_0_019.CA_reg	U_0_019.RegOut
U_0_017.CD_in_reg	U_0_017.RegOut
U_0_026.RegInit	U_0_026.RegOut
U_0_008.RegInit	U_0_008.RegOut
U_0_001.CD_in_reg	U_0_001.RegOut
U_0_024.RegInit	U_0_024.RegOut
U_0_002.CA_reg_set	U_0_002.RegOut
U_0_004.CA_reg	U_0_004.RegOut
U_0_007.RegOut	MAC_tx_add_en
CA	U_0_022.CA_reg
CA	U_0_013.CA_reg
CA	U_0_016.CA_reg
CA	CD_out
CA	U_0_008.CA_reg
CA	U_0_029.CA_reg
CA	U_0_025.CA_reg
CA	U_0_026.CA_reg
CA	U_0_007.CA_reg
CA	U_0_003.CA_reg
CA	U_0_000.CA_reg
CA	U_0_024.CA_reg
CA	U_0_034.CA_reg
CA	U_0_011.CA_reg
CA	U_0_015.CA_reg
CA	U_0_005.CA_reg
CA	U_0_019.CA_reg
CA	U_0_023.CA_reg
CA	U_0_004.CA_reg
CA	U_0_001.CA_reg
CA	U_0_020.CA_reg
CA	U_0_009.CA_reg
CA	U_0_021.CA_reg
CA	U_0_010.CA_reg
CA	U_0_014.CA_reg
CA	U_0_018.CA_reg
CA	U_0_028.CA_reg
CA	U_0_017.CA_reg
CA	U_0_033.CA_reg
CA	U_0_027.CA_reg
CA	U_0_006.CA_reg
CA	U_0_002.CA_reg
CA	U_0_012.CA_reg
U_0_028.CA_reg_set	U_0_028.RegOut
U_0_022.CWR_pulse	U_0_022.RegOut
U_0_003.CCSB	U_0_003.RegOut
U_0_023.Reset	U_0_023.RegOut
U_0_015.CD_in_reg	U_0_015.RegOut
U_0_011.CWR_pulse	U_0_011.RegOut
MAC_tx_add_prom_data	CD_out
Rx_Hwmark	CD_out
U_0_006.RegOut	MaxRetry
U_0_029.CCSB	U_0_029.RegOut
U_0_020.CD_in_reg	U_0_020.RegOut
U_0_026.CA_reg	U_0_026.RegOut
U_0_007.CCSB	U_0_007.RegOut
U_0_010.Reset	U_0_010.RegOut
U_0_009.CCSB	U_0_009.RegOut
U_0_014.CA_reg	U_0_014.RegOut
U_0_026.Reset	U_0_026.RegOut
U_0_018.CA_reg	U_0_018.RegOut
U_0_034.CA_reg_set	U_0_034.RegOut
U_0_017.CA_reg	U_0_017.RegOut
U_0_008.RegOut	MAC_tx_add_prom_data
U_0_002.RegOut	pause_frame_send_en
U_0_014.RegOut	MAC_rx_add_chk_en
U_0_005.Reset	U_0_005.RegOut
U_0_011.CA_reg_set	U_0_011.RegOut
U_0_011.CCSB	U_0_011.RegOut
U_0_019.RegInit	U_0_019.RegOut
U_0_010.RegInit	U_0_010.RegOut
U_0_027.Reset	U_0_027.RegOut
U_0_017.CCSB	U_0_017.RegOut
U_0_000.CCSB	U_0_000.RegOut
U_0_028.RegInit	U_0_028.RegOut
U_0_021.CD_in_reg	U_0_021.RegOut
U_0_016.CD_in_reg	U_0_016.RegOut
U_0_020.RegOut	broadcast_bucket_interval
U_0_010.CCSB	U_0_010.RegOut
U_0_009.CA_reg	U_0_009.RegOut
CPU_rd_grant	CD_out
U_0_004.RegInit	U_0_004.RegOut
U_0_010.CA_reg_set	U_0_010.RegOut
U_0_019.CWR_pulse	U_0_019.RegOut
U_0_004.CCSB	U_0_004.RegOut
U_0_006.RegInit	U_0_006.RegOut
U_0_016.CA_reg_set	U_0_016.RegOut
U_0_018.Reset	U_0_018.RegOut
U_0_012.RegInit	U_0_012.RegOut
U_0_017.Reset	U_0_017.RegOut
U_0_016.Reset	U_0_016.RegOut
U_0_001.CWR_pulse	U_0_001.RegOut
U_0_000.CA_reg_set	U_0_000.RegOut
U_0_014.CD_in_reg	U_0_014.RegOut
U_0_009.Reset	U_0_009.RegOut
U_0_028.CD_in_reg	U_0_028.RegOut
U_0_005.CD_in_reg	U_0_005.RegOut
U_0_027.RegOut	RX_MIN_LENGTH
IFGset	CD_out
Clk_reg	U_0_023.Clk
Clk_reg	U_0_016.Clk
Clk_reg	U_0_025.Clk
Clk_reg	U_0_010.Clk
Clk_reg	U_0_014.Clk
Clk_reg	U_0_013.Clk
Clk_reg	U_0_000.Clk
Clk_reg	U_0_005.Clk
Clk_reg	U_0_033.Clk
Clk_reg	U_0_011.Clk
Clk_reg	U_0_008.Clk
Clk_reg	U_0_002.Clk
Clk_reg	U_0_019.Clk
Clk_reg	U_0_022.Clk
Clk_reg	U_0_027.Clk
Clk_reg	U_0_028.Clk
Clk_reg	U_0_024.Clk
Clk_reg	U_0_001.Clk
Clk_reg	U_0_021.Clk
Clk_reg	U_0_007.Clk
Clk_reg	U_0_003.Clk
Clk_reg	U_0_004.Clk
Clk_reg	U_0_017.Clk
Clk_reg	U_0_012.Clk
Clk_reg	U_0_020.Clk
Clk_reg	U_0_006.Clk
Clk_reg	U_0_029.Clk
Clk_reg	U_0_015.Clk
Clk_reg	U_0_009.Clk
Clk_reg	U_0_026.Clk
Clk_reg	U_0_034.Clk
Clk_reg	U_0_018.Clk
U_0_001.RegInit	U_0_001.RegOut
U_0_015.RegOut	MAC_rx_add_prom_data
MaxRetry	CD_out
U_0_027.CCSB	U_0_027.RegOut
U_0_033.CD_in_reg	U_0_033.RegOut
U_0_024.RegOut	CRC_chk_en
U_0_014.CCSB	U_0_014.RegOut
U_0_015.Reset	U_0_015.RegOut
U_0_015.CA_reg	U_0_015.RegOut
U_0_028.RegOut	CPU_rd_addr
U_0_034.RegInit	U_0_034.RegOut
MAC_rx_add_prom_wr	CD_out
U_0_023.CA_reg	U_0_023.RegOut
U_0_022.CCSB	U_0_022.RegOut
U_0_024.CA_reg_set	U_0_024.RegOut
U_0_003.Reset	U_0_003.RegOut
U_0_033.RegOut	Line_loop_en
MAC_tx_add_prom_wr	CD_out
U_0_020.Reset	U_0_020.RegOut
U_0_020.CA_reg	U_0_020.RegOut
U_0_008.Reset	U_0_008.RegOut
U_0_000.Reset	U_0_000.RegOut
U_0_025.CD_in_reg	U_0_025.RegOut
U_0_019.CA_reg_set	U_0_019.RegOut
U_0_006.Reset	U_0_006.RegOut
U_0_020.CWR_pulse	U_0_020.RegOut
U_0_013.CWR_pulse	U_0_013.RegOut
U_0_001.CA_reg_set	U_0_001.RegOut
U_0_007.CWR_pulse	U_0_007.RegOut
U_0_013.CD_in_reg	U_0_013.RegOut
U_0_009.RegInit	U_0_009.RegOut
U_0_029.Reset	U_0_029.RegOut
U_0_034.RegOut	Speed
U_0_016.RegOut	MAC_rx_add_prom_add
U_0_016.RegInit	U_0_016.RegOut
MAC_tx_add_prom_add	CD_out
U_0_004.Reset	U_0_004.RegOut
U_0_020.CCSB	U_0_020.RegOut
U_0_006.CA_reg_set	U_0_006.RegOut
U_0_023.RegInit	U_0_023.RegOut
U_0_006.CA_reg	U_0_006.RegOut
U_0_017.CWR_pulse	U_0_017.RegOut
U_0_008.CD_in_reg	U_0_008.RegOut
U_0_018.RegOut	broadcast_filter_en
U_0_028.CCSB	U_0_028.RegOut
U_0_012.CA_reg	U_0_012.RegOut
Speed	CD_out
U_0_026.CA_reg_set	U_0_026.RegOut
U_0_023.CD_in_reg	U_0_023.RegOut