{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716367710571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716367710571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 16:48:30 2024 " "Processing started: Wed May 22 16:48:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716367710571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716367710571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_control -c FPGA_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_control -c FPGA_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716367710571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1716367711217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fpga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fpga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_control " "Found entity 1: FPGA_control" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367711264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367711264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adc0_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adc0_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_drive " "Found entity 1: ADC0_drive" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367711280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367711280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adc0_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/adc0_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_FIFO " "Found entity 1: ADC0_FIFO" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367711280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367711280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adc1_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adc1_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC1_drive " "Found entity 1: ADC1_drive" {  } { { "src/ADC1_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367711284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367711284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adc1_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/adc1_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC1_FIFO " "Found entity 1: ADC1_FIFO" {  } { { "IP/ADC1_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC1_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367711284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367711284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "IP/FFT.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367711284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367711284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/fft_pack_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ip/fft-library/fft_pack_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack_fft_130 " "Found design unit 1: fft_pack_fft_130" {  } { { "IP/fft-library/fft_pack_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/fft_pack_fft_130.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367711799 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack_fft_130-body " "Found design unit 2: fft_pack_fft_130-body" {  } { { "IP/fft-library/fft_pack_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/fft_pack_fft_130.vhd" 2106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367711799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367711799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_math_pkg_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ip/fft-library/auk_dspip_math_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fft_130 " "Found design unit 1: auk_dspip_math_pkg_fft_130" {  } { { "IP/fft-library/auk_dspip_math_pkg_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_math_pkg_fft_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367711846 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fft_130-body " "Found design unit 2: auk_dspip_math_pkg_fft_130-body" {  } { { "IP/fft-library/auk_dspip_math_pkg_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_math_pkg_fft_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367711846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367711846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_lib_pkg_fft_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ip/fft-library/auk_dspip_lib_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fft_130 " "Found design unit 1: auk_dspip_lib_pkg_fft_130" {  } { { "IP/fft-library/auk_dspip_lib_pkg_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_lib_pkg_fft_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367711893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367711893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_text_pkg_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ip/fft-library/auk_dspip_text_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg_fft_130 " "Found design unit 1: auk_dspip_text_pkg_fft_130" {  } { { "IP/fft-library/auk_dspip_text_pkg_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_text_pkg_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367711940 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg_fft_130-body " "Found design unit 2: auk_dspip_text_pkg_fft_130-body" {  } { { "IP/fft-library/auk_dspip_text_pkg_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_text_pkg_fft_130.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367711940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367711940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_roundsat_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_roundsat_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_fft_130-beh " "Found design unit 1: auk_dspip_roundsat_fft_130-beh" {  } { { "IP/fft-library/auk_dspip_roundsat_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_roundsat_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367711975 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_fft_130 " "Found entity 1: auk_dspip_roundsat_fft_130" {  } { { "IP/fft-library/auk_dspip_roundsat_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_roundsat_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367711975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367711975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fft_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712036 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_source_fft_130" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367712036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fft_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712099 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_sink_fft_130" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367712099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fft_130-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fft_130-struct" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712131 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_controller_fft_130" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367712131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_alufp_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_alufp_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712173 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_alufp_fft_130 " "Found entity 1: auk_dspip_fpcompiler_alufp_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367712173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_aslf_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_aslf_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712197 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_aslf_fft_130 " "Found entity 1: auk_dspip_fpcompiler_aslf_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367712197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castftox_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_castftox_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712227 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castftox_fft_130 " "Found entity 1: auk_dspip_fpcompiler_castftox_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367712227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712258 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_130 " "Found entity 1: auk_dspip_fpcompiler_castxtof_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367712258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_clzf_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_clzf_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712290 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_clzf_fft_130 " "Found entity 1: auk_dspip_fpcompiler_clzf_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367712290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712337 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_130 " "Found entity 1: auk_dspip_fpcompiler_mulfp_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367712337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367712337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_control " "Elaborating entity \"FPGA_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716367713675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0_drive ADC0_drive:ADC0_drive " "Elaborating entity \"ADC0_drive\" for hierarchy \"ADC0_drive:ADC0_drive\"" {  } { { "src/FPGA_control.v" "ADC0_drive" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713707 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ADC0_drive.v(73) " "Verilog HDL Case Statement information at ADC0_drive.v(73): all case item expressions in this case statement are onehot" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1716367713707 "|FPGA_control|ADC0_drive:ADC0_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0_FIFO ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst " "Elaborating entity \"ADC0_FIFO\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\"" {  } { { "src/ADC0_drive.v" "ADC0_FIFO_inst" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "IP/ADC0_FIFO.v" "scfifo_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367713770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component " "Instantiated megafunction \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713770 ""}  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716367713770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2841 " "Found entity 1: scfifo_2841" {  } { { "db/scfifo_2841.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_2841.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367713833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367713833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2841 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated " "Elaborating entity \"scfifo_2841\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lv31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lv31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lv31 " "Found entity 1: a_dpfifo_lv31" {  } { { "db/a_dpfifo_lv31.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_lv31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367713849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367713849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lv31 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo " "Elaborating entity \"a_dpfifo_lv31\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\"" {  } { { "db/scfifo_2841.tdf" "dpfifo" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_2841.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_1bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_1bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_1bf " "Found entity 1: a_fefifo_1bf" {  } { { "db/a_fefifo_1bf.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_fefifo_1bf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367713865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367713865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_1bf ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state " "Elaborating entity \"a_fefifo_1bf\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state\"" {  } { { "db/a_dpfifo_lv31.tdf" "fifo_state" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_lv31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qp7 " "Found entity 1: cntr_qp7" {  } { { "db/cntr_qp7.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_qp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367713928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367713928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qp7 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_qp7:count_usedw " "Elaborating entity \"cntr_qp7\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_qp7:count_usedw\"" {  } { { "db/a_fefifo_1bf.tdf" "count_usedw" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_fefifo_1bf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_f811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_f811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_f811 " "Found entity 1: dpram_f811" {  } { { "db/dpram_f811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dpram_f811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367713975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367713975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_f811 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram " "Elaborating entity \"dpram_f811\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram\"" {  } { { "db/a_dpfifo_lv31.tdf" "FIFOram" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_lv31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367713975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g3k1 " "Found entity 1: altsyncram_g3k1" {  } { { "db/altsyncram_g3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_g3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367714039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367714039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g3k1 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram\|altsyncram_g3k1:altsyncram1 " "Elaborating entity \"altsyncram_g3k1\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram\|altsyncram_g3k1:altsyncram1\"" {  } { { "db/dpram_f811.tdf" "altsyncram1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dpram_f811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epb " "Found entity 1: cntr_epb" {  } { { "db/cntr_epb.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_epb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367714101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367714101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epb ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|cntr_epb:rd_ptr_count " "Elaborating entity \"cntr_epb\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|cntr_epb:rd_ptr_count\"" {  } { { "db/a_dpfifo_lv31.tdf" "rd_ptr_count" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_lv31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC1_drive ADC1_drive:ADC1_drive " "Elaborating entity \"ADC1_drive\" for hierarchy \"ADC1_drive:ADC1_drive\"" {  } { { "src/FPGA_control.v" "ADC1_drive" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714101 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ADC1_drive.v(73) " "Verilog HDL Case Statement information at ADC1_drive.v(73): all case item expressions in this case statement are onehot" {  } { { "src/ADC1_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1716367714101 "|FPGA_control|ADC1_drive:ADC1_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC1_FIFO ADC1_drive:ADC1_drive\|ADC1_FIFO:ADC1_FIFO_inst " "Elaborating entity \"ADC1_FIFO\" for hierarchy \"ADC1_drive:ADC1_drive\|ADC1_FIFO:ADC1_FIFO_inst\"" {  } { { "src/ADC1_drive.v" "ADC1_FIFO_inst" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT FFT:FFT " "Elaborating entity \"FFT\" for hierarchy \"FFT:FFT\"" {  } { { "src/FPGA_control.v" "FFT" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_sglstream_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_sglstream_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_sglstream_fft_130-transform " "Found design unit 1: asj_fft_sglstream_fft_130-transform" {  } { { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367714338 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_sglstream_fft_130 " "Found entity 1: asj_fft_sglstream_fft_130" {  } { { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367714338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367714338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_sglstream_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst " "Elaborating entity \"asj_fft_sglstream_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\"" {  } { { "IP/FFT.v" "asj_fft_sglstream_fft_130_inst" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714354 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716367714370 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716367714370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1 " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "auk_dsp_atlantic_sink_1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714433 ""}  } { { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716367714433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0eh1 " "Found entity 1: scfifo_0eh1" {  } { { "db/scfifo_0eh1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_0eh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367714496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367714496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0eh1 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated " "Elaborating entity \"scfifo_0eh1\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_po81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_po81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_po81 " "Found entity 1: a_dpfifo_po81" {  } { { "db/a_dpfifo_po81.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367714512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367714512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_po81 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo " "Elaborating entity \"a_dpfifo_po81\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\"" {  } { { "db/scfifo_0eh1.tdf" "dpfifo" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_0eh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tf1 " "Found entity 1: altsyncram_0tf1" {  } { { "db/altsyncram_0tf1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_0tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367714575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367714575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0tf1 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram " "Elaborating entity \"altsyncram_0tf1\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram\"" {  } { { "db/a_dpfifo_po81.tdf" "FIFOram" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367714637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367714637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_po81.tdf" "almost_full_comparer" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_po81.tdf" "two_comparison" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367714702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367714702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_po81.tdf" "rd_ptr_msb" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367714748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367714748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_po81.tdf" "usedw_counter" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367714811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367714811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_po81.tdf" "wr_ptr" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "auk_dsp_atlantic_source_1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1 " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "auk_dsp_interface_controller_1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_m_k_counter_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_m_k_counter_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter_fft_130-gen_all " "Found design unit 1: asj_fft_m_k_counter_fft_130-gen_all" {  } { { "asj_fft_m_k_counter_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_m_k_counter_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367714938 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter_fft_130 " "Found entity 1: asj_fft_m_k_counter_fft_130" {  } { { "asj_fft_m_k_counter_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_m_k_counter_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367714938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367714938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_m_k_counter_fft_130:\\gen_gt256_mk:ctrl " "Elaborating entity \"asj_fft_m_k_counter_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_m_k_counter_fft_130:\\gen_gt256_mk:ctrl\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_gt256_mk:ctrl" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367714954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst_fft_130-syn " "Found design unit 1: asj_fft_tdl_bit_rst_fft_130-syn" {  } { { "asj_fft_tdl_bit_rst_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367715018 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst_fft_130 " "Found entity 1: asj_fft_tdl_bit_rst_fft_130" {  } { { "asj_fft_tdl_bit_rst_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367715018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367715018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "delay_ctrl_np" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_npd " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_npd\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "delay_npd" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_wrengen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_wrengen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen_fft_130-gen_all " "Found design unit 1: asj_fft_wrengen_fft_130-gen_all" {  } { { "asj_fft_wrengen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrengen_fft_130.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367715096 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen_fft_130 " "Found entity 1: asj_fft_wrengen_fft_130" {  } { { "asj_fft_wrengen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrengen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367715096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367715096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrengen_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_wrengen_fft_130:sel_we " "Elaborating entity \"asj_fft_wrengen_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_wrengen_fft_130:sel_we\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "sel_we" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_in_write_sgl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_in_write_sgl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl_fft_130-writer " "Found design unit 1: asj_fft_in_write_sgl_fft_130-writer" {  } { { "asj_fft_in_write_sgl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367715238 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl_fft_130 " "Found entity 1: asj_fft_in_write_sgl_fft_130" {  } { { "asj_fft_in_write_sgl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367715238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367715238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer " "Elaborating entity \"asj_fft_in_write_sgl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "writer" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_cnt_ctrl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cnt_ctrl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_fft_130-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_fft_130-cnt_sw" {  } { { "asj_fft_cnt_ctrl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cnt_ctrl_fft_130.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367715332 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_fft_130 " "Found entity 1: asj_fft_cnt_ctrl_fft_130" {  } { { "asj_fft_cnt_ctrl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cnt_ctrl_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367715332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367715332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cnt_ctrl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cnt_ctrl_fft_130:ccc " "Elaborating entity \"asj_fft_cnt_ctrl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cnt_ctrl_fft_130:ccc\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "ccc" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_4dp_ram_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_4dp_ram_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram_fft_130-syn " "Found design unit 1: asj_fft_4dp_ram_fft_130-syn" {  } { { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_4dp_ram_fft_130.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367715411 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram_fft_130 " "Found entity 1: asj_fft_4dp_ram_fft_130" {  } { { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_4dp_ram_fft_130.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367715411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367715411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_4dp_ram_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A " "Elaborating entity \"asj_fft_4dp_ram_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "dat_A" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_data_ram_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_data_ram_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_fft_130-SYN " "Found design unit 1: asj_fft_data_ram_fft_130-SYN" {  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367715489 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_fft_130 " "Found entity 1: asj_fft_data_ram_fft_130" {  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367715489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367715489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A " "Elaborating entity \"asj_fft_data_ram_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\"" {  } { { "asj_fft_4dp_ram_fft_130.vhd" "\\gen_rams:0:dat_A" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "asj_fft_data_ram_fft_130.vhd" "\\gen_M4K:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715578 ""}  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716367715578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ou3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ou3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ou3 " "Found entity 1: altsyncram_4ou3" {  } { { "db/altsyncram_4ou3.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_4ou3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367715631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367715631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ou3 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_4ou3:auto_generated " "Elaborating entity \"altsyncram_4ou3\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_4ou3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367715631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_dataadgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_dataadgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen_fft_130-gen_all " "Found design unit 1: asj_fft_dataadgen_fft_130-gen_all" {  } { { "asj_fft_dataadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dataadgen_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716078 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen_fft_130 " "Found entity 1: asj_fft_dataadgen_fft_130" {  } { { "asj_fft_dataadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dataadgen_fft_130.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367716078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dataadgen_fft_130:rd_adgen " "Elaborating entity \"asj_fft_dataadgen_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dataadgen_fft_130:rd_adgen\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "rd_adgen" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_cxb_addr_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cxb_addr_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr_fft_130-syn " "Found design unit 1: asj_fft_cxb_addr_fft_130-syn" {  } { { "asj_fft_cxb_addr_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_addr_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716188 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr_fft_130 " "Found entity 1: asj_fft_cxb_addr_fft_130" {  } { { "asj_fft_cxb_addr_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_addr_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367716188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:ram_cxb_rd " "Elaborating entity \"asj_fft_cxb_addr_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:ram_cxb_rd\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "ram_cxb_rd" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_tdl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_fft_130-syn " "Found design unit 1: asj_fft_tdl_fft_130-syn" {  } { { "asj_fft_tdl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_fft_130.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716266 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_fft_130 " "Found entity 1: asj_fft_tdl_fft_130" {  } { { "asj_fft_tdl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367716266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_fft_130:\\gen_wrsw_2:k_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_fft_130:\\gen_wrsw_2:k_delay\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_wrsw_2:k_delay" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_fft_130:\\gen_wrsw_2:p_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_fft_130:\\gen_wrsw_2:p_delay\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_wrsw_2:p_delay" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_wrswgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_wrswgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen_fft_130-gen_all " "Found design unit 1: asj_fft_wrswgen_fft_130-gen_all" {  } { { "asj_fft_wrswgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrswgen_fft_130.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716424 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen_fft_130 " "Found entity 1: asj_fft_wrswgen_fft_130" {  } { { "asj_fft_wrswgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrswgen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367716424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrswgen_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_wrswgen_fft_130:\\gen_wrsw_2:get_wr_swtiches " "Elaborating entity \"asj_fft_wrswgen_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_wrswgen_fft_130:\\gen_wrsw_2:get_wr_swtiches\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_wrsw_2:get_wr_swtiches" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:\\gen_wrsw_2:ram_cxb_wr " "Elaborating entity \"asj_fft_cxb_addr_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:\\gen_wrsw_2:ram_cxb_wr\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_wrsw_2:ram_cxb_wr" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_cxb_data_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cxb_data_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_fft_130-syn " "Found design unit 1: asj_fft_cxb_data_fft_130-syn" {  } { { "asj_fft_cxb_data_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_fft_130.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716519 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_fft_130 " "Found entity 1: asj_fft_cxb_data_fft_130" {  } { { "asj_fft_cxb_data_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367716519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_data_fft_130:ram_cxb_wr_data " "Elaborating entity \"asj_fft_cxb_data_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_data_fft_130:ram_cxb_wr_data\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "ram_cxb_wr_data" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_cxb_data_r_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cxb_data_r_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r_fft_130-syn " "Found design unit 1: asj_fft_cxb_data_r_fft_130-syn" {  } { { "asj_fft_cxb_data_r_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_r_fft_130.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716599 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r_fft_130 " "Found entity 1: asj_fft_cxb_data_r_fft_130" {  } { { "asj_fft_cxb_data_r_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_r_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367716599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_r_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data " "Elaborating entity \"asj_fft_cxb_data_r_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "ram_cxb_bfp_data" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_dft_bfp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_dft_bfp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_fft_130-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_fft_130-dft_r4" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716725 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_fft_130 " "Found entity 1: asj_fft_dft_bfp_fft_130" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367716725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft " "Elaborating entity \"asj_fft_dft_bfp_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_dft_2:bfpdft" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716741 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716367716757 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_sc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_sc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716367716757 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "do_tdl " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"do_tdl\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716367716757 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716367716757 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716367716757 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716367716757 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_rnd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_rnd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716367716757 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_no_twiddle " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_no_twiddle\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716367716757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_pround_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_pround_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround_fft_130-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround_fft_130-AROUNDPIPE_SYNTH" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716803 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround_fft_130 " "Found entity 1: asj_fft_pround_fft_130" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367716803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0 " "Elaborating entity \"asj_fft_pround_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_full_rnd:gen_rounding_blk:0:u0" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367716885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716885 ""}  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716367716885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gnj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gnj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gnj " "Found entity 1: add_sub_gnj" {  } { { "db/add_sub_gnj.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/add_sub_gnj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367716929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367716929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gnj FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_gnj:auto_generated " "Elaborating entity \"add_sub_gnj\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_gnj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367716945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_bfp_i_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_i_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_fft_130-input_bfp " "Found design unit 1: asj_fft_bfp_i_fft_130-input_bfp" {  } { { "asj_fft_bfp_i_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_i_fft_130.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717041 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_fft_130 " "Found entity 1: asj_fft_bfp_i_fft_130" {  } { { "asj_fft_bfp_i_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_i_fft_130.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367717041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_i_fft_130:\\gen_cont:bfp_scale " "Elaborating entity \"asj_fft_bfp_i_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_i_fft_130:\\gen_cont:bfp_scale\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_cont:bfp_scale" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_bfp_o_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_o_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_fft_130-output_bfp " "Found design unit 1: asj_fft_bfp_o_fft_130-output_bfp" {  } { { "asj_fft_bfp_o_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_fft_130.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717184 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_fft_130 " "Found entity 1: asj_fft_bfp_o_fft_130" {  } { { "asj_fft_bfp_o_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_fft_130.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367717184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect " "Elaborating entity \"asj_fft_bfp_o_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_cont:bfp_detect" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_tdl_bit_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_bit_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_fft_130-syn " "Found design unit 1: asj_fft_tdl_bit_fft_130-syn" {  } { { "asj_fft_tdl_bit_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_fft_130.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717262 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_fft_130 " "Found entity 1: asj_fft_tdl_bit_fft_130" {  } { { "asj_fft_tdl_bit_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367717262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_cont:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_cont:delay_next_pass\"" {  } { { "asj_fft_bfp_o_fft_130.vhd" "\\gen_blk_float:gen_streaming:gen_cont:delay_next_pass" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_fft_130.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_cont:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_cont:delay_next_blk\"" {  } { { "asj_fft_bfp_o_fft_130.vhd" "\\gen_blk_float:gen_streaming:gen_cont:delay_next_blk" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_fft_130.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_bfp_o_1pt_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_o_1pt_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_1pt_fft_130-output_bfp " "Found design unit 1: asj_fft_bfp_o_1pt_fft_130-output_bfp" {  } { { "asj_fft_bfp_o_1pt_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_1pt_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717341 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_1pt_fft_130 " "Found entity 1: asj_fft_bfp_o_1pt_fft_130" {  } { { "asj_fft_bfp_o_1pt_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_1pt_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367717341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o_1pt_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_1pt_fft_130:\\gen_cont:bfp_detect_1pt " "Elaborating entity \"asj_fft_bfp_o_1pt_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_1pt_fft_130:\\gen_cont:bfp_detect_1pt\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_cont:bfp_detect_1pt" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_tdl_bit_fft_130:\\gen_cont:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_tdl_bit_fft_130:\\gen_cont:delay_next_blk\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_cont:delay_next_blk" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_cmult_std_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cmult_std_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std_fft_130-model " "Found design unit 1: asj_fft_cmult_std_fft_130-model" {  } { { "asj_fft_cmult_std_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717455 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std_fft_130 " "Found entity 1: asj_fft_cmult_std_fft_130" {  } { { "asj_fft_cmult_std_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367717455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cmult_std_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1 " "Elaborating entity \"asj_fft_cmult_std_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_da0:gen_std:cm1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_mult_add_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_mult_add_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add_fft_130-syn " "Found design unit 1: asj_fft_mult_add_fft_130-syn" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717546 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add_fft_130 " "Found entity 1: asj_fft_mult_add_fft_130" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367717546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms " "Elaborating entity \"asj_fft_mult_add_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:ms" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "ALTMULT_ADD_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 17 " "Parameter \"width_result\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717690 ""}  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716367717690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_6gq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_6gq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_6gq2 " "Found entity 1: mult_add_6gq2" {  } { { "db/mult_add_6gq2.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mult_add_6gq2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367717753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_6gq2 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated " "Elaborating entity \"mult_add_6gq2\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_p391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_p391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_p391 " "Found entity 1: ded_mult_p391" {  } { { "db/ded_mult_p391.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/ded_mult_p391.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367717769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_p391 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated\|ded_mult_p391:ded_mult1 " "Elaborating entity \"ded_mult_p391\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated\|ded_mult_p391:ded_mult1\"" {  } { { "db/mult_add_6gq2.tdf" "ded_mult1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mult_add_6gq2.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dffpipe_b3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367717784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated\|ded_mult_p391:ded_mult1\|dffpipe_b3c:pre_result " "Elaborating entity \"dffpipe_b3c\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated\|ded_mult_p391:ded_mult1\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_p391.tdf" "pre_result" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/ded_mult_p391.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma " "Elaborating entity \"asj_fft_mult_add_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:ma" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "ALTMULT_ADD_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 17 " "Parameter \"width_result\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717901 ""}  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716367717901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_5fq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_5fq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_5fq2 " "Found entity 1: mult_add_5fq2" {  } { { "db/mult_add_5fq2.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mult_add_5fq2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367717957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367717957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_5fq2 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_5fq2:auto_generated " "Elaborating entity \"mult_add_5fq2\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_5fq2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0 " "Elaborating entity \"asj_fft_pround_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:u0" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367717989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367717989 ""}  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716367717989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mnj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mnj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mnj " "Found entity 1: add_sub_mnj" {  } { { "db/add_sub_mnj.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/add_sub_mnj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367718039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367718039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mnj FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_mnj:auto_generated " "Elaborating entity \"add_sub_mnj\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_mnj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_130:\\gen_ma:gen_ma_full:real_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_130:\\gen_ma:gen_ma_full:real_delay\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:real_delay" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:\\gen_dft_2:delay_blk_done " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:\\gen_dft_2:delay_blk_done\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_dft_2:delay_blk_done" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_bfp_ctrl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl_fft_130-syn " "Found design unit 1: asj_fft_bfp_ctrl_fft_130-syn" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367718322 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl_fft_130 " "Found entity 1: asj_fft_bfp_ctrl_fft_130" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367718322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367718322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc " "Elaborating entity \"asj_fft_bfp_ctrl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_dft_2:bfpc" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst_fft_130:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst_fft_130:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass\"" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst_fft_130:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2 " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst_fft_130:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2\"" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:\\gen_dft_2:delay_blk_done2 " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:\\gen_dft_2:delay_blk_done2\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_dft_2:delay_blk_done2" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_twadgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_twadgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_fft_130-gen_all " "Found design unit 1: asj_fft_twadgen_fft_130-gen_all" {  } { { "asj_fft_twadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_twadgen_fft_130.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367718432 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_fft_130 " "Found entity 1: asj_fft_twadgen_fft_130" {  } { { "asj_fft_twadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_twadgen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367718432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367718432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadgen_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_twadgen_fft_130:twid_factors " "Elaborating entity \"asj_fft_twadgen_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_twadgen_fft_130:twid_factors\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "twid_factors" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_3dp_rom_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_3dp_rom_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom_fft_130-syn " "Found design unit 1: asj_fft_3dp_rom_fft_130-syn" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367718527 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom_fft_130 " "Found entity 1: asj_fft_3dp_rom_fft_130" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367718527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367718527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_3dp_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom " "Elaborating entity \"asj_fft_3dp_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "twrom" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/twid_rom_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/twid_rom_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom_fft_130-SYN " "Found design unit 1: twid_rom_fft_130-SYN" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367718605 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom_fft_130 " "Found entity 1: twid_rom_fft_130" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367718605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367718605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:sin_1n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367718638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_1n1024sin.hex " "Parameter \"init_file\" = \"FFT_1n1024sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718638 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716367718638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b491 " "Found entity 1: altsyncram_b491" {  } { { "db/altsyncram_b491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_b491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367718701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367718701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_b491:auto_generated " "Elaborating entity \"altsyncram_b491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_b491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:sin_2n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367718717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_2n1024sin.hex " "Parameter \"init_file\" = \"FFT_2n1024sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718717 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716367718717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c491 " "Found entity 1: altsyncram_c491" {  } { { "db/altsyncram_c491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_c491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367718765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367718765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_c491:auto_generated " "Elaborating entity \"altsyncram_c491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_c491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:sin_3n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_3n1024sin.hex " "Parameter \"init_file\" = \"FFT_3n1024sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718780 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716367718780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d491 " "Found entity 1: altsyncram_d491" {  } { { "db/altsyncram_d491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_d491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367718844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367718844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_d491:auto_generated " "Elaborating entity \"altsyncram_d491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_d491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:cos_1n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_1n1024cos.hex " "Parameter \"init_file\" = \"FFT_1n1024cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718859 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716367718859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6491 " "Found entity 1: altsyncram_6491" {  } { { "db/altsyncram_6491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_6491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367718923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367718923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_6491:auto_generated " "Elaborating entity \"altsyncram_6491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_6491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:cos_2n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367718938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_2n1024cos.hex " "Parameter \"init_file\" = \"FFT_2n1024cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367718938 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716367718938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7491 " "Found entity 1: altsyncram_7491" {  } { { "db/altsyncram_7491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_7491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367719002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367719002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_7491:auto_generated " "Elaborating entity \"altsyncram_7491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_7491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:cos_3n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367719017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_3n1024cos.hex " "Parameter \"init_file\" = \"FFT_3n1024cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719017 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716367719017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8491 " "Found entity 1: altsyncram_8491" {  } { { "db/altsyncram_8491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_8491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367719081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367719081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_8491:auto_generated " "Elaborating entity \"altsyncram_8491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_8491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_lpprdadgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_lpprdadgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen_fft_130-gen_all " "Found design unit 1: asj_fft_lpprdadgen_fft_130-gen_all" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367719160 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen_fft_130 " "Found entity 1: asj_fft_lpprdadgen_fft_130" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367719160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367719160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpprdadgen_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr " "Elaborating entity \"asj_fft_lpprdadgen_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_radix_4_last_pass:gen_lpp_addr" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_130:delay_en " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_130:delay_en\"" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "delay_en" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_tdl_rst_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_rst_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst_fft_130-syn " "Found design unit 1: asj_fft_tdl_rst_fft_130-syn" {  } { { "asj_fft_tdl_rst_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_rst_fft_130.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367719239 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst_fft_130 " "Found entity 1: asj_fft_tdl_rst_fft_130" {  } { { "asj_fft_tdl_rst_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_rst_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367719239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367719239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_130:\\gen_M4K:delay_swd " "Elaborating entity \"asj_fft_tdl_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_130:\\gen_M4K:delay_swd\"" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "\\gen_M4K:delay_swd" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_lpp_serial_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_lpp_serial_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_fft_130-lp " "Found design unit 1: asj_fft_lpp_serial_fft_130-lp" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpp_serial_fft_130.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367719335 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_fft_130 " "Found entity 1: asj_fft_lpp_serial_fft_130" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpp_serial_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367719335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367719335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpp_serial_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp " "Elaborating entity \"asj_fft_lpp_serial_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_radix_4_last_pass:lpp" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit_fft_130:\\gen_str_val:delay_val " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit_fft_130:\\gen_str_val:delay_val\"" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "\\gen_str_val:delay_val" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpp_serial_fft_130.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716367719367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m124 " "Found entity 1: altsyncram_m124" {  } { { "db/altsyncram_m124.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_m124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367720316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367720316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367720457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367720457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367720536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367720536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pgi " "Found entity 1: cntr_pgi" {  } { { "db/cntr_pgi.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_pgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367720662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367720662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367720726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367720726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367720820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367720820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1hi " "Found entity 1: cntr_1hi" {  } { { "db/cntr_1hi.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_1hi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367720931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367720931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367720995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367720995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367721090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367721090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716367721153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716367721153 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367721250 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram\|q_b\[16\] " "Synthesized away node \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_0tf1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_0tf1.tdf" 551 2 0 } } { "db/a_dpfifo_po81.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 45 2 0 } } { "db/scfifo_0eh1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_0eh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 454 0 0 } } { "IP/FFT.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.v" 92 0 0 } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367721754 "|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_0tf1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram\|q_b\[17\] " "Synthesized away node \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_0tf1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_0tf1.tdf" 583 2 0 } } { "db/a_dpfifo_po81.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 45 2 0 } } { "db/scfifo_0eh1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_0eh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 454 0 0 } } { "IP/FFT.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.v" 92 0 0 } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367721754 "|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_0tf1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1716367721754 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1716367721754 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "96 " "Ignored 96 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "96 " "Ignored 96 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1716367721974 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1716367721974 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1716367724580 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 71 -1 0 } } { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 72 -1 0 } } { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 441 -1 0 } } { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716367724943 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716367724943 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367726155 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1716367727378 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716367727528 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716367727528 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716367727575 "|FPGA_control|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1716367727575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367727654 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 137 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 137 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1716367730062 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716367730159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367730159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5633 " "Implemented 5633 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716367730743 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716367730743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5160 " "Implemented 5160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716367730743 ""} { "Info" "ICUT_CUT_TM_RAMS" "404 " "Implemented 404 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1716367730743 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1716367730743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716367730743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716367730806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 16:48:50 2024 " "Processing ended: Wed May 22 16:48:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716367730806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716367730806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716367730806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716367730806 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716367732025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716367732025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 16:48:51 2024 " "Processing started: Wed May 22 16:48:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716367732025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716367732025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_control -c FPGA_control " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_control -c FPGA_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716367732025 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1716367732100 ""}
{ "Info" "0" "" "Project  = FPGA_control" {  } {  } 0 0 "Project  = FPGA_control" 0 0 "Fitter" 0 0 1716367732100 ""}
{ "Info" "0" "" "Revision = FPGA_control" {  } {  } 0 0 "Revision = FPGA_control" 0 0 "Fitter" 0 0 1716367732100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716367732435 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_control EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"FPGA_control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716367732497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716367732529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716367732529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716367732529 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716367732686 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1716367732859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1716367732859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1716367732859 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1716367732859 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 19808 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1716367732874 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 19810 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1716367732874 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 19812 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1716367732874 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 19814 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1716367732874 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 19816 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1716367732874 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1716367732874 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716367732874 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1716367732908 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 52 " "No exact pin location assignment(s) for 16 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_real\[0\] " "Pin FFT_O_real\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_real[0] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_real\[0\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 16 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_real[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_real\[1\] " "Pin FFT_O_real\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_real[1] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_real\[1\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 16 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_real[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_real\[2\] " "Pin FFT_O_real\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_real[2] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_real\[2\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 16 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_real[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_real\[3\] " "Pin FFT_O_real\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_real[3] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_real\[3\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 16 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_real[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_real\[4\] " "Pin FFT_O_real\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_real[4] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_real\[4\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 16 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_real[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_real\[5\] " "Pin FFT_O_real\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_real[5] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_real\[5\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 16 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_real[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_real\[6\] " "Pin FFT_O_real\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_real[6] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_real\[6\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 16 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_real[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_real\[7\] " "Pin FFT_O_real\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_real[7] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_real\[7\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 16 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_real[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_imag\[0\] " "Pin FFT_O_imag\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_imag[0] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_imag\[0\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 17 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_imag[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_imag\[1\] " "Pin FFT_O_imag\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_imag[1] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_imag\[1\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 17 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_imag[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_imag\[2\] " "Pin FFT_O_imag\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_imag[2] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_imag\[2\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 17 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_imag[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_imag\[3\] " "Pin FFT_O_imag\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_imag[3] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_imag\[3\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 17 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_imag[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_imag\[4\] " "Pin FFT_O_imag\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_imag[4] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_imag\[4\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 17 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_imag[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_imag\[5\] " "Pin FFT_O_imag\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_imag[5] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_imag\[5\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 17 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_imag[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_imag\[6\] " "Pin FFT_O_imag\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_imag[6] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_imag\[6\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 17 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_imag[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FFT_O_imag\[7\] " "Pin FFT_O_imag\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_O_imag[7] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_O_imag\[7\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 17 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_O_imag[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1716367733269 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1716367733269 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1716367733872 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1716367733872 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1716367733872 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1716367733872 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_control.sdc " "Synopsys Design Constraints File file not found: 'FPGA_control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716367733904 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716367733920 "|FPGA_control|Clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716367733967 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716367733967 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1716367733967 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1716367733967 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1716367733967 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1716367733967 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1716367733967 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1716367733967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC0_Clk~output " "Destination node ADC0_Clk~output" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 14 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 19749 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC1_Clk~output " "Destination node ADC1_Clk~output" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 15 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 19750 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1716367734285 ""}  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 2 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 19775 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716367734285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""}  } { { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 15362 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716367734285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Automatically promoted node Reset_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|gap_reg " "Destination node FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|gap_reg" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 166 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|gap_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 1826 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\|gap_reg " "Destination node FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\|gap_reg" {  } { { "asj_fft_bfp_o_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_fft_130.vhd" 114 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|gap_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 1126 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[0\] " "Destination node FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[0\]" {  } { { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 2356 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 3245 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[1\] " "Destination node FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[1\]" {  } { { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 2356 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 3246 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[2\] " "Destination node FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[2\]" {  } { { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 2356 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 3247 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[3\] " "Destination node FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[3\]" {  } { { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 2356 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 3248 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[4\] " "Destination node FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[4\]" {  } { { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 2356 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 3249 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[5\] " "Destination node FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[5\]" {  } { { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 2356 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 3250 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[6\] " "Destination node FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[6\]" {  } { { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 2356 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 3251 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[7\] " "Destination node FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|lpp_count\[7\]" {  } { { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 2356 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 3252 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1716367734285 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1716367734285 ""}  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 3 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 19784 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716367734285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 17678 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 15912 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716367734285 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1716367734285 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 16787 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716367734285 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716367735140 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716367735155 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716367735155 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716367735175 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716367735192 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716367735203 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716367735313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1716367735313 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716367735313 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1716367735332 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1716367735332 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1716367735332 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 19 2 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1716367735332 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1716367735332 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1716367735332 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1716367735332 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 12 13 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1716367735332 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 6 8 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1716367735332 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 25 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1716367735332 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 19 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1716367735332 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1716367735332 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1716367735332 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FFT_D_OUT " "Ignored I/O standard assignment to node \"FFT_D_OUT\"" {  } { { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_D_OUT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716367735472 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1716367735472 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FFT_D_OUT " "Node \"FFT_D_OUT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_D_OUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1716367735472 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1716367735472 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716367735487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716367736385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716367737162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716367737209 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716367738478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716367738478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716367739441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1716367741274 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716367741274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716367741764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1716367741764 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1716367741764 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716367741764 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1716367741955 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716367742002 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716367742429 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716367742477 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716367743061 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716367744073 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1716367744453 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 Cyclone IV E " "25 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FFT_I_EN\[0\] 3.3-V LVTTL P15 " "Pin FFT_I_EN\[0\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_I_EN[0] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_I_EN\[0\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 12 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_I_EN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FFT_I_EN\[1\] 3.3-V LVTTL R16 " "Pin FFT_I_EN\[1\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_I_EN[1] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_I_EN\[1\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 12 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_I_EN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk 3.3-V LVTTL E1 " "Pin Clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { Clk } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 2 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[0\] 3.3-V LVTTL G2 " "Pin ADC0_Data\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[0] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[0\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[1\] 3.3-V LVTTL G1 " "Pin ADC0_Data\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[1] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[1\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[2\] 3.3-V LVTTL F5 " "Pin ADC0_Data\[2\] uses I/O standard 3.3-V LVTTL at F5" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[2] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[2\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[3\] 3.3-V LVTTL F2 " "Pin ADC0_Data\[3\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[3] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[3\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[4\] 3.3-V LVTTL D1 " "Pin ADC0_Data\[4\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[4] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[4\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[5\] 3.3-V LVTTL F1 " "Pin ADC0_Data\[5\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[5] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[5\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[6\] 3.3-V LVTTL D3 " "Pin ADC0_Data\[6\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[6] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[6\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[7\] 3.3-V LVTTL E5 " "Pin ADC0_Data\[7\] uses I/O standard 3.3-V LVTTL at E5" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[7] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[7\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Reset_n 3.3-V LVTTL M16 " "Pin Reset_n uses I/O standard 3.3-V LVTTL at M16" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { Reset_n } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Reset_n" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 3 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_FIFO_O_EN\[0\] 3.3-V LVTTL P16 " "Pin ADC_FIFO_O_EN\[0\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC_FIFO_O_EN[0] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_FIFO_O_EN\[0\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 10 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_FIFO_O_EN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_FIFO_O_EN\[1\] 3.3-V LVTTL N15 " "Pin ADC_FIFO_O_EN\[1\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC_FIFO_O_EN[1] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_FIFO_O_EN\[1\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 10 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_FIFO_O_EN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_bg 3.3-V LVTTL N14 " "Pin ADC0_bg uses I/O standard 3.3-V LVTTL at N14" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_bg } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_bg" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 8 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_bg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_bg 3.3-V LVTTL N13 " "Pin ADC1_bg uses I/O standard 3.3-V LVTTL at N13" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_bg } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_bg" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 9 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_bg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FFT_EN 3.3-V LVTTL L14 " "Pin FFT_EN uses I/O standard 3.3-V LVTTL at L14" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { FFT_EN } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FFT_EN" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 11 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[0\] 3.3-V LVTTL C2 " "Pin ADC1_Data\[0\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[0] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[0\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 6 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[1\] 3.3-V LVTTL D4 " "Pin ADC1_Data\[1\] uses I/O standard 3.3-V LVTTL at D4" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[1] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[1\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 6 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[2\] 3.3-V LVTTL C3 " "Pin ADC1_Data\[2\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[2] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[2\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 6 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[3\] 3.3-V LVTTL D6 " "Pin ADC1_Data\[3\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[3] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[3\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 6 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[4\] 3.3-V LVTTL D5 " "Pin ADC1_Data\[4\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[4] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[4\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 6 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[5\] 3.3-V LVTTL A5 " "Pin ADC1_Data\[5\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[5] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[5\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 6 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[6\] 3.3-V LVTTL C6 " "Pin ADC1_Data\[6\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[6] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[6\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 6 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[7\] 3.3-V LVTTL F9 " "Pin ADC1_Data\[7\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[7] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[7\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 6 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716367744469 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1716367744469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/output_files/FPGA_control.fit.smsg " "Generated suppressed messages file E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/output_files/FPGA_control.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716367744977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5993 " "Peak virtual memory: 5993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716367746179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 16:49:06 2024 " "Processing ended: Wed May 22 16:49:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716367746179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716367746179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716367746179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716367746179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716367747016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716367747016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 16:49:06 2024 " "Processing started: Wed May 22 16:49:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716367747016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716367747016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_control -c FPGA_control " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_control -c FPGA_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716367747016 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1716367748459 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716367748471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716367748723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 16:49:08 2024 " "Processing ended: Wed May 22 16:49:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716367748723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716367748723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716367748723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716367748723 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716367749325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716367749925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716367749925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 16:49:09 2024 " "Processing started: Wed May 22 16:49:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716367749925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716367749925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_control -c FPGA_control " "Command: quartus_sta FPGA_control -c FPGA_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716367749925 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1716367750004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1716367750398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1716367750398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1716367750430 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1716367750430 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1716367750902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1716367750902 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1716367750902 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1716367750902 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_control.sdc " "Synopsys Design Constraints File file not found: 'FPGA_control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1716367750934 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1716367750949 "|FPGA_control|Clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716367751043 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716367751043 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1716367751043 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1716367751043 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1716367751059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 39.782 " "Worst-case setup slack is 39.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367751075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367751075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.782         0.000 altera_reserved_tck  " "   39.782         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367751075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716367751075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 altera_reserved_tck  " "    0.453         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.131 " "Worst-case recovery slack is 48.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.131         0.000 altera_reserved_tck  " "   48.131         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.326 " "Worst-case removal slack is 1.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.326         0.000 altera_reserved_tck  " "    1.326         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.385 " "Worst-case minimum pulse width slack is 49.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.385         0.000 altera_reserved_tck  " "   49.385         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716367751090 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1716367751218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1716367751234 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1716367751870 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1716367752137 "|FPGA_control|Clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716367752152 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716367752152 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1716367752152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.388 " "Worst-case setup slack is 40.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.388         0.000 altera_reserved_tck  " "   40.388         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716367752168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716367752168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.435 " "Worst-case recovery slack is 48.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.435         0.000 altera_reserved_tck  " "   48.435         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716367752168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.232 " "Worst-case removal slack is 1.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.232         0.000 altera_reserved_tck  " "    1.232         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716367752185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.227 " "Worst-case minimum pulse width slack is 49.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.227         0.000 altera_reserved_tck  " "   49.227         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716367752185 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1716367752266 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1716367752563 "|FPGA_control|Clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716367752566 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716367752566 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1716367752566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.684 " "Worst-case setup slack is 45.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.684         0.000 altera_reserved_tck  " "   45.684         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716367752579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716367752579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.490 " "Worst-case recovery slack is 49.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490         0.000 altera_reserved_tck  " "   49.490         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716367752595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.560 " "Worst-case removal slack is 0.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560         0.000 altera_reserved_tck  " "    0.560         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716367752595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.275 " "Worst-case minimum pulse width slack is 49.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.275         0.000 altera_reserved_tck  " "   49.275         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716367752595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716367752595 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1716367752990 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1716367752990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716367753132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 16:49:13 2024 " "Processing ended: Wed May 22 16:49:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716367753132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716367753132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716367753132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716367753132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716367754048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716367754048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 16:49:13 2024 " "Processing started: Wed May 22 16:49:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716367754048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716367754048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_control -c FPGA_control " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_control -c FPGA_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716367754048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_8_1200mv_85c_slow.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_8_1200mv_85c_slow.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716367755738 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_8_1200mv_0c_slow.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_8_1200mv_0c_slow.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716367756052 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_min_1200mv_0c_fast.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_min_1200mv_0c_fast.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716367756377 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716367756687 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_8_1200mv_85c_v_slow.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_8_1200mv_85c_v_slow.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716367757179 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_8_1200mv_0c_v_slow.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_8_1200mv_0c_v_slow.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716367757664 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_min_1200mv_0c_v_fast.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_min_1200mv_0c_v_fast.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716367758151 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_v.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_v.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716367758688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716367759840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 16:49:19 2024 " "Processing ended: Wed May 22 16:49:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716367759840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716367759840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716367759840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716367759840 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716367760457 ""}
