# SimpleCore

A simple RV32I core implementation in Verilog with Verilator Testbenches

## Instructions Implemented

### Integer Computational Instructions

#### Integer Register-Immediate Instructions

- [ ] ADDI
- [ ] SLTI[U]
- [ ] ANDI
- [ ] ORI
- [ ] XORI
- [ ] SLLI
- [ ] SRLI
- [ ] SRAI
- [ ] LUI
- [ ] AUIPC

#### Integer Register-Register Operations

- [ ] ADD
- [ ] SLT[U]
- [ ] AND
- [ ] OR
- [ ] XOR
- [ ] SLL
- [ ] SRL
- [ ] SUB
- [ ] SRA

#### Other

- [ ] NOP

### Control Transfer Instructions

#### Unconditional Jumps

- [ ] JAL
- [ ] JALR

#### Conditional Branches

- [ ] BEQ
- [ ] BNE
- [ ] BLT[U]
- [ ] BGE[U]

### Load and Store Instructions

- [ ] LW
- [ ] LH[U]
- [ ] LB[U]
- [ ] SW
- [ ] SH
- [ ] SB

### Memory Ordering Instructions

- [ ] FENCE

### Environment Call and Breakpoints

- [ ] ECALL
- [ ] EBREAK
