#[doc = "Register `ST1CH1RST` reader"]
pub type R = crate::R<St1ch1rstSpec>;
#[doc = "Register `ST1CH1RST` writer"]
pub type W = crate::W<St1ch1rstSpec>;
#[doc = "Field `CH1RSSEV` reader - Software event generates channel 1"]
pub type Ch1rssevR = crate::BitReader;
#[doc = "Field `CH1RSSEV` writer - Software event generates channel 1"]
pub type Ch1rssevW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSRST` reader - Slave_TIMERx reset event generates channel 1"]
pub type Ch1rsrstR = crate::BitReader;
#[doc = "Field `CH1RSRST` writer - Slave_TIMERx reset event generates channel 1"]
pub type Ch1rsrstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSPER` reader - Slave_TIMERx period event generates channel 1"]
pub type Ch1rsperR = crate::BitReader;
#[doc = "Field `CH1RSPER` writer - Slave_TIMERx period event generates channel 1"]
pub type Ch1rsperW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSCMP0` reader - Slave_TIMERx compare 0 event generates channel 1"]
pub type Ch1rscmp0R = crate::BitReader;
#[doc = "Field `CH1RSCMP0` writer - Slave_TIMERx compare 0 event generates channel 1"]
pub type Ch1rscmp0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSCMP1` reader - Slave_TIMERx compare 1 event generates channel 1"]
pub type Ch1rscmp1R = crate::BitReader;
#[doc = "Field `CH1RSCMP1` writer - Slave_TIMERx compare 1 event generates channel 1"]
pub type Ch1rscmp1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSCMP2` reader - Slave_TIMERx compare 2 event generates channel 1"]
pub type Ch1rscmp2R = crate::BitReader;
#[doc = "Field `CH1RSCMP2` writer - Slave_TIMERx compare 2 event generates channel 1"]
pub type Ch1rscmp2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSCMP3` reader - Slave_TIMERx compare 3 event generates channel 1"]
pub type Ch1rscmp3R = crate::BitReader;
#[doc = "Field `CH1RSCMP3` writer - Slave_TIMERx compare 3 event generates channel 1"]
pub type Ch1rscmp3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSMTPER` reader - Master_TIMER period event generates channel 1"]
pub type Ch1rsmtperR = crate::BitReader;
#[doc = "Field `CH1RSMTPER` writer - Master_TIMER period event generates channel 1"]
pub type Ch1rsmtperW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSMTCMP0` reader - Master_TIMER compare 0 event generates channel 1"]
pub type Ch1rsmtcmp0R = crate::BitReader;
#[doc = "Field `CH1RSMTCMP0` writer - Master_TIMER compare 0 event generates channel 1"]
pub type Ch1rsmtcmp0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSMTCMP1` reader - Master_TIMER compare 1 event generates channel 1"]
pub type Ch1rsmtcmp1R = crate::BitReader;
#[doc = "Field `CH1RSMTCMP1` writer - Master_TIMER compare 1 event generates channel 1"]
pub type Ch1rsmtcmp1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSMTCMP2` reader - Master_TIMER compare 2 event generates channel 1"]
pub type Ch1rsmtcmp2R = crate::BitReader;
#[doc = "Field `CH1RSMTCMP2` writer - Master_TIMER compare 2 event generates channel 1"]
pub type Ch1rsmtcmp2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSMTCMP3` reader - Master_TIMER compare 3 event generates channel 1"]
pub type Ch1rsmtcmp3R = crate::BitReader;
#[doc = "Field `CH1RSMTCMP3` writer - Master_TIMER compare 3 event generates channel 1"]
pub type Ch1rsmtcmp3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSSTEV0` reader - Slave_TIMERx interconnection event 0 generates channel 1"]
pub type Ch1rsstev0R = crate::BitReader;
#[doc = "Field `CH1RSSTEV0` writer - Slave_TIMERx interconnection event 0 generates channel 1"]
pub type Ch1rsstev0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSSTEV1` reader - Slave_TIMERx interconnection event 1 generates channel 1"]
pub type Ch1rsstev1R = crate::BitReader;
#[doc = "Field `CH1RSSTEV1` writer - Slave_TIMERx interconnection event 1 generates channel 1"]
pub type Ch1rsstev1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSSTEV2` reader - Slave_TIMERx interconnection event 2 generates channel 1"]
pub type Ch1rsstev2R = crate::BitReader;
#[doc = "Field `CH1RSSTEV2` writer - Slave_TIMERx interconnection event 2 generates channel 1"]
pub type Ch1rsstev2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSSTEV3` reader - Slave_TIMERx interconnection event 3 generates channel 1"]
pub type Ch1rsstev3R = crate::BitReader;
#[doc = "Field `CH1RSSTEV3` writer - Slave_TIMERx interconnection event 3 generates channel 1"]
pub type Ch1rsstev3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSSTEV4` reader - Slave_TIMERx interconnection event 4 generates channel 1"]
pub type Ch1rsstev4R = crate::BitReader;
#[doc = "Field `CH1RSSTEV4` writer - Slave_TIMERx interconnection event 4 generates channel 1"]
pub type Ch1rsstev4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSSTEV5` reader - Slave_TIMERx interconnection event 5 generates channel 1"]
pub type Ch1rsstev5R = crate::BitReader;
#[doc = "Field `CH1RSSTEV5` writer - Slave_TIMERx interconnection event 5 generates channel 1"]
pub type Ch1rsstev5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSSTEV6` reader - Slave_TIMERx interconnection event 6 generates channel 1"]
pub type Ch1rsstev6R = crate::BitReader;
#[doc = "Field `CH1RSSTEV6` writer - Slave_TIMERx interconnection event 6 generates channel 1"]
pub type Ch1rsstev6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSSTEV7` reader - Slave_TIMERx interconnection event 7 generates channel 1"]
pub type Ch1rsstev7R = crate::BitReader;
#[doc = "Field `CH1RSSTEV7` writer - Slave_TIMERx interconnection event 7 generates channel 1"]
pub type Ch1rsstev7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSSTEV8` reader - Slave_TIMERx interconnection event 8 generates channel 1"]
pub type Ch1rsstev8R = crate::BitReader;
#[doc = "Field `CH1RSSTEV8` writer - Slave_TIMERx interconnection event 8 generates channel 1"]
pub type Ch1rsstev8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSEXEV0` reader - External event 0 generates channel 1"]
pub type Ch1rsexev0R = crate::BitReader;
#[doc = "Field `CH1RSEXEV0` writer - External event 0 generates channel 1"]
pub type Ch1rsexev0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSEXEV1` reader - External event 1 generates channel 1"]
pub type Ch1rsexev1R = crate::BitReader;
#[doc = "Field `CH1RSEXEV1` writer - External event 1 generates channel 1"]
pub type Ch1rsexev1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSEXEV2` reader - External event 2 generates channel 1"]
pub type Ch1rsexev2R = crate::BitReader;
#[doc = "Field `CH1RSEXEV2` writer - External event 2 generates channel 1"]
pub type Ch1rsexev2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSEXEV3` reader - External event 3 generates channel 1"]
pub type Ch1rsexev3R = crate::BitReader;
#[doc = "Field `CH1RSEXEV3` writer - External event 3 generates channel 1"]
pub type Ch1rsexev3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSEXEV4` reader - External event 4 generates channel 1"]
pub type Ch1rsexev4R = crate::BitReader;
#[doc = "Field `CH1RSEXEV4` writer - External event 4 generates channel 1"]
pub type Ch1rsexev4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSEXEV5` reader - External event 5 generates channel 1"]
pub type Ch1rsexev5R = crate::BitReader;
#[doc = "Field `CH1RSEXEV5` writer - External event 5 generates channel 1"]
pub type Ch1rsexev5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSEXEV6` reader - External event 6 generates channel 1"]
pub type Ch1rsexev6R = crate::BitReader;
#[doc = "Field `CH1RSEXEV6` writer - External event 6 generates channel 1"]
pub type Ch1rsexev6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSEXEV7` reader - External event 7 generates channel 1"]
pub type Ch1rsexev7R = crate::BitReader;
#[doc = "Field `CH1RSEXEV7` writer - External event 7 generates channel 1"]
pub type Ch1rsexev7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSEXEV8` reader - External event 8 generates channel 1"]
pub type Ch1rsexev8R = crate::BitReader;
#[doc = "Field `CH1RSEXEV8` writer - External event 8 generates channel 1"]
pub type Ch1rsexev8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSEXEV9` reader - External event 9 generates channel 1"]
pub type Ch1rsexev9R = crate::BitReader;
#[doc = "Field `CH1RSEXEV9` writer - External event 9 generates channel 1"]
pub type Ch1rsexev9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1RSUP` reader - Update event generates channel 1"]
pub type Ch1rsupR = crate::BitReader;
#[doc = "Field `CH1RSUP` writer - Update event generates channel 1"]
pub type Ch1rsupW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Software event generates channel 1"]
    #[inline(always)]
    pub fn ch1rssev(&self) -> Ch1rssevR {
        Ch1rssevR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Slave_TIMERx reset event generates channel 1"]
    #[inline(always)]
    pub fn ch1rsrst(&self) -> Ch1rsrstR {
        Ch1rsrstR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Slave_TIMERx period event generates channel 1"]
    #[inline(always)]
    pub fn ch1rsper(&self) -> Ch1rsperR {
        Ch1rsperR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Slave_TIMERx compare 0 event generates channel 1"]
    #[inline(always)]
    pub fn ch1rscmp0(&self) -> Ch1rscmp0R {
        Ch1rscmp0R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Slave_TIMERx compare 1 event generates channel 1"]
    #[inline(always)]
    pub fn ch1rscmp1(&self) -> Ch1rscmp1R {
        Ch1rscmp1R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Slave_TIMERx compare 2 event generates channel 1"]
    #[inline(always)]
    pub fn ch1rscmp2(&self) -> Ch1rscmp2R {
        Ch1rscmp2R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Slave_TIMERx compare 3 event generates channel 1"]
    #[inline(always)]
    pub fn ch1rscmp3(&self) -> Ch1rscmp3R {
        Ch1rscmp3R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Master_TIMER period event generates channel 1"]
    #[inline(always)]
    pub fn ch1rsmtper(&self) -> Ch1rsmtperR {
        Ch1rsmtperR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Master_TIMER compare 0 event generates channel 1"]
    #[inline(always)]
    pub fn ch1rsmtcmp0(&self) -> Ch1rsmtcmp0R {
        Ch1rsmtcmp0R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Master_TIMER compare 1 event generates channel 1"]
    #[inline(always)]
    pub fn ch1rsmtcmp1(&self) -> Ch1rsmtcmp1R {
        Ch1rsmtcmp1R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Master_TIMER compare 2 event generates channel 1"]
    #[inline(always)]
    pub fn ch1rsmtcmp2(&self) -> Ch1rsmtcmp2R {
        Ch1rsmtcmp2R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Master_TIMER compare 3 event generates channel 1"]
    #[inline(always)]
    pub fn ch1rsmtcmp3(&self) -> Ch1rsmtcmp3R {
        Ch1rsmtcmp3R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Slave_TIMERx interconnection event 0 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsstev0(&self) -> Ch1rsstev0R {
        Ch1rsstev0R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Slave_TIMERx interconnection event 1 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsstev1(&self) -> Ch1rsstev1R {
        Ch1rsstev1R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Slave_TIMERx interconnection event 2 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsstev2(&self) -> Ch1rsstev2R {
        Ch1rsstev2R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Slave_TIMERx interconnection event 3 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsstev3(&self) -> Ch1rsstev3R {
        Ch1rsstev3R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Slave_TIMERx interconnection event 4 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsstev4(&self) -> Ch1rsstev4R {
        Ch1rsstev4R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Slave_TIMERx interconnection event 5 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsstev5(&self) -> Ch1rsstev5R {
        Ch1rsstev5R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Slave_TIMERx interconnection event 6 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsstev6(&self) -> Ch1rsstev6R {
        Ch1rsstev6R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Slave_TIMERx interconnection event 7 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsstev7(&self) -> Ch1rsstev7R {
        Ch1rsstev7R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Slave_TIMERx interconnection event 8 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsstev8(&self) -> Ch1rsstev8R {
        Ch1rsstev8R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - External event 0 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsexev0(&self) -> Ch1rsexev0R {
        Ch1rsexev0R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - External event 1 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsexev1(&self) -> Ch1rsexev1R {
        Ch1rsexev1R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - External event 2 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsexev2(&self) -> Ch1rsexev2R {
        Ch1rsexev2R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - External event 3 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsexev3(&self) -> Ch1rsexev3R {
        Ch1rsexev3R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - External event 4 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsexev4(&self) -> Ch1rsexev4R {
        Ch1rsexev4R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - External event 5 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsexev5(&self) -> Ch1rsexev5R {
        Ch1rsexev5R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - External event 6 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsexev6(&self) -> Ch1rsexev6R {
        Ch1rsexev6R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - External event 7 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsexev7(&self) -> Ch1rsexev7R {
        Ch1rsexev7R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - External event 8 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsexev8(&self) -> Ch1rsexev8R {
        Ch1rsexev8R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - External event 9 generates channel 1"]
    #[inline(always)]
    pub fn ch1rsexev9(&self) -> Ch1rsexev9R {
        Ch1rsexev9R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Update event generates channel 1"]
    #[inline(always)]
    pub fn ch1rsup(&self) -> Ch1rsupR {
        Ch1rsupR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Software event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rssev(&mut self) -> Ch1rssevW<St1ch1rstSpec> {
        Ch1rssevW::new(self, 0)
    }
    #[doc = "Bit 1 - Slave_TIMERx reset event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsrst(&mut self) -> Ch1rsrstW<St1ch1rstSpec> {
        Ch1rsrstW::new(self, 1)
    }
    #[doc = "Bit 2 - Slave_TIMERx period event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsper(&mut self) -> Ch1rsperW<St1ch1rstSpec> {
        Ch1rsperW::new(self, 2)
    }
    #[doc = "Bit 3 - Slave_TIMERx compare 0 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rscmp0(&mut self) -> Ch1rscmp0W<St1ch1rstSpec> {
        Ch1rscmp0W::new(self, 3)
    }
    #[doc = "Bit 4 - Slave_TIMERx compare 1 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rscmp1(&mut self) -> Ch1rscmp1W<St1ch1rstSpec> {
        Ch1rscmp1W::new(self, 4)
    }
    #[doc = "Bit 5 - Slave_TIMERx compare 2 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rscmp2(&mut self) -> Ch1rscmp2W<St1ch1rstSpec> {
        Ch1rscmp2W::new(self, 5)
    }
    #[doc = "Bit 6 - Slave_TIMERx compare 3 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rscmp3(&mut self) -> Ch1rscmp3W<St1ch1rstSpec> {
        Ch1rscmp3W::new(self, 6)
    }
    #[doc = "Bit 7 - Master_TIMER period event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsmtper(&mut self) -> Ch1rsmtperW<St1ch1rstSpec> {
        Ch1rsmtperW::new(self, 7)
    }
    #[doc = "Bit 8 - Master_TIMER compare 0 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsmtcmp0(&mut self) -> Ch1rsmtcmp0W<St1ch1rstSpec> {
        Ch1rsmtcmp0W::new(self, 8)
    }
    #[doc = "Bit 9 - Master_TIMER compare 1 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsmtcmp1(&mut self) -> Ch1rsmtcmp1W<St1ch1rstSpec> {
        Ch1rsmtcmp1W::new(self, 9)
    }
    #[doc = "Bit 10 - Master_TIMER compare 2 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsmtcmp2(&mut self) -> Ch1rsmtcmp2W<St1ch1rstSpec> {
        Ch1rsmtcmp2W::new(self, 10)
    }
    #[doc = "Bit 11 - Master_TIMER compare 3 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsmtcmp3(&mut self) -> Ch1rsmtcmp3W<St1ch1rstSpec> {
        Ch1rsmtcmp3W::new(self, 11)
    }
    #[doc = "Bit 12 - Slave_TIMERx interconnection event 0 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsstev0(&mut self) -> Ch1rsstev0W<St1ch1rstSpec> {
        Ch1rsstev0W::new(self, 12)
    }
    #[doc = "Bit 13 - Slave_TIMERx interconnection event 1 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsstev1(&mut self) -> Ch1rsstev1W<St1ch1rstSpec> {
        Ch1rsstev1W::new(self, 13)
    }
    #[doc = "Bit 14 - Slave_TIMERx interconnection event 2 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsstev2(&mut self) -> Ch1rsstev2W<St1ch1rstSpec> {
        Ch1rsstev2W::new(self, 14)
    }
    #[doc = "Bit 15 - Slave_TIMERx interconnection event 3 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsstev3(&mut self) -> Ch1rsstev3W<St1ch1rstSpec> {
        Ch1rsstev3W::new(self, 15)
    }
    #[doc = "Bit 16 - Slave_TIMERx interconnection event 4 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsstev4(&mut self) -> Ch1rsstev4W<St1ch1rstSpec> {
        Ch1rsstev4W::new(self, 16)
    }
    #[doc = "Bit 17 - Slave_TIMERx interconnection event 5 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsstev5(&mut self) -> Ch1rsstev5W<St1ch1rstSpec> {
        Ch1rsstev5W::new(self, 17)
    }
    #[doc = "Bit 18 - Slave_TIMERx interconnection event 6 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsstev6(&mut self) -> Ch1rsstev6W<St1ch1rstSpec> {
        Ch1rsstev6W::new(self, 18)
    }
    #[doc = "Bit 19 - Slave_TIMERx interconnection event 7 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsstev7(&mut self) -> Ch1rsstev7W<St1ch1rstSpec> {
        Ch1rsstev7W::new(self, 19)
    }
    #[doc = "Bit 20 - Slave_TIMERx interconnection event 8 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsstev8(&mut self) -> Ch1rsstev8W<St1ch1rstSpec> {
        Ch1rsstev8W::new(self, 20)
    }
    #[doc = "Bit 21 - External event 0 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsexev0(&mut self) -> Ch1rsexev0W<St1ch1rstSpec> {
        Ch1rsexev0W::new(self, 21)
    }
    #[doc = "Bit 22 - External event 1 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsexev1(&mut self) -> Ch1rsexev1W<St1ch1rstSpec> {
        Ch1rsexev1W::new(self, 22)
    }
    #[doc = "Bit 23 - External event 2 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsexev2(&mut self) -> Ch1rsexev2W<St1ch1rstSpec> {
        Ch1rsexev2W::new(self, 23)
    }
    #[doc = "Bit 24 - External event 3 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsexev3(&mut self) -> Ch1rsexev3W<St1ch1rstSpec> {
        Ch1rsexev3W::new(self, 24)
    }
    #[doc = "Bit 25 - External event 4 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsexev4(&mut self) -> Ch1rsexev4W<St1ch1rstSpec> {
        Ch1rsexev4W::new(self, 25)
    }
    #[doc = "Bit 26 - External event 5 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsexev5(&mut self) -> Ch1rsexev5W<St1ch1rstSpec> {
        Ch1rsexev5W::new(self, 26)
    }
    #[doc = "Bit 27 - External event 6 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsexev6(&mut self) -> Ch1rsexev6W<St1ch1rstSpec> {
        Ch1rsexev6W::new(self, 27)
    }
    #[doc = "Bit 28 - External event 7 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsexev7(&mut self) -> Ch1rsexev7W<St1ch1rstSpec> {
        Ch1rsexev7W::new(self, 28)
    }
    #[doc = "Bit 29 - External event 8 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsexev8(&mut self) -> Ch1rsexev8W<St1ch1rstSpec> {
        Ch1rsexev8W::new(self, 29)
    }
    #[doc = "Bit 30 - External event 9 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsexev9(&mut self) -> Ch1rsexev9W<St1ch1rstSpec> {
        Ch1rsexev9W::new(self, 30)
    }
    #[doc = "Bit 31 - Update event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1rsup(&mut self) -> Ch1rsupW<St1ch1rstSpec> {
        Ch1rsupW::new(self, 31)
    }
}
#[doc = "SHRTIMER Slave_TIMER1 channel 1 reset request register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`st1ch1rst::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`st1ch1rst::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct St1ch1rstSpec;
impl crate::RegisterSpec for St1ch1rstSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`st1ch1rst::R`](R) reader structure"]
impl crate::Readable for St1ch1rstSpec {}
#[doc = "`write(|w| ..)` method takes [`st1ch1rst::W`](W) writer structure"]
impl crate::Writable for St1ch1rstSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets ST1CH1RST to value 0"]
impl crate::Resettable for St1ch1rstSpec {
    const RESET_VALUE: u32 = 0;
}
