

================================================================
== Vivado HLS Report for 'fft_streaming'
================================================================
* Date:           Thu Jul 13 17:33:54 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages_loop.proj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.492 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     6186|     6186| 61.860 us | 61.860 us |  1028|  1028| dataflow |
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+-----------+-----------+------+------+---------+
        |                          |               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------+---------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_fft_stage_130_fu_162  |fft_stage_130  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |grp_fft_stage_131_fu_174  |fft_stage_131  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |grp_fft_stage_127_fu_186  |fft_stage_127  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |grp_fft_stage_129_fu_198  |fft_stage_129  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |grp_fft_stage_128_fu_210  |fft_stage_128  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |grp_fft_stage_132_fu_222  |fft_stage_132  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |grp_fft_stage_133_fu_234  |fft_stage_133  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |grp_fft_stage_134_fu_246  |fft_stage_134  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |grp_fft_stage35_fu_258    |fft_stage35    |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |grp_fft_stage_126_fu_272  |fft_stage_126  |      514|      514|  5.140 us |  5.140 us |   514|   514|   none  |
        |grp_bit_reverse25_fu_280  |bit_reverse25  |     1027|     1027| 10.270 us | 10.270 us |  1027|  1027|   none  |
        +--------------------------+---------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 23 [1/1] (1.35ns)   --->   "%Stage_R_0_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 23 'alloca' 'Stage_R_0_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 24 [1/1] (1.35ns)   --->   "%Stage_R_1_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 24 'alloca' 'Stage_R_1_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 25 [1/1] (1.35ns)   --->   "%Stage_R_2_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 25 'alloca' 'Stage_R_2_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 26 [1/1] (1.35ns)   --->   "%Stage_R_3_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 26 'alloca' 'Stage_R_3_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "%Stage_R_4_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 27 'alloca' 'Stage_R_4_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 28 [1/1] (1.35ns)   --->   "%Stage_R_5_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 28 'alloca' 'Stage_R_5_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 29 [1/1] (1.35ns)   --->   "%Stage_R_6_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 29 'alloca' 'Stage_R_6_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 30 [1/1] (1.35ns)   --->   "%Stage_R_7_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 30 'alloca' 'Stage_R_7_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 31 [1/1] (1.35ns)   --->   "%Stage_R_8_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 31 'alloca' 'Stage_R_8_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 32 [1/1] (1.35ns)   --->   "%Stage_R_9_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 32 'alloca' 'Stage_R_9_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 33 [1/1] (1.35ns)   --->   "%Stage_I_0_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 33 'alloca' 'Stage_I_0_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 34 [1/1] (1.35ns)   --->   "%Stage_I_1_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 34 'alloca' 'Stage_I_1_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 35 [1/1] (1.35ns)   --->   "%Stage_I_2_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 35 'alloca' 'Stage_I_2_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 36 [1/1] (1.35ns)   --->   "%Stage_I_3_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 36 'alloca' 'Stage_I_3_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "%Stage_I_4_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 37 'alloca' 'Stage_I_4_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 38 [1/1] (1.35ns)   --->   "%Stage_I_5_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 38 'alloca' 'Stage_I_5_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 39 [1/1] (1.35ns)   --->   "%Stage_I_6_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 39 'alloca' 'Stage_I_6_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 40 [1/1] (1.35ns)   --->   "%Stage_I_7_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 40 'alloca' 'Stage_I_7_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 41 [1/1] (1.35ns)   --->   "%Stage_I_8_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 41 'alloca' 'Stage_I_8_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 42 [1/1] (1.35ns)   --->   "%Stage_I_9_V = alloca [1024 x i22], align 4" [fft_stages_loop.cpp:71]   --->   Operation 42 'alloca' 'Stage_I_9_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "call fastcc void @bit_reverse25([1024 x i22]* %X_R_V, [1024 x i22]* %X_I_V, [1024 x i22]* %Stage_R_0_V, [1024 x i22]* %Stage_I_0_V)" [fft_stages_loop.cpp:75]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @bit_reverse25([1024 x i22]* %X_R_V, [1024 x i22]* %X_I_V, [1024 x i22]* %Stage_R_0_V, [1024 x i22]* %Stage_I_0_V)" [fft_stages_loop.cpp:75]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.126([1024 x i22]* %Stage_R_0_V, [1024 x i22]* %Stage_I_0_V, [1024 x i22]* %Stage_R_1_V, [1024 x i22]* %Stage_I_1_V)" [fft_stages_loop.cpp:79]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.126([1024 x i22]* %Stage_R_0_V, [1024 x i22]* %Stage_I_0_V, [1024 x i22]* %Stage_R_1_V, [1024 x i22]* %Stage_I_1_V)" [fft_stages_loop.cpp:79]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.127([1024 x i22]* %Stage_R_1_V, [1024 x i22]* %Stage_I_1_V, [1024 x i22]* %Stage_R_2_V, [1024 x i22]* %Stage_I_2_V)" [fft_stages_loop.cpp:79]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.127([1024 x i22]* %Stage_R_1_V, [1024 x i22]* %Stage_I_1_V, [1024 x i22]* %Stage_R_2_V, [1024 x i22]* %Stage_I_2_V)" [fft_stages_loop.cpp:79]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.128([1024 x i22]* %Stage_R_2_V, [1024 x i22]* %Stage_I_2_V, [1024 x i22]* %Stage_R_3_V, [1024 x i22]* %Stage_I_3_V)" [fft_stages_loop.cpp:79]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.128([1024 x i22]* %Stage_R_2_V, [1024 x i22]* %Stage_I_2_V, [1024 x i22]* %Stage_R_3_V, [1024 x i22]* %Stage_I_3_V)" [fft_stages_loop.cpp:79]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 51 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.129([1024 x i22]* %Stage_R_3_V, [1024 x i22]* %Stage_I_3_V, [1024 x i22]* %Stage_R_4_V, [1024 x i22]* %Stage_I_4_V)" [fft_stages_loop.cpp:79]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.129([1024 x i22]* %Stage_R_3_V, [1024 x i22]* %Stage_I_3_V, [1024 x i22]* %Stage_R_4_V, [1024 x i22]* %Stage_I_4_V)" [fft_stages_loop.cpp:79]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 53 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.130([1024 x i22]* %Stage_R_4_V, [1024 x i22]* %Stage_I_4_V, [1024 x i22]* %Stage_R_5_V, [1024 x i22]* %Stage_I_5_V)" [fft_stages_loop.cpp:79]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.130([1024 x i22]* %Stage_R_4_V, [1024 x i22]* %Stage_I_4_V, [1024 x i22]* %Stage_R_5_V, [1024 x i22]* %Stage_I_5_V)" [fft_stages_loop.cpp:79]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 55 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.131([1024 x i22]* %Stage_R_5_V, [1024 x i22]* %Stage_I_5_V, [1024 x i22]* %Stage_R_6_V, [1024 x i22]* %Stage_I_6_V)" [fft_stages_loop.cpp:79]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 56 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.131([1024 x i22]* %Stage_R_5_V, [1024 x i22]* %Stage_I_5_V, [1024 x i22]* %Stage_R_6_V, [1024 x i22]* %Stage_I_6_V)" [fft_stages_loop.cpp:79]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 57 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.132([1024 x i22]* %Stage_R_6_V, [1024 x i22]* %Stage_I_6_V, [1024 x i22]* %Stage_R_7_V, [1024 x i22]* %Stage_I_7_V)" [fft_stages_loop.cpp:79]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 58 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.132([1024 x i22]* %Stage_R_6_V, [1024 x i22]* %Stage_I_6_V, [1024 x i22]* %Stage_R_7_V, [1024 x i22]* %Stage_I_7_V)" [fft_stages_loop.cpp:79]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 59 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.133([1024 x i22]* %Stage_R_7_V, [1024 x i22]* %Stage_I_7_V, [1024 x i22]* %Stage_R_8_V, [1024 x i22]* %Stage_I_8_V)" [fft_stages_loop.cpp:79]   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 60 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.133([1024 x i22]* %Stage_R_7_V, [1024 x i22]* %Stage_I_7_V, [1024 x i22]* %Stage_R_8_V, [1024 x i22]* %Stage_I_8_V)" [fft_stages_loop.cpp:79]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 61 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.134([1024 x i22]* %Stage_R_8_V, [1024 x i22]* %Stage_I_8_V, [1024 x i22]* %Stage_R_9_V, [1024 x i22]* %Stage_I_9_V)" [fft_stages_loop.cpp:79]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.134([1024 x i22]* %Stage_R_8_V, [1024 x i22]* %Stage_I_8_V, [1024 x i22]* %Stage_R_9_V, [1024 x i22]* %Stage_I_9_V)" [fft_stages_loop.cpp:79]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 63 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage35([1024 x i22]* %Stage_R_9_V, [1024 x i22]* %Stage_I_9_V, [1024 x i22]* %OUT_R_V, [1024 x i22]* %OUT_I_V)" [fft_stages_loop.cpp:81]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str3) nounwind" [fft_stages_loop.cpp:70]   --->   Operation 64 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i22]* %X_R_V), !map !83"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i22]* %X_I_V), !map !89"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i22]* %OUT_R_V), !map !93"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i22]* %OUT_I_V), !map !97"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @fft_streaming_str) nounwind"   --->   Operation 69 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage35([1024 x i22]* %Stage_R_9_V, [1024 x i22]* %Stage_I_9_V, [1024 x i22]* %OUT_R_V, [1024 x i22]* %OUT_I_V)" [fft_stages_loop.cpp:81]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 71 [1/1] (0.00ns)   --->   "ret void" [fft_stages_loop.cpp:82]   --->   Operation 71 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real_V55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag_V47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real_V56]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag_V48]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real_V57]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag_V49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real_V58]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag_V50]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real_V59]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag_V51]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real_V60]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag_V52]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real_V61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag_V53]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real_V62]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag_V54]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Stage_R_0_V               (alloca              ) [ 00111000000000000000000]
Stage_R_1_V               (alloca              ) [ 00111110000000000000000]
Stage_R_2_V               (alloca              ) [ 00111111100000000000000]
Stage_R_3_V               (alloca              ) [ 00111111111000000000000]
Stage_R_4_V               (alloca              ) [ 00111111111110000000000]
Stage_R_5_V               (alloca              ) [ 00111111111111100000000]
Stage_R_6_V               (alloca              ) [ 00111111111111111000000]
Stage_R_7_V               (alloca              ) [ 00111111111111111110000]
Stage_R_8_V               (alloca              ) [ 00111111111111111111100]
Stage_R_9_V               (alloca              ) [ 00111111111111111111111]
Stage_I_0_V               (alloca              ) [ 00111000000000000000000]
Stage_I_1_V               (alloca              ) [ 00111110000000000000000]
Stage_I_2_V               (alloca              ) [ 00111111100000000000000]
Stage_I_3_V               (alloca              ) [ 00111111111000000000000]
Stage_I_4_V               (alloca              ) [ 00111111111110000000000]
Stage_I_5_V               (alloca              ) [ 00111111111111100000000]
Stage_I_6_V               (alloca              ) [ 00111111111111111000000]
Stage_I_7_V               (alloca              ) [ 00111111111111111110000]
Stage_I_8_V               (alloca              ) [ 00111111111111111111100]
Stage_I_9_V               (alloca              ) [ 00111111111111111111111]
call_ln75                 (call                ) [ 00000000000000000000000]
call_ln79                 (call                ) [ 00000000000000000000000]
call_ln79                 (call                ) [ 00000000000000000000000]
call_ln79                 (call                ) [ 00000000000000000000000]
call_ln79                 (call                ) [ 00000000000000000000000]
call_ln79                 (call                ) [ 00000000000000000000000]
call_ln79                 (call                ) [ 00000000000000000000000]
call_ln79                 (call                ) [ 00000000000000000000000]
call_ln79                 (call                ) [ 00000000000000000000000]
call_ln79                 (call                ) [ 00000000000000000000000]
specdataflowpipeline_ln70 (specdataflowpipeline) [ 00000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000000000]
spectopmodule_ln0         (spectopmodule       ) [ 00000000000000000000000]
call_ln81                 (call                ) [ 00000000000000000000000]
ret_ln82                  (ret                 ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_I_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_real_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_imag_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="W_real_V55">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real_V55"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="W_imag_V47">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag_V47"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="W_real_V56">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real_V56"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="W_imag_V48">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag_V48"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="W_real_V57">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real_V57"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="W_imag_V49">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag_V49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="W_real_V58">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real_V58"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="W_imag_V50">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag_V50"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="W_real_V59">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real_V59"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="W_imag_V51">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag_V51"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="W_real_V60">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real_V60"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W_imag_V52">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag_V52"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="W_real_V61">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real_V61"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="W_imag_V53">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag_V53"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="W_real_V62">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real_V62"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="W_imag_V54">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag_V54"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_reverse25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.126"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.127"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.128"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.129"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.130"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.131"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.132"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.133"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.134"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage35"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_streaming_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="Stage_R_0_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_0_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="Stage_R_1_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_1_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="Stage_R_2_V_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_2_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Stage_R_3_V_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_3_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="Stage_R_4_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_4_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="Stage_R_5_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_5_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="Stage_R_6_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_6_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="Stage_R_7_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_7_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="Stage_R_8_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_8_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="Stage_R_9_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_9_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="Stage_I_0_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_0_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="Stage_I_1_V_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_1_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="Stage_I_2_V_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_2_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="Stage_I_3_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_3_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="Stage_I_4_V_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_4_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="Stage_I_5_V_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_5_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Stage_I_6_V_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_6_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="Stage_I_7_V_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_7_V/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="Stage_I_8_V_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_8_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="Stage_I_9_V_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_9_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fft_stage_130_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="166" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="167" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="168" dir="0" index="5" bw="13" slack="0"/>
<pin id="169" dir="0" index="6" bw="12" slack="0"/>
<pin id="170" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/11 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fft_stage_131_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="178" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="179" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="180" dir="0" index="5" bw="13" slack="0"/>
<pin id="181" dir="0" index="6" bw="12" slack="0"/>
<pin id="182" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/13 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fft_stage_127_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="190" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="191" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="192" dir="0" index="5" bw="13" slack="0"/>
<pin id="193" dir="0" index="6" bw="12" slack="0"/>
<pin id="194" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fft_stage_129_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="202" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="204" dir="0" index="5" bw="13" slack="0"/>
<pin id="205" dir="0" index="6" bw="12" slack="0"/>
<pin id="206" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fft_stage_128_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="214" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="215" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="216" dir="0" index="5" bw="13" slack="0"/>
<pin id="217" dir="0" index="6" bw="12" slack="0"/>
<pin id="218" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/7 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fft_stage_132_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="226" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="227" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="228" dir="0" index="5" bw="13" slack="0"/>
<pin id="229" dir="0" index="6" bw="12" slack="0"/>
<pin id="230" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/15 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fft_stage_133_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="238" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="239" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="240" dir="0" index="5" bw="13" slack="0"/>
<pin id="241" dir="0" index="6" bw="12" slack="0"/>
<pin id="242" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/17 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fft_stage_134_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="250" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="251" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="252" dir="0" index="5" bw="13" slack="0"/>
<pin id="253" dir="0" index="6" bw="12" slack="0"/>
<pin id="254" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/19 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fft_stage35_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="262" dir="0" index="3" bw="22" slack="0"/>
<pin id="263" dir="0" index="4" bw="22" slack="0"/>
<pin id="264" dir="0" index="5" bw="13" slack="0"/>
<pin id="265" dir="0" index="6" bw="12" slack="0"/>
<pin id="266" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/21 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fft_stage_126_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="276" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="277" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="278" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_bit_reverse25_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="22" slack="0"/>
<pin id="283" dir="0" index="2" bw="22" slack="0"/>
<pin id="284" dir="0" index="3" bw="22" slack="0"/>
<pin id="285" dir="0" index="4" bw="22" slack="0"/>
<pin id="286" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="44" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="44" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="44" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="171"><net_src comp="56" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="162" pin=5"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="162" pin=6"/></net>

<net id="183"><net_src comp="58" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="174" pin=5"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="186" pin=6"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="198" pin=5"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="198" pin=6"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="210" pin=5"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="210" pin=6"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="222" pin=5"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="222" pin=6"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="234" pin=5"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="234" pin=6"/></net>

<net id="255"><net_src comp="64" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="246" pin=5"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="246" pin=6"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="4" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="258" pin=5"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="258" pin=6"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="0" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="2" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="82" pin="1"/><net_sink comp="280" pin=3"/></net>

<net id="291"><net_src comp="122" pin="1"/><net_sink comp="280" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R_V | {21 22 }
	Port: OUT_I_V | {21 22 }
 - Input state : 
	Port: fft_streaming : X_R_V | {1 2 }
	Port: fft_streaming : X_I_V | {1 2 }
	Port: fft_streaming : W_real_V | {5 6 }
	Port: fft_streaming : W_imag_V | {5 6 }
	Port: fft_streaming : W_real_V55 | {7 8 }
	Port: fft_streaming : W_imag_V47 | {7 8 }
	Port: fft_streaming : W_real_V56 | {9 10 }
	Port: fft_streaming : W_imag_V48 | {9 10 }
	Port: fft_streaming : W_real_V57 | {11 12 }
	Port: fft_streaming : W_imag_V49 | {11 12 }
	Port: fft_streaming : W_real_V58 | {13 14 }
	Port: fft_streaming : W_imag_V50 | {13 14 }
	Port: fft_streaming : W_real_V59 | {15 16 }
	Port: fft_streaming : W_imag_V51 | {15 16 }
	Port: fft_streaming : W_real_V60 | {17 18 }
	Port: fft_streaming : W_imag_V52 | {17 18 }
	Port: fft_streaming : W_real_V61 | {19 20 }
	Port: fft_streaming : W_imag_V53 | {19 20 }
	Port: fft_streaming : W_real_V62 | {21 22 }
	Port: fft_streaming : W_imag_V54 | {21 22 }
  - Chain level:
	State 1
		call_ln75 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|          | grp_fft_stage_130_fu_162 |    4    |  5.285  |   286   |   287   |
|          | grp_fft_stage_131_fu_174 |    4    |  5.285  |   286   |   287   |
|          | grp_fft_stage_127_fu_186 |    4    |  5.285  |   286   |   284   |
|          | grp_fft_stage_129_fu_198 |    4    |  5.285  |   286   |   284   |
|          | grp_fft_stage_128_fu_210 |    4    |  5.285  |   286   |   283   |
|   call   | grp_fft_stage_132_fu_222 |    4    |  5.285  |   286   |   282   |
|          | grp_fft_stage_133_fu_234 |    4    |  5.285  |   286   |   281   |
|          | grp_fft_stage_134_fu_246 |    4    |  5.285  |   286   |   278   |
|          |  grp_fft_stage35_fu_258  |    4    |  5.285  |   254   |   219   |
|          | grp_fft_stage_126_fu_272 |    0    |   3.02  |   189   |   182   |
|          | grp_bit_reverse25_fu_280 |    0    |  3.775  |   128   |    89   |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    36   |  54.36  |   2859  |   2756  |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|Stage_I_0_V|    2   |    0   |    0   |    0   |
|Stage_I_1_V|    2   |    0   |    0   |    0   |
|Stage_I_2_V|    2   |    0   |    0   |    0   |
|Stage_I_3_V|    2   |    0   |    0   |    0   |
|Stage_I_4_V|    2   |    0   |    0   |    0   |
|Stage_I_5_V|    2   |    0   |    0   |    0   |
|Stage_I_6_V|    2   |    0   |    0   |    0   |
|Stage_I_7_V|    2   |    0   |    0   |    0   |
|Stage_I_8_V|    2   |    0   |    0   |    0   |
|Stage_I_9_V|    2   |    0   |    0   |    0   |
|Stage_R_0_V|    2   |    0   |    0   |    0   |
|Stage_R_1_V|    2   |    0   |    0   |    0   |
|Stage_R_2_V|    2   |    0   |    0   |    0   |
|Stage_R_3_V|    2   |    0   |    0   |    0   |
|Stage_R_4_V|    2   |    0   |    0   |    0   |
|Stage_R_5_V|    2   |    0   |    0   |    0   |
|Stage_R_6_V|    2   |    0   |    0   |    0   |
|Stage_R_7_V|    2   |    0   |    0   |    0   |
|Stage_R_8_V|    2   |    0   |    0   |    0   |
|Stage_R_9_V|    2   |    0   |    0   |    0   |
|  W_imag_V |    1   |    0   |    0   |    -   |
| W_imag_V47|    1   |    0   |    0   |    -   |
| W_imag_V48|    1   |    0   |    0   |    -   |
| W_imag_V49|    1   |    0   |    0   |    -   |
| W_imag_V50|    1   |    0   |    0   |    -   |
| W_imag_V51|    1   |    0   |    0   |    -   |
| W_imag_V52|    1   |    0   |    0   |    -   |
| W_imag_V53|    1   |    0   |    0   |    -   |
| W_imag_V54|    1   |    0   |    0   |    -   |
|  W_real_V |    1   |    0   |    0   |    -   |
| W_real_V55|    1   |    0   |    0   |    -   |
| W_real_V56|    1   |    0   |    0   |    -   |
| W_real_V57|    1   |    0   |    0   |    -   |
| W_real_V58|    1   |    0   |    0   |    -   |
| W_real_V59|    1   |    0   |    0   |    -   |
| W_real_V60|    1   |    0   |    0   |    -   |
| W_real_V61|    1   |    0   |    0   |    -   |
| W_real_V62|    1   |    0   |    0   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   58   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   36   |   54   |  2859  |  2756  |    -   |
|   Memory  |   58   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   58   |   36   |   54   |  2859  |  2756  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
