{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 17:57:39 2023 " "Info: Processing started: Tue Nov 28 17:57:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Oscillator -c Oscillator --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Oscillator -c Oscillator --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "oscillator.vhd 2 1 " "Warning: Using design file oscillator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Oscillator-Delay " "Info: Found design unit 1: Oscillator-Delay" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Oscillator " "Info: Found entity 1: Oscillator" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Oscillator " "Info: Elaborating entity \"Oscillator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n oscillator.vhd(17) " "Warning (10631): VHDL Process Statement warning at oscillator.vhd(17): inferring latch(es) for signal or variable \"n\", which holds its previous value in one or more paths through the process" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[0\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[0\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[1\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[1\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[2\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[2\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[3\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[3\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[4\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[4\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[5\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[5\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[6\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[6\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[7\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[7\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[8\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[8\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[9\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[9\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[10\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[10\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[11\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[11\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[12\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[12\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[13\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[13\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[14\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[14\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[15\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[15\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[16\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[16\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[17\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[17\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[18\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[18\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[19\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[19\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[20\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[20\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[21\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[21\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[22\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[22\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[23\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[23\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[24\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[24\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[25\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[25\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[26\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[26\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[27\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[27\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[28\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[28\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[29\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[29\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[30\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[30\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[31\] oscillator.vhd(20) " "Info (10041): Inferred latch for \"n\[31\]\" at oscillator.vhd(20)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "oscillator.vhd" "Mod0" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "oscillator.vhd" "Mod1" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 32 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Info: Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 33 " "Info: Parameter \"LPM_WIDTHD\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_48m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_48m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_48m " "Info: Found entity 1: lpm_divide_48m" {  } { { "db/lpm_divide_48m.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/lpm_divide_48m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Info: Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o5f " "Info: Found entity 1: alt_u_div_o5f" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Info: Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Info: Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 33 " "Info: Parameter \"LPM_WIDTHD\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 17:57:40 2023 " "Info: Processing ended: Tue Nov 28 17:57:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
