Release 13.2 ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: E:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
E:/Code_Doctorat_Virtex5/Projet_Karatsuba2/Simulation/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"E:/Code_Doctorat_Virtex5/Projet_Karatsuba2/Simulation/implementation/system.ngc
" ...
Loading design module
"E:/Code_Doctorat_Virtex5/Projet_Karatsuba2/Simulation/implementation/microblaze
_0_wrapper.ngc"...
Loading design module
"E:/Code_Doctorat_Virtex5/Projet_Karatsuba2/Simulation/implementation/mb_plb_wra
pper.ngc"...
Loading design module
"E:/Code_Doctorat_Virtex5/Projet_Karatsuba2/Simulation/implementation/ilmb_wrapp
er.ngc"...
Loading design module
"E:/Code_Doctorat_Virtex5/Projet_Karatsuba2/Simulation/implementation/dlmb_wrapp
er.ngc"...
Loading design module
"E:/Code_Doctorat_Virtex5/Projet_Karatsuba2/Simulation/implementation/dlmb_cntlr
_wrapper.ngc"...
Loading design module
"E:/Code_Doctorat_Virtex5/Projet_Karatsuba2/Simulation/implementation/ilmb_cntlr
_wrapper.ngc"...
Loading design module
"E:/Code_Doctorat_Virtex5/Projet_Karatsuba2/Simulation/implementation/lmb_bram_w
rapper.ngc"...
Loading design module
"E:/Code_Doctorat_Virtex5/Projet_Karatsuba2/Simulation/implementation/rs232_uart
_0_wrapper.ngc"...
Loading design module
"E:/Code_Doctorat_Virtex5/Projet_Karatsuba2/Simulation/implementation/clock_gene
rator_0_wrapper.ngc"...
Loading design module
"E:/Code_Doctorat_Virtex5/Projet_Karatsuba2/Simulation/implementation/mdm_0_wrap
per.ngc"...
Loading design module
"E:/Code_Doctorat_Virtex5/Projet_Karatsuba2/Simulation/implementation/proc_sys_r
eset_0_wrapper.ngc"...
Loading design module
"E:/Code_Doctorat_Virtex5/Projet_Karatsuba2/Simulation/implementation/ip_karatsu
ba2_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 192252 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   20 sec

Writing NGDBUILD log file "system.bld"...
