Analysis & Synthesis report for TempControllerRoom
Thu Jan 14 12:18:37 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TempControllerRoom|SAR:ADC0|curr_state
 11. State Machine - |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|m_next
 12. State Machine - |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|m_state
 13. State Machine - |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|i_next
 14. State Machine - |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|i_state
 15. State Machine - |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for soc:u0|soc_altpll_0:altpll_0
 23. Source assignments for soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_stdsync_sv6:stdsync2|soc_altpll_0_dffpipe_l2c:dffpipe3
 24. Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 25. Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 26. Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 27. Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 28. Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 29. Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 30. Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 31. Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 32. Source assignments for soc:u0|soc_sdram_controller_0:sdram_controller_0
 33. Source assignments for soc:u0|soc_uart_0:uart_0
 34. Source assignments for soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 35. Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux
 36. Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 37. Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:rsp_demux
 38. Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 39. Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 40. Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 41. Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 42. Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005
 43. Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006
 44. Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_007
 45. Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_008
 46. Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_009
 47. Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_010
 48. Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_011
 49. Source assignments for soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 50. Source assignments for soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 51. Source assignments for soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 52. Source assignments for soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 53. Source assignments for HistoryMemory:HistoryMem0|altsyncram:altsyncram_component|altsyncram_o3p3:auto_generated
 54. Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a
 55. Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram
 56. Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b
 57. Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b|altsyncram:the_altsyncram
 58. Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 59. Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram
 60. Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 62. Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 63. Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 64. Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 65. Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy
 66. Parameter Settings for User Entity Instance: soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 67. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_data_master_translator
 68. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_instruction_master_translator
 69. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core0_debug_mem_slave_translator
 70. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator
 71. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 72. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
 73. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator
 74. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator
 75. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator
 76. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_prescaler_s1_translator
 77. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator
 78. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_prescaler_s1_translator
 79. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator
 80. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator
 81. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent
 82. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_instruction_master_agent
 83. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent
 84. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent
 87. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo
 90. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
 91. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
 94. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_s1_agent
 97. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_1_adc_s1_agent
100. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_1_adc_s1_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent
103. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent
106. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent
109. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent
112. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_writeport_s1_agent
115. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_writeport_s1_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_readport_s1_agent
118. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_readport_s1_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001|soc_mm_interconnect_0_router_001_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
123. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_003:router_003|soc_mm_interconnect_0_router_003_default_decode:the_default_decode
124. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004|soc_mm_interconnect_0_router_004_default_decode:the_default_decode
125. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_005|soc_mm_interconnect_0_router_004_default_decode:the_default_decode
126. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_006|soc_mm_interconnect_0_router_004_default_decode:the_default_decode
127. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_007|soc_mm_interconnect_0_router_004_default_decode:the_default_decode
128. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_008|soc_mm_interconnect_0_router_004_default_decode:the_default_decode
129. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_009|soc_mm_interconnect_0_router_004_default_decode:the_default_decode
130. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_010|soc_mm_interconnect_0_router_004_default_decode:the_default_decode
131. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_011|soc_mm_interconnect_0_router_004_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_012|soc_mm_interconnect_0_router_004_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_013|soc_mm_interconnect_0_router_004_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter
135. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
136. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
137. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
138. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
139. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
140. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
141. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
142. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
143. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
144. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter
145. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter
147. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
148. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
149. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
150. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
151. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
152. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
153. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
154. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
155. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
156. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
157. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
158. Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
159. Parameter Settings for User Entity Instance: soc:u0|altera_reset_controller:rst_controller
160. Parameter Settings for User Entity Instance: soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
161. Parameter Settings for User Entity Instance: soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
162. Parameter Settings for User Entity Instance: soc:u0|altera_reset_controller:rst_controller_001
163. Parameter Settings for User Entity Instance: soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
164. Parameter Settings for User Entity Instance: soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
165. Parameter Settings for User Entity Instance: SAR:ADC0
166. Parameter Settings for User Entity Instance: pwm:PWM0_dev
167. Parameter Settings for User Entity Instance: pwm:PWM0_dev|prescaler:prescaler0
168. Parameter Settings for User Entity Instance: pwm:PWM0_dev|prescaler:prescaler0|counter:counter0
169. Parameter Settings for User Entity Instance: pwm:PWM0_dev|prescaler:prescaler0|reg:reg0
170. Parameter Settings for User Entity Instance: pwm:PWM0_dev|counter:counter0
171. Parameter Settings for User Entity Instance: pwm:PWM0_dev|reg:reg0
172. Parameter Settings for User Entity Instance: pwm:PWM1_dev
173. Parameter Settings for User Entity Instance: pwm:PWM1_dev|prescaler:prescaler0
174. Parameter Settings for User Entity Instance: pwm:PWM1_dev|prescaler:prescaler0|counter:counter0
175. Parameter Settings for User Entity Instance: pwm:PWM1_dev|prescaler:prescaler0|reg:reg0
176. Parameter Settings for User Entity Instance: pwm:PWM1_dev|counter:counter0
177. Parameter Settings for User Entity Instance: pwm:PWM1_dev|reg:reg0
178. Parameter Settings for User Entity Instance: HistoryMemory:HistoryMem0|altsyncram:altsyncram_component
179. altsyncram Parameter Settings by Entity Instance
180. Port Connectivity Checks: "pwm:PWM0_dev|prescaler:prescaler0|counter:counter0"
181. Port Connectivity Checks: "soc:u0|altera_reset_controller:rst_controller_001"
182. Port Connectivity Checks: "soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
183. Port Connectivity Checks: "soc:u0|altera_reset_controller:rst_controller"
184. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter"
185. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
186. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"
187. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
188. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
189. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
190. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004|soc_mm_interconnect_0_router_004_default_decode:the_default_decode"
191. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_003:router_003|soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
192. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
193. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001|soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
194. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode"
195. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo"
196. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_readport_s1_agent"
197. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo"
198. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_writeport_s1_agent"
199. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo"
200. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent"
201. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo"
202. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent"
203. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo"
204. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent"
205. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo"
206. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent"
207. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo"
208. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_1_adc_s1_agent"
209. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo"
210. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_s1_agent"
211. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
212. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
213. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
214. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
215. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo"
216. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo"
217. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent"
218. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo"
219. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent"
220. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_instruction_master_agent"
221. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent"
222. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator"
223. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator"
224. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_prescaler_s1_translator"
225. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator"
226. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_prescaler_s1_translator"
227. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator"
228. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator"
229. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator"
230. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
231. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
232. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator"
233. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core0_debug_mem_slave_translator"
234. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_instruction_master_translator"
235. Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_data_master_translator"
236. Port Connectivity Checks: "soc:u0|soc_uart_0:uart_0"
237. Port Connectivity Checks: "soc:u0|soc_sdram_controller_0:sdram_controller_0|soc_sdram_controller_0_input_efifo_module:the_soc_sdram_controller_0_input_efifo_module"
238. Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy"
239. Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
240. Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
241. Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_pib:the_soc_core0_cpu_nios2_oci_pib"
242. Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_fifo:the_soc_core0_cpu_nios2_oci_fifo|soc_core0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_core0_cpu_nios2_oci_fifo_wrptr_inc"
243. Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_dtrace:the_soc_core0_cpu_nios2_oci_dtrace|soc_core0_cpu_nios2_oci_td_mode:soc_core0_cpu_nios2_oci_trc_ctrl_td_mode"
244. Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_itrace:the_soc_core0_cpu_nios2_oci_itrace"
245. Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_dbrk:the_soc_core0_cpu_nios2_oci_dbrk"
246. Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_xbrk:the_soc_core0_cpu_nios2_oci_xbrk"
247. Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug"
248. Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci"
249. Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_test_bench:the_soc_core0_cpu_test_bench"
250. Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu"
251. Port Connectivity Checks: "soc:u0|soc_core0:core0"
252. Port Connectivity Checks: "soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1"
253. Port Connectivity Checks: "soc:u0|soc_altpll_0:altpll_0"
254. Port Connectivity Checks: "soc:u0"
255. Post-Synthesis Netlist Statistics for Top Partition
256. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
257. Elapsed Time Per Partition
258. Analysis & Synthesis Messages
259. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 14 12:18:36 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; TempControllerRoom                          ;
; Top-level Entity Name              ; TempControllerRoom                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,607                                       ;
;     Total combinational functions  ; 3,032                                       ;
;     Dedicated logic registers      ; 2,150                                       ;
; Total registers                    ; 2150                                        ;
; Total pins                         ; 57                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 26,624                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; TempControllerRoom ; TempControllerRoom ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                      ; Library     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; SAR.vhd                                                                                                                                                           ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/SAR.vhd                                                                             ;             ;
; TempControllerRoom.vhd                                                                                                                                            ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd                                                              ;             ;
; prescaler.vhd                                                                                                                                                     ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/prescaler.vhd                                                                       ;             ;
; reg.vhd                                                                                                                                                           ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/reg.vhd                                                                             ;             ;
; counter.vhd                                                                                                                                                       ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/counter.vhd                                                                         ;             ;
; pwm.vhd                                                                                                                                                           ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/pwm.vhd                                                                             ;             ;
; HistoryMemory.vhd                                                                                                                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/HistoryMemory.vhd                                                                   ;             ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/soc.vhd                                                                   ; yes             ; Auto-Found VHDL File                         ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/soc.vhd                                                                   ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_avalon_sc_fifo.v                                        ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_arbitrator.sv                                    ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_burst_adapter.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_burst_adapter.sv                                 ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_burst_adapter_uncmpr.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_burst_adapter_uncmpr.sv                          ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv                            ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_master_agent.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_master_agent.sv                                  ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_master_translator.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_master_translator.sv                             ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_slave_agent.sv                                   ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_slave_translator.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_slave_translator.sv                              ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_width_adapter.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_width_adapter.sv                                 ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_reset_controller.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_reset_controller.v                                      ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_reset_synchronizer.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_reset_synchronizer.v                                    ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_altpll_0.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_altpll_0.v                                                 ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0.v                                                    ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu.v                                                ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu_debug_slave_sysclk.v                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu_debug_slave_sysclk.v                             ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu_debug_slave_tck.v                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu_debug_slave_tck.v                                ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v                            ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu_test_bench.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu_test_bench.v                                     ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_gpio_0.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_gpio_0.v                                                   ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_gpio_1_adc.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_gpio_1_adc.v                                               ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_gpio_2_pwm0_main.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_gpio_2_pwm0_main.v                                         ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_gpio_2_pwm0_prescaler.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_gpio_2_pwm0_prescaler.v                                    ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_gpio_3_mem_readport.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_gpio_3_mem_readport.v                                      ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v                                     ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_irq_mapper.sv                                              ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0.v                                        ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v                      ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v                  ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux.sv                             ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux_001.sv                         ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv                               ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux_002.sv                           ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_router.sv                                ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv                            ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv                            ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv                            ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv                            ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux_002.sv                         ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv                               ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv                           ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_sdram_controller_0.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_sdram_controller_0.v                                       ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_timer_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_timer_0.v                                                  ; soc         ;
; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_uart_0.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_uart_0.v                                                   ; soc         ;
; altsyncram.tdf                                                                                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                             ;             ;
; stratix_ram_block.inc                                                                                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                      ;             ;
; lpm_mux.inc                                                                                                                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                ;             ;
; lpm_decode.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                             ;             ;
; aglobal201.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                             ;             ;
; a_rdenreg.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                              ;             ;
; altrom.inc                                                                                                                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                 ;             ;
; altram.inc                                                                                                                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                 ;             ;
; altdpram.inc                                                                                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                               ;             ;
; db/altsyncram_6mc1.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/altsyncram_6mc1.tdf                                                              ;             ;
; altera_std_synchronizer.v                                                                                                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                  ;             ;
; db/altsyncram_ac71.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/altsyncram_ac71.tdf                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                          ;             ;
; db/altsyncram_o3p3.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/altsyncram_o3p3.tdf                                                              ;             ;
; sld_hub.vhd                                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                ; altera_sld  ;
; db/ip/sld2caf764e/alt_sld_fab.v                                                                                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/alt_sld_fab.v                                                     ; alt_sld_fab ;
; db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab.v                              ; alt_sld_fab ;
; db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; alt_sld_fab ;
; db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; alt_sld_fab ;
; db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; alt_sld_fab ;
; db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                           ;             ;
; sld_rom_sr.vhd                                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                             ;             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,607                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 3032                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 1785                                                                       ;
;     -- 3 input functions                    ; 728                                                                        ;
;     -- <=2 input functions                  ; 519                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 2783                                                                       ;
;     -- arithmetic mode                      ; 249                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 2150                                                                       ;
;     -- Dedicated logic registers            ; 2150                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 57                                                                         ;
; Total memory bits                           ; 26624                                                                      ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 2133                                                                       ;
; Total fan-out                               ; 19310                                                                      ;
; Average fan-out                             ; 3.56                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |TempControllerRoom                                                                                                                     ; 3032 (1)            ; 2150 (0)                  ; 26624       ; 0            ; 0       ; 0         ; 57   ; 0            ; |TempControllerRoom                                                                                                                                                                                                                                                                                                                                            ; TempControllerRoom                        ; work         ;
;    |HistoryMemory:HistoryMem0|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|HistoryMemory:HistoryMem0                                                                                                                                                                                                                                                                                                                  ; HistoryMemory                             ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|HistoryMemory:HistoryMem0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; altsyncram                                ; work         ;
;          |altsyncram_o3p3:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|HistoryMemory:HistoryMem0|altsyncram:altsyncram_component|altsyncram_o3p3:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_o3p3                           ; work         ;
;    |SAR:ADC0|                                                                                                                           ; 30 (30)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|SAR:ADC0                                                                                                                                                                                                                                                                                                                                   ; SAR                                       ; work         ;
;    |pwm:PWM0_dev|                                                                                                                       ; 145 (10)            ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|pwm:PWM0_dev                                                                                                                                                                                                                                                                                                                               ; pwm                                       ; work         ;
;       |counter:counter0|                                                                                                                ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|pwm:PWM0_dev|counter:counter0                                                                                                                                                                                                                                                                                                              ; counter                                   ; work         ;
;       |prescaler:prescaler0|                                                                                                            ; 108 (23)            ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|pwm:PWM0_dev|prescaler:prescaler0                                                                                                                                                                                                                                                                                                          ; prescaler                                 ; work         ;
;          |counter:counter0|                                                                                                             ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|pwm:PWM0_dev|prescaler:prescaler0|counter:counter0                                                                                                                                                                                                                                                                                         ; counter                                   ; work         ;
;          |reg:reg0|                                                                                                                     ; 53 (53)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|pwm:PWM0_dev|prescaler:prescaler0|reg:reg0                                                                                                                                                                                                                                                                                                 ; reg                                       ; work         ;
;       |reg:reg0|                                                                                                                        ; 17 (17)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|pwm:PWM0_dev|reg:reg0                                                                                                                                                                                                                                                                                                                      ; reg                                       ; work         ;
;    |pwm:PWM1_dev|                                                                                                                       ; 145 (10)            ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|pwm:PWM1_dev                                                                                                                                                                                                                                                                                                                               ; pwm                                       ; work         ;
;       |counter:counter0|                                                                                                                ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|pwm:PWM1_dev|counter:counter0                                                                                                                                                                                                                                                                                                              ; counter                                   ; work         ;
;       |prescaler:prescaler0|                                                                                                            ; 108 (23)            ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|pwm:PWM1_dev|prescaler:prescaler0                                                                                                                                                                                                                                                                                                          ; prescaler                                 ; work         ;
;          |counter:counter0|                                                                                                             ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|pwm:PWM1_dev|prescaler:prescaler0|counter:counter0                                                                                                                                                                                                                                                                                         ; counter                                   ; work         ;
;          |reg:reg0|                                                                                                                     ; 53 (53)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|pwm:PWM1_dev|prescaler:prescaler0|reg:reg0                                                                                                                                                                                                                                                                                                 ; reg                                       ; work         ;
;       |reg:reg0|                                                                                                                        ; 17 (17)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|pwm:PWM1_dev|reg:reg0                                                                                                                                                                                                                                                                                                                      ; reg                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 120 (1)             ; 76 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 119 (0)             ; 76 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 119 (0)             ; 76 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 119 (1)             ; 76 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 118 (0)             ; 71 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 118 (79)            ; 71 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                            ; altera_sld   ;
;    |soc:u0|                                                                                                                             ; 2591 (0)            ; 1884 (0)                  ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0                                                                                                                                                                                                                                                                                                                                     ; soc                                       ; soc          ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                          ; altera_reset_controller                   ; soc          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                               ; altera_reset_synchronizer                 ; soc          ;
;       |soc_altpll_0:altpll_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                               ; soc_altpll_0                              ; soc          ;
;          |soc_altpll_0_altpll_75o2:sd1|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1                                                                                                                                                                                                                                                                                  ; soc_altpll_0_altpll_75o2                  ; soc          ;
;       |soc_core0:core0|                                                                                                                 ; 999 (0)             ; 590 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0                                                                                                                                                                                                                                                                                                                     ; soc_core0                                 ; soc          ;
;          |soc_core0_cpu:cpu|                                                                                                            ; 999 (709)           ; 590 (320)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu                                                                                                                                                                                                                                                                                                   ; soc_core0_cpu                             ; soc          ;
;             |soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|                                                                       ; 290 (35)            ; 270 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci                                                                                                                                                                                                                                               ; soc_core0_cpu_nios2_oci                   ; soc          ;
;                |soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|                                                ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper                                                                                                                                                                       ; soc_core0_cpu_debug_slave_wrapper         ; soc          ;
;                   |sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy|                                                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy                                                                                                                  ; sld_virtual_jtag_basic                    ; work         ;
;                   |soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|                                               ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk                                                                                                 ; soc_core0_cpu_debug_slave_sysclk          ; soc          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                            ; altera_std_synchronizer                   ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                            ; altera_std_synchronizer                   ; work         ;
;                   |soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|                                                     ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck                                                                                                       ; soc_core0_cpu_debug_slave_tck             ; soc          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                  ; altera_std_synchronizer                   ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                  ; altera_std_synchronizer                   ; work         ;
;                |soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|                                                      ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg                                                                                                                                                                             ; soc_core0_cpu_nios2_avalon_reg            ; soc          ;
;                |soc_core0_cpu_nios2_oci_break:the_soc_core0_cpu_nios2_oci_break|                                                        ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_break:the_soc_core0_cpu_nios2_oci_break                                                                                                                                                                               ; soc_core0_cpu_nios2_oci_break             ; soc          ;
;                |soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug|                                                        ; 9 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug                                                                                                                                                                               ; soc_core0_cpu_nios2_oci_debug             ; soc          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                           ; altera_std_synchronizer                   ; work         ;
;                |soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|                                                              ; 113 (113)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem                                                                                                                                                                                     ; soc_core0_cpu_nios2_ocimem                ; soc          ;
;                   |soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|                                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram                                                                                                                      ; soc_core0_cpu_ociram_sp_ram_module        ; soc          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                            ; altsyncram                                ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                             ; altsyncram_ac71                           ; work         ;
;             |soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a                                                                                                                                                                                                                                ; soc_core0_cpu_register_bank_a_module      ; soc          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                                ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                       ; altsyncram_6mc1                           ; work         ;
;             |soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b|                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b                                                                                                                                                                                                                                ; soc_core0_cpu_register_bank_b_module      ; soc          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                                ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                       ; altsyncram_6mc1                           ; work         ;
;       |soc_gpio_0:gpio_0|                                                                                                               ; 14 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_gpio_0:gpio_0                                                                                                                                                                                                                                                                                                                   ; soc_gpio_0                                ; soc          ;
;       |soc_gpio_1_adc:gpio_1_adc|                                                                                                       ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_gpio_1_adc:gpio_1_adc                                                                                                                                                                                                                                                                                                           ; soc_gpio_1_adc                            ; soc          ;
;       |soc_gpio_2_pwm0_main:gpio_2_pwm0_main|                                                                                           ; 25 (25)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main                                                                                                                                                                                                                                                                                               ; soc_gpio_2_pwm0_main                      ; soc          ;
;       |soc_gpio_2_pwm0_main:gpio_2_pwm1_main|                                                                                           ; 25 (25)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main                                                                                                                                                                                                                                                                                               ; soc_gpio_2_pwm0_main                      ; soc          ;
;       |soc_gpio_2_pwm0_prescaler:gpio_2_pwm0_prescaler|                                                                                 ; 66 (66)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_gpio_2_pwm0_prescaler:gpio_2_pwm0_prescaler                                                                                                                                                                                                                                                                                     ; soc_gpio_2_pwm0_prescaler                 ; soc          ;
;       |soc_gpio_2_pwm0_prescaler:gpio_2_pwm1_prescaler|                                                                                 ; 65 (65)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_gpio_2_pwm0_prescaler:gpio_2_pwm1_prescaler                                                                                                                                                                                                                                                                                     ; soc_gpio_2_pwm0_prescaler                 ; soc          ;
;       |soc_gpio_3_mem_readport:gpio_3_mem_readport|                                                                                     ; 31 (31)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport                                                                                                                                                                                                                                                                                         ; soc_gpio_3_mem_readport                   ; soc          ;
;       |soc_gpio_3_mem_writeport:gpio_3_mem_writeport|                                                                                   ; 64 (64)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport                                                                                                                                                                                                                                                                                       ; soc_gpio_3_mem_writeport                  ; soc          ;
;       |soc_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 730 (0)             ; 577 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; soc_mm_interconnect_0                     ; soc          ;
;          |altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|                                                                   ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|                                                                               ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|                                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|                                                                     ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|                                                                ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|                                                                     ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|                                                                ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|                                                                  ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|                                                                 ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|                                                                   ; 68 (68)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                               ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_merlin_master_agent:core0_data_master_agent|                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent                ; soc          ;
;          |altera_merlin_master_agent:core0_instruction_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_instruction_master_agent                                                                                                                                                                                                                                   ; altera_merlin_master_agent                ; soc          ;
;          |altera_merlin_master_translator:core0_data_master_translator|                                                                 ; 16 (16)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_data_master_translator                                                                                                                                                                                                                                ; altera_merlin_master_translator           ; soc          ;
;          |altera_merlin_master_translator:core0_instruction_master_translator|                                                          ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_instruction_master_translator                                                                                                                                                                                                                         ; altera_merlin_master_translator           ; soc          ;
;          |altera_merlin_slave_agent:core0_debug_mem_slave_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:gpio_0_s1_agent|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:gpio_1_adc_s1_agent|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_1_adc_s1_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent|                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:gpio_3_mem_readport_s1_agent|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_readport_s1_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:gpio_3_mem_writeport_s1_agent|                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_writeport_s1_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:sdram_controller_0_s1_agent|                                                                        ; 19 (10)             ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                 ; soc          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor          ; soc          ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_translator:core0_debug_mem_slave_translator|                                                              ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core0_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:gpio_0_s1_translator|                                                                          ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:gpio_1_adc_s1_translator|                                                                      ; 7 (7)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|                                                                ; 7 (7)               ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:gpio_2_pwm0_prescaler_s1_translator|                                                           ; 7 (7)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_prescaler_s1_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|                                                                ; 6 (6)               ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:gpio_2_pwm1_prescaler_s1_translator|                                                           ; 6 (6)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_prescaler_s1_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|                                                             ; 7 (7)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|                                                            ; 7 (7)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 7 (7)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                                                                          ; 8 (8)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|                                                          ; 43 (43)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                         ; altera_merlin_width_adapter               ; soc          ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|                                                          ; 18 (18)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                         ; altera_merlin_width_adapter               ; soc          ;
;          |soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_demux           ; soc          ;
;          |soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                           ; soc_mm_interconnect_0_cmd_demux_001       ; soc          ;
;          |soc_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                           ; soc_mm_interconnect_0_cmd_demux_001       ; soc          ;
;          |soc_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_cmd_demux_001       ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                    ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_mux             ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                      ; altera_merlin_arbitrator                  ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                        ; 56 (52)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_cmd_mux             ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                  ; soc          ;
;          |soc_mm_interconnect_0_router:router|                                                                                          ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                         ; soc_mm_interconnect_0_router              ; soc          ;
;          |soc_mm_interconnect_0_router_001:router_001|                                                                                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                 ; soc_mm_interconnect_0_router_001          ; soc          ;
;          |soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 163 (163)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_rsp_mux             ; soc          ;
;          |soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_rsp_mux_001         ; soc          ;
;       |soc_sdram_controller_0:sdram_controller_0|                                                                                       ; 269 (215)           ; 238 (152)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                                                           ; soc_sdram_controller_0                    ; soc          ;
;          |soc_sdram_controller_0_input_efifo_module:the_soc_sdram_controller_0_input_efifo_module|                                      ; 54 (54)             ; 86 (86)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|soc_sdram_controller_0_input_efifo_module:the_soc_sdram_controller_0_input_efifo_module                                                                                                                                                                                                   ; soc_sdram_controller_0_input_efifo_module ; soc          ;
;       |soc_timer_0:timer_0|                                                                                                             ; 128 (128)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                 ; soc_timer_0                               ; soc          ;
;       |soc_uart_0:uart_0|                                                                                                               ; 163 (0)             ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_uart_0:uart_0                                                                                                                                                                                                                                                                                                                   ; soc_uart_0                                ; soc          ;
;          |soc_uart_0_regs:the_soc_uart_0_regs|                                                                                          ; 56 (56)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_uart_0:uart_0|soc_uart_0_regs:the_soc_uart_0_regs                                                                                                                                                                                                                                                                               ; soc_uart_0_regs                           ; soc          ;
;          |soc_uart_0_rx:the_soc_uart_0_rx|                                                                                              ; 61 (61)             ; 44 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx                                                                                                                                                                                                                                                                                   ; soc_uart_0_rx                             ; soc          ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                               ; altera_std_synchronizer                   ; work         ;
;          |soc_uart_0_tx:the_soc_uart_0_tx|                                                                                              ; 46 (46)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TempControllerRoom|soc:u0|soc_uart_0:uart_0|soc_uart_0_tx:the_soc_uart_0_tx                                                                                                                                                                                                                                                                                   ; soc_uart_0_tx                             ; soc          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; HistoryMemory:HistoryMem0|altsyncram:altsyncram_component|altsyncram_o3p3:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; M9K  ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                         ; IP Include File                                                                        ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                        ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                        ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                        ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                        ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                        ;
; Altera ; RAM: 2-PORT                        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|HistoryMemory:HistoryMem0                                                                                                                                                                                                                                           ; HistoryMemory.vhd                                                                      ;
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0                                                                                                                                                                                                                                                              ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altpll                             ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_altpll_0:altpll_0                                                                                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_nios2_gen2                  ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_core0:core0                                                                                                                                                                                                                                              ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_nios2_gen2_unit             ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu                                                                                                                                                                                                                            ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_pio                  ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_gpio_0:gpio_0                                                                                                                                                                                                                                            ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_pio                  ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_gpio_1_adc:gpio_1_adc                                                                                                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_pio                  ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main                                                                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_pio                  ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_gpio_2_pwm0_prescaler:gpio_2_pwm0_prescaler                                                                                                                                                                                                              ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_pio                  ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main                                                                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_pio                  ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_gpio_2_pwm0_prescaler:gpio_2_pwm1_prescaler                                                                                                                                                                                                              ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_pio                  ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport                                                                                                                                                                                                                  ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_pio                  ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport                                                                                                                                                                                                                ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_irq_mapper                  ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_irq_mapper:irq_mapper                                                                                                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_mm_interconnect             ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                      ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                            ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                            ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                            ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_002:cmd_mux_007                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_002:cmd_mux_008                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_002:cmd_mux_009                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_002:cmd_mux_010                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_002:cmd_mux_011                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent                                                                                                                                                                   ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_data_master_translator                                                                                                                                                         ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent                                                                                                                                                                ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                           ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core0_debug_mem_slave_translator                                                                                                                                                      ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_instruction_master_agent                                                                                                                                                            ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_instruction_master_translator                                                                                                                                                  ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_s1_agent                                                                                                                                                                            ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo                                                                                                                                                                       ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator                                                                                                                                                                  ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_1_adc_s1_agent                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo                                                                                                                                                                   ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator                                                                                                                                                              ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent                                                                                                                                                                  ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo                                                                                                                                                             ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent                                                                                                                                                             ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_prescaler_s1_translator                                                                                                                                                   ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent                                                                                                                                                                  ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo                                                                                                                                                             ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent                                                                                                                                                             ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_prescaler_s1_translator                                                                                                                                                   ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_readport_s1_agent                                                                                                                                                               ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo                                                                                                                                                          ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator                                                                                                                                                     ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_writeport_s1_agent                                                                                                                                                              ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo                                                                                                                                                         ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router                                                                                                                                                                                  ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                          ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002                                                                                                                                                                          ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_003:router_003                                                                                                                                                                          ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004                                                                                                                                                                          ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_005                                                                                                                                                                          ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_006                                                                                                                                                                          ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_007                                                                                                                                                                          ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_008                                                                                                                                                                          ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_009                                                                                                                                                                          ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_010                                                                                                                                                                          ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_011                                                                                                                                                                          ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_012                                                                                                                                                                          ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_013                                                                                                                                                                          ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_007                                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_008                                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_009                                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_010                                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_011                                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                        ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                         ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                           ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter                                                                                                                                                      ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                  ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                  ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator                                                                                                                                                      ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                           ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                      ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                 ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                            ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                       ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                  ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                       ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                   ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                    ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_timer                ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_timer_0:timer_0                                                                                                                                                                                                                                          ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
; Altera ; altera_avalon_uart                 ; 20.1    ; N/A          ; N/A          ; |TempControllerRoom|soc:u0|soc_uart_0:uart_0                                                                                                                                                                                                                                            ; C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TempControllerRoom|SAR:ADC0|curr_state                                                                            ;
+------------------------+-----------------+-----------------------+------------------------+------------------+---------------------+
; Name                   ; curr_state.done ; curr_state.update_reg ; curr_state.confirm_bit ; curr_state.try_1 ; curr_state.wait_soc ;
+------------------------+-----------------+-----------------------+------------------------+------------------+---------------------+
; curr_state.wait_soc    ; 0               ; 0                     ; 0                      ; 0                ; 0                   ;
; curr_state.try_1       ; 0               ; 0                     ; 0                      ; 1                ; 1                   ;
; curr_state.confirm_bit ; 0               ; 0                     ; 1                      ; 0                ; 1                   ;
; curr_state.update_reg  ; 0               ; 1                     ; 0                      ; 0                ; 1                   ;
; curr_state.done        ; 1               ; 0                     ; 0                      ; 0                ; 1                   ;
+------------------------+-----------------+-----------------------+------------------------+------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|m_next  ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|m_state                                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|i_next ;
+------------+------------+------------+------------+-----------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                              ;
+------------+------------+------------+------------+-----------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                       ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                       ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                       ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                       ;
+------------+------------+------------+------------+-----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|i_state    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                ; yes                                                              ; yes                                        ;
; soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                 ; yes                                                              ; yes                                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 14                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|av_chipselect_pre                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|av_chipselect_pre                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_prescaler_s1_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_chipselect_pre                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_prescaler_s1_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_chipselect_pre                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_chipselect_pre                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_chipselect_pre                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|i_addr[4,5]                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|readdata[20..31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport|readdata[0,20..31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[14..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[14..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[2,10..31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_gpio_0:gpio_0|readdata[4..31]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_im:the_soc_core0_cpu_nios2_oci_im|trc_wrap                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_im:the_soc_core0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_dbrk:the_soc_core0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_dbrk:the_soc_core0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_dbrk:the_soc_core0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_xbrk:the_soc_core0_cpu_nios2_oci_xbrk|xbrk_break                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][89]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][88]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][87]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][86]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][89]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][88]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][87]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][86]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][89]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][88]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][87]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][86]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][89]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][88]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][87]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][86]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][89]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][88]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][87]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][86]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][89]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][88]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][87]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][86]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|av_readdata_pre[0,20..31]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|av_readdata_pre[20..31]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[14..31]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[14..31]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[2,10..31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[4..31]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][89]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][88]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][87]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][86]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][89]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][88]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][87]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][86]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][89]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][88]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][87]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][86]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][89]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][88]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][87]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][86]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][89]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][88]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][87]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][86]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][89]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][88]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][87]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][86]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                   ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                   ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                   ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                   ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                   ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                   ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                   ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                   ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                   ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                   ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                   ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                   ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                   ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                   ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                   ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                  ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                  ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][65]                                                                                                                           ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][72]                                                                                                                           ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][71]                                                                                                                           ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][72]                                                                                                                           ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][71]                                                                                                                          ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][72]                                                                                                                          ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][65]                                                                                                                          ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][72]                                                                                                                          ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][71]                                                                                                                         ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][72]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][65]                                                                                                                         ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][72]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][71]                                                                                                                              ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][72]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][65]                                                                                                                              ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][72]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][65]                                                                                                                         ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][72]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][71]                                                                                                                         ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][72]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][65]                                                                                                                              ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][72]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][71]                                                                                                                              ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][72]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                    ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                    ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                        ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                        ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                        ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                        ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                       ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                       ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                       ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                       ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][55]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][61]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][47]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][53]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][69]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][70]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][71]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                            ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                                                                 ; Merged with soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                                                 ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|i_addr[0..3,6..10]                                                                                                                                                                             ; Merged with soc:u0|soc_sdram_controller_0:sdram_controller_0|i_addr[11]                                                                                                                                                                                     ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                    ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                    ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_instruction_master_agent|hold_waitrequest                                                                                                                       ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent|hold_waitrequest                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                       ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent|hold_waitrequest                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|waitrequest_reset_override                                                                                                                   ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent|hold_waitrequest                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|waitrequest_reset_override                                                                                                               ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent|hold_waitrequest                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|waitrequest_reset_override                                                                                                         ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent|hold_waitrequest                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_prescaler_s1_translator|waitrequest_reset_override                                                                                                    ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent|hold_waitrequest                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|waitrequest_reset_override                                                                                                         ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent|hold_waitrequest                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_prescaler_s1_translator|waitrequest_reset_override                                                                                                    ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent|hold_waitrequest                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|waitrequest_reset_override                                                                                                      ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent|hold_waitrequest                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|waitrequest_reset_override                                                                                                     ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent|hold_waitrequest                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                  ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent|hold_waitrequest                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                   ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent|hold_waitrequest                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                       ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                       ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                       ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                       ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                        ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                        ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                        ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                        ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                    ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                    ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                    ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                    ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][71]                                                                                                                              ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][65]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][72]                                                                                                                              ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][65]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][71]                                                                                                                         ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][65]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][72]                                                                                                                         ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][65]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][71]                                                                                                                              ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][65]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][72]                                                                                                                              ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][65]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][71]                                                                                                                         ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][65]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][72]                                                                                                                         ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][65]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][71]                                                                                                                          ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][65]                                                                                                                          ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][72]                                                                                                                          ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][65]                                                                                                                          ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][71]                                                                                                                           ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][65]                                                                                                                           ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][72]                                                                                                                           ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][65]                                                                                                                           ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][55]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][61]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][69]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][70]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][71]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][86]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][55]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][61]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][69]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][70]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][71]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][86]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][55]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][61]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][69]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][70]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][71]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][86]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][55]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][61]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][69]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][70]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][71]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][86]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][55]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][61]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][69]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][70]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][71]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][86]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][72]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][72]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][72]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][72]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_break:the_soc_core0_cpu_nios2_oci_break|trigger_state                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][65]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_readport_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_readport_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][65]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_writeport_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_writeport_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][65]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][65]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][65]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][65]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_1_adc_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_1_adc_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_dbrk:the_soc_core0_cpu_nios2_oci_dbrk|dbrk_break                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][60]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_break:the_soc_core0_cpu_nios2_oci_break|trigbrktype                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][60]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][60]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][54]                                                                                                                            ; Merged with soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][73]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][73]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][73]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][73]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][73]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][73]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][107]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][107]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][107]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][107]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][107]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][107]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][107]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][107]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][107]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][107]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][107]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][107]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_next~9                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_next~10                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_next~13                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_next~14                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_next~16                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|i_next~4                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|i_next~5                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|i_next~6                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|i_state~14                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|i_state~15                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|i_state~16                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|DRsize.011 ; Merged with soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|DRsize.001 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[28]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[27]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[26]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[25]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[24]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[23]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_count[2]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 1100                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46],                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[28],                                                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[27],                                                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[26],                                                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[25],                                                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[24],                                                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[23],                                                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][46],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][45],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][44],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][43],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][22],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][18],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][60],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][60],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][60],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][60],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][60],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][60],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][60],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][58],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][58],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][58],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][58],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][58],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][58],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][58],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                                            ;
; soc:u0|soc_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                       ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][60],                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][107],                                                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][107],                                                                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][107],                                                                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][107],                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][107],                                                                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][107],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][107],                                                                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][107],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][107],                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][107],                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[1][107],                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][107],                                                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][107],                                                                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][107],                                                                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][107],                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][107],                                                                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][107],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][107],                                                                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][107],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][107],                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][107],                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[0][107],                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag,                                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0],                                                                                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_count[2]                                                                                                                                                                                     ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                        ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                          ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][65],                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_readport_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_readport_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_readport_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_readport_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                            ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][72]                                                                                                                        ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][65],                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_writeport_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_writeport_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_writeport_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_writeport_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                           ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][72]                                                                                                                       ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][65],                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][72]                                                                                                                            ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][65],                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][72]                                                                                                                       ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][65],                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][72]                                                                                                                            ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][65],                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                  ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_1_adc_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_1_adc_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_1_adc_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_1_adc_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                     ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                      ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                       ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                      ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                       ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                          ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                             ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_dbrk:the_soc_core0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                   ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_dbrk:the_soc_core0_cpu_nios2_oci_dbrk|dbrk_break,                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_break:the_soc_core0_cpu_nios2_oci_break|trigbrktype                                                                        ;
; soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport|readdata[28]                                                                                                                                                                               ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|av_readdata_pre[28]                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport|readdata[27]                                                                                                                                                                               ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|av_readdata_pre[27]                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport|readdata[26]                                                                                                                                                                               ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|av_readdata_pre[26]                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport|readdata[25]                                                                                                                                                                               ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|av_readdata_pre[25]                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport|readdata[24]                                                                                                                                                                               ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|av_readdata_pre[24]                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport|readdata[23]                                                                                                                                                                               ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|av_readdata_pre[23]                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport|readdata[22]                                                                                                                                                                               ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|av_readdata_pre[22]                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport|readdata[21]                                                                                                                                                                               ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|av_readdata_pre[21]                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport|readdata[20]                                                                                                                                                                               ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|av_readdata_pre[20]                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport|readdata[0]                                                                                                                                                                                ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|av_readdata_pre[0]                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[31]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[31]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[30]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[30]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[29]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[29]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[28]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[28]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[27]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[27]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[26]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[26]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[25]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[25]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[24]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[24]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[23]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[23]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[22]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[22]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[21]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[21]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[20]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[20]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[19]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[19]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[18]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[18]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[17]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[17]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[16]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[16]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[15]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[15]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|readdata[14]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|av_readdata_pre[14]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[31]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[31]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[30]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[30]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[29]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[29]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[28]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[28]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[27]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[27]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[26]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[26]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[25]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[25]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[24]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[24]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[23]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[23]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[22]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[22]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[21]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[21]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[20]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[20]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[19]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[19]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[18]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[18]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[17]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[17]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[16]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[16]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[15]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[15]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|readdata[14]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|av_readdata_pre[14]                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[31]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[31]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[30]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[30]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[29]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[29]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[28]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[28]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[27]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[27]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[26]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[26]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[25]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[25]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[24]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[24]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[23]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[23]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[22]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[22]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[21]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[21]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[20]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[20]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[19]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[19]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[18]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[18]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[17]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[17]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[16]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[16]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[15]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[15]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[14]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[14]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[13]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[13]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[12]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[12]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[11]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[11]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[10]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[10]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_1_adc:gpio_1_adc|readdata[2]                                                                                                                                                                                                  ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|av_readdata_pre[2]                                                                                                                       ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[31]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[31]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[30]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[30]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[29]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[29]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[28]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[28]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[27]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[27]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[26]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[26]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[25]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[25]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[24]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[24]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[23]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[23]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[22]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[22]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[21]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[21]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[20]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[20]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[19]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[19]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[18]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[18]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[17]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[17]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[16]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[16]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[15]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[15]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[14]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[14]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[13]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[13]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[12]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[12]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[11]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[11]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[10]                                                                                                                                                                                                         ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[10]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[9]                                                                                                                                                                                                          ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[9]                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[8]                                                                                                                                                                                                          ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[8]                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[7]                                                                                                                                                                                                          ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[7]                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[6]                                                                                                                                                                                                          ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[6]                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[5]                                                                                                                                                                                                          ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[5]                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_0:gpio_0|readdata[4]                                                                                                                                                                                                          ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[4]                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                          ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                    ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                     ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_dbrk:the_soc_core0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                         ; Stuck at GND                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_break:the_soc_core0_cpu_nios2_oci_break|trigger_state                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|readdata[31]                                                                                                                                                                             ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|av_readdata_pre[31]                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][89]                                                                                                                         ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][89]                                                                                                                           ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][88]                                                                                                                         ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][88]                                                                                                                           ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][87]                                                                                                                         ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][87]                                                                                                                           ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[0][86]                                                                                                                         ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][89]                                                                                                                        ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][89]                                                                                                                          ;
; soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|readdata[30]                                                                                                                                                                             ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|av_readdata_pre[30]                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][87]                                                                                                                        ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][87]                                                                                                                          ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][86]                                                                                                                        ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][86]                                                                                                                          ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][89]                                                                                                                       ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][89]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][88]                                                                                                                       ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][88]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][87]                                                                                                                       ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][87]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[0][86]                                                                                                                       ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|mem[1][86]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][89]                                                                                                                            ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][89]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][88]                                                                                                                            ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][88]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][87]                                                                                                                            ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][87]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[0][86]                                                                                                                            ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|mem[1][86]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][89]                                                                                                                       ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][89]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][88]                                                                                                                       ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][88]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][87]                                                                                                                       ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][87]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[0][86]                                                                                                                       ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|mem[1][86]                                                                                                                         ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][89]                                                                                                                            ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][89]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][88]                                                                                                                            ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][88]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][87]                                                                                                                            ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][87]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[0][86]                                                                                                                            ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|mem[1][86]                                                                                                                              ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                  ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                    ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                  ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                    ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                  ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                    ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                  ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                    ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                      ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                      ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[0][88]                                                                                                                        ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo|mem[1][88]                                                                                                                          ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                      ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                      ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                      ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                      ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                      ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                     ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                       ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                     ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                       ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                     ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                       ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                     ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                       ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                             ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|readdata[29]                                                                                                                                                                             ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|av_readdata_pre[29]                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|readdata[28]                                                                                                                                                                             ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|av_readdata_pre[28]                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|readdata[27]                                                                                                                                                                             ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|av_readdata_pre[27]                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|readdata[26]                                                                                                                                                                             ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|av_readdata_pre[26]                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|readdata[25]                                                                                                                                                                             ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|av_readdata_pre[25]                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|readdata[24]                                                                                                                                                                             ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|av_readdata_pre[24]                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|readdata[23]                                                                                                                                                                             ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|av_readdata_pre[23]                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|readdata[22]                                                                                                                                                                             ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|av_readdata_pre[22]                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|readdata[21]                                                                                                                                                                             ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|av_readdata_pre[21]                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|readdata[20]                                                                                                                                                                             ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|av_readdata_pre[20]                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport|readdata[31]                                                                                                                                                                               ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|av_readdata_pre[31]                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport|readdata[30]                                                                                                                                                                               ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|av_readdata_pre[30]                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport|readdata[29]                                                                                                                                                                               ; Stuck at GND                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|av_readdata_pre[29]                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|DRsize.101 ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                      ; Lost Fanouts                   ; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2150  ;
; Number of registers using Synchronous Clear  ; 169   ;
; Number of registers using Synchronous Load   ; 238   ;
; Number of registers using Asynchronous Clear ; 1476  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1042  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc:u0|soc_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                                  ; 3       ;
; soc:u0|soc_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                                  ; 3       ;
; soc:u0|soc_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                                  ; 3       ;
; soc:u0|soc_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                                  ; 3       ;
; soc:u0|soc_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                                  ; 3       ;
; soc:u0|soc_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                                  ; 3       ;
; soc:u0|soc_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                                  ; 3       ;
; soc:u0|soc_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc:u0|soc_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                       ; 2       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                                       ; 1       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                       ; 2       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                       ; 2       ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_tx:the_soc_uart_0_tx|txd                                                                                                                                                                                                                                                                    ; 1       ;
; pwm:PWM0_dev|reg:reg0|curr_reg[0]                                                                                                                                                                                                                                                                                               ; 3       ;
; pwm:PWM1_dev|reg:reg0|curr_reg[0]                                                                                                                                                                                                                                                                                               ; 3       ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent|hold_waitrequest                                                                                                                                                                                                              ; 39      ;
; soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                            ; 1352    ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|i_addr[11]                                                                                                                                                                                                                                                                     ; 10      ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                                                       ; 2       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                                                       ; 2       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                                                       ; 2       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                                                       ; 2       ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_tx:the_soc_uart_0_tx|pre_txd                                                                                                                                                                                                                                                                ; 2       ;
; pwm:PWM0_dev|prescaler:prescaler0|reg:reg0|curr_reg[0]                                                                                                                                                                                                                                                                          ; 3       ;
; pwm:PWM1_dev|prescaler:prescaler0|reg:reg0|curr_reg[0]                                                                                                                                                                                                                                                                          ; 3       ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                 ; 7       ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                               ; 2       ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                           ; 2       ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                       ; 2       ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                         ; 11      ;
; soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                             ; 1       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|refresh_counter[12]                                                                                                                                                                                                                                                            ; 2       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                                                             ; 2       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                                                             ; 2       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                                                                             ; 2       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|refresh_counter[3]                                                                                                                                                                                                                                                             ; 2       ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                                                                                               ; 2       ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                   ; 2       ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                   ; 2       ;
; soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                             ; 1       ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_tx:the_soc_uart_0_tx|tx_shift_empty                                                                                                                                                                                                                                                         ; 2       ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_tx:the_soc_uart_0_tx|tx_ready                                                                                                                                                                                                                                                               ; 6       ;
; soc:u0|soc_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc:u0|soc_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc:u0|soc_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc:u0|soc_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc:u0|soc_timer_0:timer_0|period_l_register[6]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc:u0|soc_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc:u0|soc_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc:u0|soc_timer_0:timer_0|period_l_register[14]                                                                                                                                                                                                                                                                                ; 2       ;
; soc:u0|soc_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                                                ; 2       ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_regs:the_soc_uart_0_regs|baud_divisor[0]                                                                                                                                                                                                                                                    ; 2       ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_regs:the_soc_uart_0_regs|baud_divisor[4]                                                                                                                                                                                                                                                    ; 3       ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_regs:the_soc_uart_0_regs|baud_divisor[5]                                                                                                                                                                                                                                                    ; 3       ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_regs:the_soc_uart_0_regs|baud_divisor[7]                                                                                                                                                                                                                                                    ; 3       ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_regs:the_soc_uart_0_regs|baud_divisor[11]                                                                                                                                                                                                                                                   ; 3       ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_regs:the_soc_uart_0_regs|baud_divisor[13]                                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 60                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|data_reg[11]                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TempControllerRoom|pwm:PWM0_dev|counter:counter0|curr_cnt[9]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TempControllerRoom|pwm:PWM1_dev|counter:counter0|curr_cnt[9]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_prescaler_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_prescaler_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TempControllerRoom|soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TempControllerRoom|SAR:ADC0|curr_iter[2]                                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_alu_result[27]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|D_iw[24]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_uart_0:uart_0|soc_uart_0_tx:the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                                                                                                                                                                                                                                  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_break:the_soc_core0_cpu_nios2_oci_break|break_readreg[30]                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|baud_rate_counter[0]                                                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|sr[37]                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|sr[33]                                                                                                              ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|sr[1]                                                                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|sr[30]                                                                                                              ;
; 4:1                ; 100 bits  ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_gpio_2_pwm0_prescaler:gpio_2_pwm0_prescaler|data_out[31]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|soc_sdram_controller_0_input_efifo_module:the_soc_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|m_bank[1]                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|F_pc[8]                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|i_count[0]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[9]                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[6]                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 41 bits   ; 164 LEs       ; 0 LEs                ; 164 LEs                ; Yes        ; |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|active_addr[8]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[12]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |TempControllerRoom|soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|data_out[2]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TempControllerRoom|SAR:ADC0|next_state                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|E_logic_result[6]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_rf_wr_data[10]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                                                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|src_channel[1]                                                                                                                                                                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|Selector35                                                                                                                                                                                                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|Selector27                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Source assignments for soc:u0|soc_altpll_0:altpll_0 ;
+----------------+-------+------+---------------------+
; Assignment     ; Value ; From ; To                  ;
+----------------+-------+------+---------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg          ;
+----------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_stdsync_sv6:stdsync2|soc_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_sdram_controller_0:sdram_controller_0 ;
+-----------------------------+-------+------+----------------------------+
; Assignment                  ; Value ; From ; To                         ;
+-----------------------------+-------+------+----------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0            ;
+-----------------------------+-------+------+----------------------------+


+-------------------------------------------------+
; Source assignments for soc:u0|soc_uart_0:uart_0 ;
+-----------------------------+-------+------+----+
; Assignment                  ; Value ; From ; To ;
+-----------------------------+-------+------+----+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ;
+-----------------------------+-------+------+----+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_007 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_008 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_009 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_010 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_011 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for HistoryMemory:HistoryMem0|altsyncram:altsyncram_component|altsyncram_o3p3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                              ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_prescaler_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_prescaler_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 46    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 51    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 47    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 48    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 49    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 50    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 68    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 56    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 55    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 53    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 79    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 77    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 90    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_1_adc_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                        ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_1_adc_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_writeport_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_writeport_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_readport_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_readport_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001|soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_003:router_003|soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004|soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_005|soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_006|soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_007|soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_008|soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_009|soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_010|soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_011|soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_012|soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_013|soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 46    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 55    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 53    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 56    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 47    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 49    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 50    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 63    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 62    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                          ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                          ;
; OUT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                          ;
; OUT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 55    ; Signed Integer                                                                                                                                                                                                                               ;
; PKT_BYTE_CNT_L ; 53    ; Signed Integer                                                                                                                                                                                                                               ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                               ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                               ;
; ST_DATA_W      ; 89    ; Signed Integer                                                                                                                                                                                                                               ;
; ST_CHANNEL_W   ; 12    ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                          ;
; IN_PKT_ADDR_H                 ; 46    ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 47    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 53    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 55    ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 56    ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 58    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 59    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 61    ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 84    ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 85    ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 52    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 62    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 63    ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 86    ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 88    ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 49    ; Signed Integer                                                                                                          ;
; IN_ST_DATA_W                  ; 89    ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                          ;
; OUT_ST_DATA_W                 ; 107   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                          ;
; IN_PKT_ADDR_H                 ; 64    ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 65    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 71    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 73    ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 74    ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 76    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 77    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 79    ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 102   ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 103   ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 70    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 80    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 81    ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 104   ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 106   ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 67    ; Signed Integer                                                                                                          ;
; IN_ST_DATA_W                  ; 107   ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_H                ; 46    ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 47    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 53    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 55    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 52    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 62    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 63    ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                                          ;
; OUT_ST_DATA_W                 ; 89    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                      ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                      ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                ;
+---------------------------+----------+-----------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                      ;
+---------------------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: SAR:ADC0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; nbits          ; 7     ; Signed Integer               ;
; reg_siz        ; 3     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:PWM0_dev ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; nbits_pwm      ; 10    ; Signed Integer                   ;
; nbits_divisor  ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:PWM0_dev|prescaler:prescaler0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:PWM0_dev|prescaler:prescaler0|counter:counter0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:PWM0_dev|prescaler:prescaler0|reg:reg0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:PWM0_dev|counter:counter0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; nbits          ; 10    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:PWM0_dev|reg:reg0 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; nbits          ; 10    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:PWM1_dev ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; nbits_pwm      ; 10    ; Signed Integer                   ;
; nbits_divisor  ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:PWM1_dev|prescaler:prescaler0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:PWM1_dev|prescaler:prescaler0|counter:counter0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:PWM1_dev|prescaler:prescaler0|reg:reg0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; nbits          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:PWM1_dev|counter:counter0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; nbits          ; 10    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:PWM1_dev|reg:reg0 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; nbits          ; 10    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HistoryMemory:HistoryMem0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                             ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_o3p3      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                               ;
; Entity Instance                           ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                       ;
; Entity Instance                           ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                       ;
; Entity Instance                           ; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                       ;
; Entity Instance                           ; HistoryMemory:HistoryMem0|altsyncram:altsyncram_component                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm:PWM0_dev|prescaler:prescaler0|counter:counter0" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|altera_reset_controller:rst_controller_001"                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|altera_reset_controller:rst_controller"                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                              ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                           ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                              ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004|soc_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_003:router_003|soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001|soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_readport_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_readport_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_3_mem_writeport_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_3_mem_writeport_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_1_adc_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_readport_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_3_mem_writeport_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_prescaler_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_prescaler_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_uart_0:uart_0"                                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_sdram_controller_0:sdram_controller_0|soc_sdram_controller_0_input_efifo_module:the_soc_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_pib:the_soc_core0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_fifo:the_soc_core0_cpu_nios2_oci_fifo|soc_core0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_core0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_dtrace:the_soc_core0_cpu_nios2_oci_dtrace|soc_core0_cpu_nios2_oci_td_mode:soc_core0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_itrace:the_soc_core0_cpu_nios2_oci_itrace"                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_dbrk:the_soc_core0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_xbrk:the_soc_core0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci"     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_test_bench:the_soc_core0_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                         ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                         ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_core0:core0|soc_core0_cpu:cpu" ;
+-----------+-------+----------+---------------------------------------+
; Port      ; Type  ; Severity ; Details                               ;
+-----------+-------+----------+---------------------------------------+
; reset_req ; Input ; Info     ; Stuck at GND                          ;
+-----------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_core0:core0"                                                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1"                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0|soc_altpll_0:altpll_0"                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; readdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scandone           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scandataout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; areset             ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasedone          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                                                        ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                                                        ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                                                        ;
; scandata           ; Input  ; Info     ; Stuck at GND                                                                        ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:u0"                                                                                                                               ;
+--------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                   ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; gpio_1_adc_external_connection_in_port[2]              ; Input  ; Info     ; Stuck at GND                                                                        ;
; gpio_1_adc_external_connection_out_port[9..1]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_2_pwm0_main_external_connection_out_port[3]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_2_pwm0_main_external_connection_out_port[1]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_2_pwm1_main_external_connection_out_port[3]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_2_pwm1_main_external_connection_out_port[1]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_3_mem_readport_external_connection_in_port[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; gpio_3_mem_readport_external_connection_out_port[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 84                          ;
; cycloneiii_ff         ; 2074                        ;
;     CLR               ; 720                         ;
;     CLR SCLR          ; 6                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 110                         ;
;     ENA               ; 393                         ;
;     ENA CLR           ; 500                         ;
;     ENA CLR SCLR      ; 20                          ;
;     ENA CLR SLD       ; 50                          ;
;     ENA SCLR          ; 20                          ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 64                          ;
;     SLD               ; 10                          ;
;     plain             ; 122                         ;
; cycloneiii_io_obuf    ; 20                          ;
; cycloneiii_lcell_comb ; 2919                        ;
;     arith             ; 241                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 189                         ;
;         3 data inputs ; 51                          ;
;     normal            ; 2678                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 61                          ;
;         2 data inputs ; 235                         ;
;         3 data inputs ; 648                         ;
;         4 data inputs ; 1733                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 104                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.09                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 91                                       ;
; cycloneiii_ff         ; 76                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 17                                       ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 120                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 112                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 29                                       ;
;         4 data inputs ; 52                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.87                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:10     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jan 14 12:16:28 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TempControllerRoom -c TempControllerRoom
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "soc.qsys"
Info (12250): 2021.01.14.12:16:46 Progress: Loading TempControllerRoom_FPGA/soc.qsys
Info (12250): 2021.01.14.12:16:48 Progress: Reading input file
Info (12250): 2021.01.14.12:16:48 Progress: Adding altpll_0 [altpll 20.1]
Info (12250): 2021.01.14.12:16:49 Progress: Parameterizing module altpll_0
Info (12250): 2021.01.14.12:16:49 Progress: Adding clk_0 [clock_source 20.1]
Info (12250): 2021.01.14.12:16:49 Progress: Parameterizing module clk_0
Info (12250): 2021.01.14.12:16:49 Progress: Adding core0 [altera_nios2_gen2 20.1]
Info (12250): 2021.01.14.12:16:49 Progress: Parameterizing module core0
Info (12250): 2021.01.14.12:16:49 Progress: Adding gpio_0 [altera_avalon_pio 20.1]
Info (12250): 2021.01.14.12:16:49 Progress: Parameterizing module gpio_0
Info (12250): 2021.01.14.12:16:49 Progress: Adding gpio_1_adc [altera_avalon_pio 20.1]
Info (12250): 2021.01.14.12:16:49 Progress: Parameterizing module gpio_1_adc
Info (12250): 2021.01.14.12:16:49 Progress: Adding gpio_2_pwm0_main [altera_avalon_pio 20.1]
Info (12250): 2021.01.14.12:16:49 Progress: Parameterizing module gpio_2_pwm0_main
Info (12250): 2021.01.14.12:16:49 Progress: Adding gpio_2_pwm0_prescaler [altera_avalon_pio 20.1]
Info (12250): 2021.01.14.12:16:49 Progress: Parameterizing module gpio_2_pwm0_prescaler
Info (12250): 2021.01.14.12:16:49 Progress: Adding gpio_2_pwm1_main [altera_avalon_pio 20.1]
Info (12250): 2021.01.14.12:16:49 Progress: Parameterizing module gpio_2_pwm1_main
Info (12250): 2021.01.14.12:16:49 Progress: Adding gpio_2_pwm1_prescaler [altera_avalon_pio 20.1]
Info (12250): 2021.01.14.12:16:49 Progress: Parameterizing module gpio_2_pwm1_prescaler
Info (12250): 2021.01.14.12:16:49 Progress: Adding gpio_3_mem_readport [altera_avalon_pio 20.1]
Info (12250): 2021.01.14.12:16:49 Progress: Parameterizing module gpio_3_mem_readport
Info (12250): 2021.01.14.12:16:49 Progress: Adding gpio_3_mem_writeport [altera_avalon_pio 20.1]
Info (12250): 2021.01.14.12:16:49 Progress: Parameterizing module gpio_3_mem_writeport
Info (12250): 2021.01.14.12:16:49 Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 20.1]
Info (12250): 2021.01.14.12:16:49 Progress: Parameterizing module sdram_controller_0
Info (12250): 2021.01.14.12:16:49 Progress: Adding timer_0 [altera_avalon_timer 20.1]
Info (12250): 2021.01.14.12:16:49 Progress: Parameterizing module timer_0
Info (12250): 2021.01.14.12:16:49 Progress: Adding uart_0 [altera_avalon_uart 20.1]
Info (12250): 2021.01.14.12:16:49 Progress: Parameterizing module uart_0
Info (12250): 2021.01.14.12:16:49 Progress: Building connections
Info (12250): 2021.01.14.12:16:50 Progress: Parameterizing connections
Info (12250): 2021.01.14.12:16:50 Progress: Validating
Info (12250): 2021.01.14.12:16:51 Progress: Done reading input file
Info (12250): Soc.gpio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Soc.gpio_1_adc: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Soc.gpio_2_pwm0_main: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Soc.gpio_2_pwm1_main: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Soc.gpio_3_mem_readport: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Soc.gpio_3_mem_writeport: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Soc.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning (12251): Soc.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info (12250): Soc: Generating soc "soc" for QUARTUS_SYNTH
Info (12250): Altpll_0: "soc" instantiated altpll "altpll_0"
Info (12250): Core0: "soc" instantiated altera_nios2_gen2 "core0"
Info (12250): Gpio_0: Starting RTL generation for module 'soc_gpio_0'
Info (12250): Gpio_0:   Generation command is [exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0004_gpio_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0004_gpio_0_gen//soc_gpio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Gpio_0: Done RTL generation for module 'soc_gpio_0'
Info (12250): Gpio_0: "soc" instantiated altera_avalon_pio "gpio_0"
Info (12250): Gpio_1_adc: Starting RTL generation for module 'soc_gpio_1_adc'
Info (12250): Gpio_1_adc:   Generation command is [exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_1_adc --dir=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0005_gpio_1_adc_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0005_gpio_1_adc_gen//soc_gpio_1_adc_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Gpio_1_adc: Done RTL generation for module 'soc_gpio_1_adc'
Info (12250): Gpio_1_adc: "soc" instantiated altera_avalon_pio "gpio_1_adc"
Info (12250): Gpio_2_pwm0_main: Starting RTL generation for module 'soc_gpio_2_pwm0_main'
Info (12250): Gpio_2_pwm0_main:   Generation command is [exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_2_pwm0_main --dir=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0006_gpio_2_pwm0_main_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0006_gpio_2_pwm0_main_gen//soc_gpio_2_pwm0_main_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Gpio_2_pwm0_main: Done RTL generation for module 'soc_gpio_2_pwm0_main'
Info (12250): Gpio_2_pwm0_main: "soc" instantiated altera_avalon_pio "gpio_2_pwm0_main"
Info (12250): Gpio_2_pwm0_prescaler: Starting RTL generation for module 'soc_gpio_2_pwm0_prescaler'
Info (12250): Gpio_2_pwm0_prescaler:   Generation command is [exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_2_pwm0_prescaler --dir=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0007_gpio_2_pwm0_prescaler_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0007_gpio_2_pwm0_prescaler_gen//soc_gpio_2_pwm0_prescaler_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Gpio_2_pwm0_prescaler: Done RTL generation for module 'soc_gpio_2_pwm0_prescaler'
Info (12250): Gpio_2_pwm0_prescaler: "soc" instantiated altera_avalon_pio "gpio_2_pwm0_prescaler"
Info (12250): Gpio_3_mem_readport: Starting RTL generation for module 'soc_gpio_3_mem_readport'
Info (12250): Gpio_3_mem_readport:   Generation command is [exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_3_mem_readport --dir=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0008_gpio_3_mem_readport_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0008_gpio_3_mem_readport_gen//soc_gpio_3_mem_readport_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Gpio_3_mem_readport: Done RTL generation for module 'soc_gpio_3_mem_readport'
Info (12250): Gpio_3_mem_readport: "soc" instantiated altera_avalon_pio "gpio_3_mem_readport"
Info (12250): Gpio_3_mem_writeport: Starting RTL generation for module 'soc_gpio_3_mem_writeport'
Info (12250): Gpio_3_mem_writeport:   Generation command is [exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_3_mem_writeport --dir=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0009_gpio_3_mem_writeport_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0009_gpio_3_mem_writeport_gen//soc_gpio_3_mem_writeport_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Gpio_3_mem_writeport: Done RTL generation for module 'soc_gpio_3_mem_writeport'
Info (12250): Gpio_3_mem_writeport: "soc" instantiated altera_avalon_pio "gpio_3_mem_writeport"
Info (12250): Sdram_controller_0: Starting RTL generation for module 'soc_sdram_controller_0'
Info (12250): Sdram_controller_0:   Generation command is [exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_sdram_controller_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0010_sdram_controller_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0010_sdram_controller_0_gen//soc_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram_controller_0: Done RTL generation for module 'soc_sdram_controller_0'
Info (12250): Sdram_controller_0: "soc" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info (12250): Timer_0: Starting RTL generation for module 'soc_timer_0'
Info (12250): Timer_0:   Generation command is [exec D:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_timer_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0011_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0011_timer_0_gen//soc_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'soc_timer_0'
Info (12250): Timer_0: "soc" instantiated altera_avalon_timer "timer_0"
Info (12250): Uart_0: Starting RTL generation for module 'soc_uart_0'
Info (12250): Uart_0:   Generation command is [exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=soc_uart_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0012_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0012_uart_0_gen//soc_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart_0: Done RTL generation for module 'soc_uart_0'
Info (12250): Uart_0: "soc" instantiated altera_avalon_uart "uart_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "soc" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "soc" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'soc_core0_cpu'
Info (12250): Cpu:   Generation command is [exec D:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=soc_core0_cpu --dir=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0015_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8641_6533787610682237229.dir/0015_cpu_gen//soc_core0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2021.01.14 12:17:47 (*) Starting Nios II generation
Info (12250): Cpu: # 2021.01.14 12:17:47 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2021.01.14 12:17:47 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2021.01.14 12:17:48 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2021.01.14 12:17:48 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2021.01.14 12:17:48 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'soc_core0_cpu'
Info (12250): Cpu: "core0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Core0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "core0_data_master_translator"
Info (12250): Core0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "core0_debug_mem_slave_translator"
Info (12250): Core0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "core0_data_master_agent"
Info (12250): Core0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "core0_debug_mem_slave_agent"
Info (12250): Core0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "core0_debug_mem_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_0_s1_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_0_s1_rsp_width_adapter"
Info (12250): Reusing file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Soc: Done "soc" with 39 modules, 60 files
Info (12249): Finished elaborating Platform Designer system entity "soc.qsys"
Info (12021): Found 3 design units, including 1 entities, in source file sar.vhd
    Info (12022): Found design unit 1: SAR-hlsm File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/SAR.vhd Line: 33
    Info (12022): Found design unit 2: SAR-hlsm2 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/SAR.vhd Line: 109
    Info (12023): Found entity 1: SAR File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/SAR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tempcontrollerroom.vhd
    Info (12022): Found design unit 1: TempControllerRoom-mixture File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 42
    Info (12023): Found entity 1: TempControllerRoom File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 5
Info (12021): Found 3 design units, including 1 entities, in source file prescaler.vhd
    Info (12022): Found design unit 1: prescaler-newarch File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/prescaler.vhd Line: 21
    Info (12022): Found design unit 2: prescaler-behav File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/prescaler.vhd Line: 72
    Info (12023): Found entity 1: prescaler File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/prescaler.vhd Line: 5
Info (12021): Found 3 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-newarch File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/reg.vhd Line: 20
    Info (12022): Found design unit 2: reg-Behavioral File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/reg.vhd Line: 43
    Info (12023): Found entity 1: reg File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/reg.vhd Line: 5
Info (12021): Found 3 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-newarch File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/counter.vhd Line: 18
    Info (12022): Found design unit 2: counter-Behavioral File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/counter.vhd Line: 42
    Info (12023): Found entity 1: counter File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/counter.vhd Line: 5
Info (12021): Found 3 design units, including 1 entities, in source file pwm.vhd
    Info (12022): Found design unit 1: pwm-structural File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/pwm.vhd Line: 24
    Info (12022): Found design unit 2: pwm-Behavioral File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/pwm.vhd Line: 91
    Info (12023): Found entity 1: pwm File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/pwm.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file historymemory.vhd
    Info (12022): Found design unit 1: historymemory-SYN File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/HistoryMemory.vhd Line: 57
    Info (12023): Found entity 1: HistoryMemory File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/HistoryMemory.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc/soc.vhd
    Info (12022): Found design unit 1: soc-rtl File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 43
    Info (12023): Found entity 1: soc File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/soc/submodules/soc_altpll_0.v
    Info (12023): Found entity 1: soc_altpll_0_dffpipe_l2c File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 38
    Info (12023): Found entity 2: soc_altpll_0_stdsync_sv6 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 99
    Info (12023): Found entity 3: soc_altpll_0_altpll_75o2 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 131
    Info (12023): Found entity 4: soc_altpll_0 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 226
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_core0.v
    Info (12023): Found entity 1: soc_core0 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/soc/submodules/soc_core0_cpu.v
    Info (12023): Found entity 1: soc_core0_cpu_register_bank_a_module File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 21
    Info (12023): Found entity 2: soc_core0_cpu_register_bank_b_module File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 87
    Info (12023): Found entity 3: soc_core0_cpu_nios2_oci_debug File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 153
    Info (12023): Found entity 4: soc_core0_cpu_nios2_oci_break File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 295
    Info (12023): Found entity 5: soc_core0_cpu_nios2_oci_xbrk File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 588
    Info (12023): Found entity 6: soc_core0_cpu_nios2_oci_dbrk File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 795
    Info (12023): Found entity 7: soc_core0_cpu_nios2_oci_itrace File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 982
    Info (12023): Found entity 8: soc_core0_cpu_nios2_oci_td_mode File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 1115
    Info (12023): Found entity 9: soc_core0_cpu_nios2_oci_dtrace File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 1183
    Info (12023): Found entity 10: soc_core0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 1265
    Info (12023): Found entity 11: soc_core0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 1337
    Info (12023): Found entity 12: soc_core0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 1380
    Info (12023): Found entity 13: soc_core0_cpu_nios2_oci_fifo File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 1427
    Info (12023): Found entity 14: soc_core0_cpu_nios2_oci_pib File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 1913
    Info (12023): Found entity 15: soc_core0_cpu_nios2_oci_im File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 1936
    Info (12023): Found entity 16: soc_core0_cpu_nios2_performance_monitors File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2006
    Info (12023): Found entity 17: soc_core0_cpu_nios2_avalon_reg File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2023
    Info (12023): Found entity 18: soc_core0_cpu_ociram_sp_ram_module File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2116
    Info (12023): Found entity 19: soc_core0_cpu_nios2_ocimem File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2181
    Info (12023): Found entity 20: soc_core0_cpu_nios2_oci File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2362
    Info (12023): Found entity 21: soc_core0_cpu File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_core0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: soc_core0_cpu_debug_slave_sysclk File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_core0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: soc_core0_cpu_debug_slave_tck File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: soc_core0_cpu_debug_slave_wrapper File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_core0_cpu_test_bench.v
    Info (12023): Found entity 1: soc_core0_cpu_test_bench File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_gpio_0.v
    Info (12023): Found entity 1: soc_gpio_0 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_gpio_1_adc.v
    Info (12023): Found entity 1: soc_gpio_1_adc File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_1_adc.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_gpio_2_pwm0_main.v
    Info (12023): Found entity 1: soc_gpio_2_pwm0_main File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_2_pwm0_main.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_gpio_2_pwm0_prescaler.v
    Info (12023): Found entity 1: soc_gpio_2_pwm0_prescaler File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_2_pwm0_prescaler.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_gpio_3_mem_readport.v
    Info (12023): Found entity 1: soc_gpio_3_mem_readport File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_readport.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_gpio_3_mem_writeport.v
    Info (12023): Found entity 1: soc_gpio_3_mem_writeport File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_irq_mapper.sv
    Info (12023): Found entity 1: soc_irq_mapper File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_mm_interconnect_0 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_cmd_demux File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_cmd_demux_001 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_cmd_mux File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_cmd_mux_002 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_default_decode File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_001_default_decode File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router_001 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_002_default_decode File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router_002 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_003_default_decode File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router_003 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_004_default_decode File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router_004 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_rsp_demux_002 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_rsp_mux File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_rsp_mux_001 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_sdram_controller_0.v
    Info (12023): Found entity 1: soc_sdram_controller_0_input_efifo_module File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: soc_sdram_controller_0 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_timer_0.v
    Info (12023): Found entity 1: soc_timer_0 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_timer_0.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/soc/submodules/soc_uart_0.v
    Info (12023): Found entity 1: soc_uart_0_tx File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v Line: 21
    Info (12023): Found entity 2: soc_uart_0_rx_stimulus_source File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v Line: 194
    Info (12023): Found entity 3: soc_uart_0_rx File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v Line: 288
    Info (12023): Found entity 4: soc_uart_0_regs File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v Line: 547
    Info (12023): Found entity 5: soc_uart_0 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v Line: 804
Info (12127): Elaborating entity "TempControllerRoom" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at TempControllerRoom.vhd(141): object "clk_1hz" assigned a value but never read File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 141
Warning (10873): Using initial value X (don't care) for net "igpio1_adc_in[2]" at TempControllerRoom.vhd(145) File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 145
Warning (10873): Using initial value X (don't care) for net "igpio3_rdport_in[0]" at TempControllerRoom.vhd(153) File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 153
Info (12128): Elaborating entity "soc" for hierarchy "soc:u0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 162
Info (12128): Elaborating entity "soc_altpll_0" for hierarchy "soc:u0|soc_altpll_0:altpll_0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 510
Info (12128): Elaborating entity "soc_altpll_0_stdsync_sv6" for hierarchy "soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 295
Info (12128): Elaborating entity "soc_altpll_0_dffpipe_l2c" for hierarchy "soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_stdsync_sv6:stdsync2|soc_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 117
Info (12128): Elaborating entity "soc_altpll_0_altpll_75o2" for hierarchy "soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 301
Info (12128): Elaborating entity "soc_core0" for hierarchy "soc:u0|soc_core0:core0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 537
Info (12128): Elaborating entity "soc_core0_cpu" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0.v Line: 68
Info (12128): Elaborating entity "soc_core0_cpu_test_bench" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_test_bench:the_soc_core0_cpu_test_bench" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 3551
Info (12128): Elaborating entity "soc_core0_cpu_register_bank_a_module" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 4079
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 58
Info (12133): Instantiated megafunction "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/altsyncram_6mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "soc_core0_cpu_register_bank_b_module" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 4097
Info (12128): Elaborating entity "soc_core0_cpu_nios2_oci" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 4593
Info (12128): Elaborating entity "soc_core0_cpu_nios2_oci_debug" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 220
Info (12133): Instantiated megafunction "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "soc_core0_cpu_nios2_oci_break" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_break:the_soc_core0_cpu_nios2_oci_break" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2561
Info (12128): Elaborating entity "soc_core0_cpu_nios2_oci_xbrk" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_xbrk:the_soc_core0_cpu_nios2_oci_xbrk" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2582
Info (12128): Elaborating entity "soc_core0_cpu_nios2_oci_dbrk" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_dbrk:the_soc_core0_cpu_nios2_oci_dbrk" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2608
Info (12128): Elaborating entity "soc_core0_cpu_nios2_oci_itrace" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_itrace:the_soc_core0_cpu_nios2_oci_itrace" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2624
Info (12128): Elaborating entity "soc_core0_cpu_nios2_oci_dtrace" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_dtrace:the_soc_core0_cpu_nios2_oci_dtrace" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2639
Info (12128): Elaborating entity "soc_core0_cpu_nios2_oci_td_mode" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_dtrace:the_soc_core0_cpu_nios2_oci_dtrace|soc_core0_cpu_nios2_oci_td_mode:soc_core0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 1233
Info (12128): Elaborating entity "soc_core0_cpu_nios2_oci_fifo" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_fifo:the_soc_core0_cpu_nios2_oci_fifo" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2654
Info (12128): Elaborating entity "soc_core0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_fifo:the_soc_core0_cpu_nios2_oci_fifo|soc_core0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_core0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 1546
Info (12128): Elaborating entity "soc_core0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_fifo:the_soc_core0_cpu_nios2_oci_fifo|soc_core0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_core0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 1555
Info (12128): Elaborating entity "soc_core0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_fifo:the_soc_core0_cpu_nios2_oci_fifo|soc_core0_cpu_nios2_oci_fifo_cnt_inc:the_soc_core0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 1564
Info (12128): Elaborating entity "soc_core0_cpu_nios2_oci_pib" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_pib:the_soc_core0_cpu_nios2_oci_pib" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2659
Info (12128): Elaborating entity "soc_core0_cpu_nios2_oci_im" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_im:the_soc_core0_cpu_nios2_oci_im" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2673
Info (12128): Elaborating entity "soc_core0_cpu_nios2_avalon_reg" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2692
Info (12128): Elaborating entity "soc_core0_cpu_nios2_ocimem" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2712
Info (12128): Elaborating entity "soc_core0_cpu_ociram_sp_ram_module" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "soc_core0_cpu_debug_slave_wrapper" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 2814
Info (12128): Elaborating entity "soc_core0_cpu_debug_slave_tck" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "soc_core0_cpu_debug_slave_sysclk" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc_gpio_0" for hierarchy "soc:u0|soc_gpio_0:gpio_0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 568
Info (12128): Elaborating entity "soc_gpio_1_adc" for hierarchy "soc:u0|soc_gpio_1_adc:gpio_1_adc" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 580
Info (12128): Elaborating entity "soc_gpio_2_pwm0_main" for hierarchy "soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 593
Info (12128): Elaborating entity "soc_gpio_2_pwm0_prescaler" for hierarchy "soc:u0|soc_gpio_2_pwm0_prescaler:gpio_2_pwm0_prescaler" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 606
Info (12128): Elaborating entity "soc_gpio_3_mem_readport" for hierarchy "soc:u0|soc_gpio_3_mem_readport:gpio_3_mem_readport" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 643
Info (12128): Elaborating entity "soc_gpio_3_mem_writeport" for hierarchy "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 656
Info (12128): Elaborating entity "soc_sdram_controller_0" for hierarchy "soc:u0|soc_sdram_controller_0:sdram_controller_0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 668
Info (12128): Elaborating entity "soc_sdram_controller_0_input_efifo_module" for hierarchy "soc:u0|soc_sdram_controller_0:sdram_controller_0|soc_sdram_controller_0_input_efifo_module:the_soc_sdram_controller_0_input_efifo_module" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "soc_timer_0" for hierarchy "soc:u0|soc_timer_0:timer_0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 692
Info (12128): Elaborating entity "soc_uart_0" for hierarchy "soc:u0|soc_uart_0:uart_0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 704
Info (12128): Elaborating entity "soc_uart_0_tx" for hierarchy "soc:u0|soc_uart_0:uart_0|soc_uart_0_tx:the_soc_uart_0_tx" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v Line: 878
Info (12128): Elaborating entity "soc_uart_0_rx" for hierarchy "soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v Line: 896
Info (12128): Elaborating entity "soc_uart_0_rx_stimulus_source" for hierarchy "soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|soc_uart_0_rx_stimulus_source:the_soc_uart_0_rx_stimulus_source" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v Line: 366
Info (12128): Elaborating entity "soc_uart_0_regs" for hierarchy "soc:u0|soc_uart_0:uart_0|soc_uart_0_regs:the_soc_uart_0_regs" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_uart_0.v Line: 927
Info (12128): Elaborating entity "soc_mm_interconnect_0" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 720
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_data_master_translator" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 939
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_instruction_master_translator" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 999
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core0_debug_mem_slave_translator" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 1063
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 1127
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 1191
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 1255
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 1319
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 1848
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_instruction_master_agent" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 1929
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 2013
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 2054
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 2138
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 2179
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 2220
Info (12128): Elaborating entity "soc_mm_interconnect_0_router" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 3486
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_default_decode" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router.sv Line: 190
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_001" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 3502
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_001_default_decode" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001|soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_002" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 3518
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_002_default_decode" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_003" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_003:router_003" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 3534
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_003_default_decode" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_003:router_003|soc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_004" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 3550
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_004_default_decode" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004|soc_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 3744
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "soc_mm_interconnect_0_cmd_demux" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 3827
Info (12128): Elaborating entity "soc_mm_interconnect_0_cmd_demux_001" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 3850
Info (12128): Elaborating entity "soc_mm_interconnect_0_cmd_mux" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 3873
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_mm_interconnect_0_cmd_mux_002" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 3913
Info (12128): Elaborating entity "soc_mm_interconnect_0_rsp_demux_002" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 4129
Info (12128): Elaborating entity "soc_mm_interconnect_0_rsp_mux" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 4365
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv Line: 470
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_mm_interconnect_0_rsp_mux_001" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 4388
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 4454
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 4520
Info (12128): Elaborating entity "soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 4549
Info (12128): Elaborating entity "soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0.v Line: 4578
Info (12128): Elaborating entity "soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "soc_irq_mapper" for hierarchy "soc:u0|soc_irq_mapper:irq_mapper" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 807
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc:u0|altera_reset_controller:rst_controller" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd Line: 816
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_reset_controller.v Line: 220
Info (12129): Elaborating entity "SAR" using architecture "A:hlsm2" for hierarchy "SAR:ADC0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 201
Info (12129): Elaborating entity "pwm" using architecture "A:structural" for hierarchy "pwm:PWM0_dev" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 212
Info (12129): Elaborating entity "prescaler" using architecture "A:newarch" for hierarchy "pwm:PWM0_dev|prescaler:prescaler0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/pwm.vhd Line: 78
Info (12129): Elaborating entity "counter" using architecture "A:newarch" for hierarchy "pwm:PWM0_dev|prescaler:prescaler0|counter:counter0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/prescaler.vhd Line: 59
Info (12129): Elaborating entity "reg" using architecture "A:newarch" for hierarchy "pwm:PWM0_dev|prescaler:prescaler0|reg:reg0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/prescaler.vhd Line: 62
Info (12129): Elaborating entity "counter" using architecture "A:newarch" for hierarchy "pwm:PWM0_dev|counter:counter0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/pwm.vhd Line: 81
Info (12129): Elaborating entity "reg" using architecture "A:newarch" for hierarchy "pwm:PWM0_dev|reg:reg0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/pwm.vhd Line: 84
Info (12128): Elaborating entity "HistoryMemory" for hierarchy "HistoryMemory:HistoryMem0" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 238
Info (12128): Elaborating entity "altsyncram" for hierarchy "HistoryMemory:HistoryMem0|altsyncram:altsyncram_component" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/HistoryMemory.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "HistoryMemory:HistoryMem0|altsyncram:altsyncram_component" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/HistoryMemory.vhd Line: 64
Info (12133): Instantiated megafunction "HistoryMemory:HistoryMem0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/HistoryMemory.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o3p3.tdf
    Info (12023): Found entity 1: altsyncram_o3p3 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/altsyncram_o3p3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o3p3" for hierarchy "HistoryMemory:HistoryMem0|altsyncram:altsyncram_component|altsyncram_o3p3:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.01.14.12:18:07 Progress: Loading sld2caf764e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2caf764e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[0]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[1]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[2]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[3]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[4]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[19]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[18]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[17]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[16]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[15]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[14]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[13]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[12]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[11]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[10]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[9]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[8]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[7]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[6]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|bidir_port[5]" to the node "soc:u0|soc_gpio_3_mem_writeport:gpio_3_mem_writeport|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_3_mem_writeport.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_0:gpio_0|bidir_port[0]" to the node "igpio0[0]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_0:gpio_0|bidir_port[1]" to the node "igpio0[1]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_0:gpio_0|bidir_port[2]" to the node "igpio0[2]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_0:gpio_0|bidir_port[3]" to the node "igpio0[3]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_0:gpio_0|bidir_port[0]" to the node "soc:u0|soc_gpio_0:gpio_0|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_0:gpio_0|bidir_port[1]" to the node "soc:u0|soc_gpio_0:gpio_0|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_0:gpio_0|bidir_port[2]" to the node "soc:u0|soc_gpio_0:gpio_0|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "soc:u0|soc_gpio_0:gpio_0|bidir_port[3]" to the node "soc:u0|soc_gpio_0:gpio_0|read_mux_out" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_gpio_0.v Line: 36
Info (13000): Registers with preset signals will power-up high File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "igpio0[0]~synth" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 144
    Warning (13010): Node "igpio0[1]~synth" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 144
    Warning (13010): Node "igpio0[2]~synth" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 144
    Warning (13010): Node "igpio0[3]~synth" File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 144
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 21
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 390 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/output_files/TempControllerRoom.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4009 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 3842 logic cells
    Info (21064): Implemented 104 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4942 megabytes
    Info: Processing ended: Thu Jan 14 12:18:37 2021
    Info: Elapsed time: 00:02:09
    Info: Total CPU time (on all processors): 00:02:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/output_files/TempControllerRoom.map.smsg.


