/*  PCSX2 - PS2 Emulator for PCs
 *  Copyright (C) 2002-2010  PCSX2 Dev Team
 *
 *  PCSX2 is free software: you can redistribute it and/or modify it under the terms
 *  of the GNU Lesser General Public License as published by the Free Software Found-
 *  ation, either version 3 of the License, or (at your option) any later version.
 *
 *  PCSX2 is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
 *  without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
 *  PURPOSE.  See the GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License along with PCSX2.
 *  If not, see <http://www.gnu.org/licenses/>.
 */

#include "Common.h"
#include "iR5900.h"
#include "R5900OpcodeTables.h"

using namespace x86Emitter;

namespace R5900 {
namespace Dynarec {

// R5900 branch helper!
// Recompiles code for a branch test and/or skip, complete with delay slot
// handling.  Note, for "likely" branches use iDoBranchImm_Likely instead, which
// handles delay slots differently.
// Parameters:
//   jmpSkip - This parameter is the result of the appropriate J32 instruction
//   (usually JZ32 or JNZ32).
void recDoBranchImm(u32 branchTo, u32* jmpSkip, bool isLikely, bool swappedDelaySlot)
{
	// First up is the Branch Taken Path : Save the recompiler's state, compile the
	// DelaySlot, and issue a BranchTest insertion.  The state is reloaded below for
	// the "did not branch" path (maintains consts, register allocations, and other optimizations).

	if (!swappedDelaySlot)
	{
		SaveBranchState();
		recompileNextInstruction(true, false);
	}

	SetBranchImm(branchTo);

	// Jump target when the branch is *not* taken, skips the branchtest code
	// insertion above.
	x86SetJ32(jmpSkip);

	// if it's a likely branch then we'll need to skip the delay slot here, since
	// MIPS cancels the delay slot instruction when branches aren't taken.
	if (!swappedDelaySlot)
	{
		LoadBranchState();
		if (!isLikely)
		{
			pc -= 4; // instruction rewinder for delay slot, if non-likely.
			recompileNextInstruction(true, false);
		}
	}

	SetBranchImm(pc); // start a new recompiled block.
}

namespace OpcodeImpl {

void recPREF()
{
}

void recSYNC()
{
}

void recMFSA()
{
	if (!_Rd_)
		return;

	// zero-extended
	if (const int mmreg = _checkXMMreg(XMMTYPE_GPRREG, _Rd_, MODE_WRITE); mmreg >= 0)
	{
		// have to zero out bits 63:32
		const int temp = _allocTempXMMreg(XMMT_INT);
		xMOVSSZX(xRegisterSSE(temp), ptr32[&cpuRegs.sa]);
		xBLEND.PD(xRegisterSSE(mmreg), xRegisterSSE(temp), 1);
		_freeXMMreg(temp);
	}
	else if (const int gprreg = _allocIfUsedGPRtoX86(_Rd_, MODE_WRITE); gprreg >= 0)
	{
		xMOV(xRegister32(gprreg), ptr32[&cpuRegs.sa]);
	}
	else
	{
		_deleteEEreg(_Rd_, 0);
		xMOV(eax, ptr32[&cpuRegs.sa]);
		xMOV(ptr64[&cpuRegs.GPR.r[_Rd_].UD[0]], rax);
	}
}

// SA is 4-bit and contains the amount of bytes to shift
void recMTSA()
{
	if (GPR_IS_CONST1(_Rs_))
	{
		xMOV(ptr32[&cpuRegs.sa], g_cpuConstRegs[_Rs_].UL[0] & 0xf);
	}
	else
	{
		int mmreg;

		if ((mmreg = _checkXMMreg(XMMTYPE_GPRREG, _Rs_, MODE_READ)) >= 0)
		{
			xMOVSS(ptr[&cpuRegs.sa], xRegisterSSE(mmreg));
		}
		else if ((mmreg = _checkX86reg(X86TYPE_GPR, _Rs_, MODE_READ)) >= 0)
		{
			xMOV(ptr[&cpuRegs.sa], xRegister32(mmreg));
		}
		else
		{
			xMOV(eax, ptr[&cpuRegs.GPR.r[_Rs_].UL[0]]);
			xMOV(ptr[&cpuRegs.sa], eax);
		}
		xAND(ptr32[&cpuRegs.sa], 0xf);
	}
}

void recMTSAB()
{
	if (GPR_IS_CONST1(_Rs_))
	{
		xMOV(ptr32[&cpuRegs.sa], ((g_cpuConstRegs[_Rs_].UL[0] & 0xF) ^ (_Imm_ & 0xF)));
	}
	else
	{
		_eeMoveGPRtoR(eax, _Rs_);
		xAND(eax, 0xF);
		xXOR(eax, _Imm_ & 0xf);
		xMOV(ptr[&cpuRegs.sa], eax);
	}
}

void recMTSAH()
{
	if (GPR_IS_CONST1(_Rs_))
	{
		xMOV(ptr32[&cpuRegs.sa], ((g_cpuConstRegs[_Rs_].UL[0] & 0x7) ^ (_Imm_ & 0x7)) << 1);
	}
	else
	{
		_eeMoveGPRtoR(eax, _Rs_);
		xAND(eax, 0x7);
		xXOR(eax, _Imm_ & 0x7);
		xSHL(eax, 1);
		xMOV(ptr[&cpuRegs.sa], eax);
	}
}

////////////////////////////////////////////////////
void recNULL(void)
{
}

////////////////////////////////////////////////////
void recUnknown(void)
{
	// TODO : Unknown ops should throw an exception.
}

void recMMI_Unknown(void)
{
	// TODO : Unknown ops should throw an exception.
}

void recCOP0_Unknown(void)
{
	// TODO : Unknown ops should throw an exception.
}

void recCOP1_Unknown(void)
{
	// TODO : Unknown ops should throw an exception.
}

/**********************************************************
*    UNHANDLED YET OPCODES
*
**********************************************************/

// Suikoden 3 uses it a lot
void recCACHE() //Interpreter only!
{
	//xMOV(ptr32[&cpuRegs.code], (u32)cpuRegs.code );
	//xMOV(ptr32[&cpuRegs.pc], (u32)pc );
	//iFlushCall(FLUSH_EVERYTHING);
	//xFastCall((void*)(uptr)R5900::Interpreter::OpcodeImpl::CACHE );
	//branch = 2;
}


// The twelve trap opcodes are one shape: compare Rs against Rt or a
// sign-extended immediate, and raise if it holds. The interpreter's trap()
// is two lines (R5900OpcodeImpl.cpp:991-995) and ignores its code argument,
// so it inlines here rather than being called.
//
// The block still ends -- g_branch = 2, and the forced branch test stays --
// exactly as recBranchCall left it. What changes is that the call is now
// behind the condition. Traps are assertions: essentially never taken, so
// the common path goes from an unconditional call into the interpreter to a
// compare and a not-taken branch.
static void recTrap(JccComparisonType skip_cond, bool use_imm, bool is_unsigned)
{
	xMOV(rax, ptr64[&cpuRegs.cycle]);
	xMOV(ptr64[&cpuRegs.nextEventCycle], rax);
	iFlushCall(FLUSH_INTERPRETER);

	xMOV(rax, ptr64[&cpuRegs.GPR.r[_Rs_].UD[0]]);
	if (use_imm)
	{
		// _Imm_ is sign-extended even for the unsigned comparisons, which
		// then treat the result as unsigned -- so TGEIU against a negative
		// immediate compares against a very large value, deliberately.
		(void)is_unsigned;
		xMOV64(rcx, (s64)_Imm_);
		xCMP(rax, rcx);
	}
	else
		xCMP(rax, ptr64[&cpuRegs.GPR.r[_Rt_].UD[0]]);

	xForwardJump8 no_trap(skip_cond);
	// trap(): cpuRegs.pc -= 4; cpuException(0x34, cpuRegs.branch);
	xSUB(ptr32[&cpuRegs.pc], 4);
	xMOV(arg1regd, 0x34);
	xMOV(arg2regd, ptr32[&cpuRegs.branch]);
	xFastCall((void*)cpuException);
	no_trap.SetTarget();

	g_branch = 2;
}

void recTGE()  { recTrap(Jcc_Less,           false, false); }

void recTGEU() { recTrap(Jcc_Below,          false, true ); }

void recTLT()  { recTrap(Jcc_GreaterOrEqual, false, false); }

void recTLTU() { recTrap(Jcc_AboveOrEqual,   false, true ); }

void recTEQ()  { recTrap(Jcc_NotEqual,       false, false); }

void recTNE()  { recTrap(Jcc_Equal,          false, false); }

void recTGEI() { recTrap(Jcc_Less,           true,  false); }

void recTGEIU(){ recTrap(Jcc_Below,          true,  true ); }

void recTLTI() { recTrap(Jcc_GreaterOrEqual, true,  false); }

void recTLTIU(){ recTrap(Jcc_AboveOrEqual,   true,  true ); }

void recTEQI() { recTrap(Jcc_NotEqual,       true,  false); }

void recTNEI() { recTrap(Jcc_Equal,          true,  false); }

} // namespace OpcodeImpl
} // namespace Dynarec
} // namespace R5900
