
<table style="border-collapse: collapse; border: none; padding: 0; margin: 0;">
  <tr>
    <td style="border: none; padding: 6px 6px 6px 0; vertical-align: middle; padding-right: 10px;">
      <img src="./static/assets/img/QCOM.png" width="40" height="40" style="border: 2px solid #999;">
    </td>
    <td style="border: none; padding: 6px 0; vertical-align: middle;">
      (2025) Engineering Intern at Qualcomm (Product Security)
    </td>
  </tr>  
  <tr>
    <td style="border: none; padding: 6px 6px 6px 0; vertical-align: middle; padding-right: 10px;">
      <img src="./static/assets/img/intellabs.jpeg" width="40" height="40" style="border: 2px solid #999;">
    </td>
    <td style="border: none; padding: 6px 0; vertical-align: middle;">
       (2023) Research Intern at Intel Labs (<a href="https://www.darpa.mil/research/programs/hardening-development-toolchains-against-emergent-execution-engines">HARDEN</a>, <a href="https://patents.google.com/patent/US20250077647A1/en">patent</a>)
    </td>
  </tr>
    <tr>
    <td style="border: none; padding: 6px 6px 6px 0; vertical-align: middle; padding-right: 10px;">
      <img src="./static/assets/img/VU_social_avatar_blauw.png" width="40" height="40" style="border: 2px solid #999;">
    </td>
    <td style="border: none; padding: 6px 0; vertical-align: middle;">
      (2022-2026) PhD Student @ <a href="https://www.vusec.net">VUSec</a> (memory safety research)
    </td>
  </tr>
</table>

<p>&nbsp;</p>

#### Email
f.c.gorter[at]vu.nl

#### Education
MSc in Computer Science (cum laude), Vrije Universiteit Amsterdam\
BSc in Computer Science (cum laude), Vrije Universiteit Amsterdam

#### Research Interests
System security, bug sanitizers, code hardening, compilers, memory tagging, secure allocators 

[![Scholar](https://img.shields.io/badge/Google_Scholar-4285F4?style=flat&logo=google-scholar&logoColor=white)](https://scholar.google.com/citations?user=Afy4QisAAAAJ)
