01874fb2a3e6 ("clk: vc5: Use regmap_{set,clear}_bits() where appropriate")
cc3237827a21 ("clk: vc5: Check IO access results")
d83e561d43bc ("clk: vc5: Add properties for configuring SD/OE behavior")
fc336ae622df ("clk: vc5: fix output disabling when enabling a FOD")
f3d661d6b441 ("clk: vc5: Add support for optional load capacitance")
260249f929e8 ("clk: vc5: Enable addition output configurations of the Versaclock")
f491276a5168 ("clk: vc5: Allow Versaclock driver to support multiple instances")
2bda748e6ad8 ("clk: vc5: Add support for IDT VersaClock 5P49V6965")
dbf6b16f5683 ("clk: vc5: Add support for IDT VersaClock 5P49V6901")
8c1ebe976267 ("clk: vc5: Add support for the input frequency doubler")
55997db52e99 ("clk: vc5: Split clock input mux and predivider")
718f4694ea15 ("clk: vc5: Configure the output buffer input mux on prepare")
a4decf5899c8 ("clk: vc5: Fix trivial typo")
1193e14fddbb ("clk: vc5: Add support for IDT VersaClock 5P49V5935")
9adddb01ce5f ("clk: vc5: Add structure to describe particular chip features")
3e1aec4e2c41 ("clk: vc5: Add support for IDT VersaClock 5P49V5923 and 5P49V5933")
