##################################################
# IP VHDL/Verilog sources
##################################################
MACH_ZYNQ_PS_SRCS = ps.xmp

include ../../../mach/common/amba/hw.srcs
MACH_ZYNQ_PS_SRCS += $(addprefix ../../../mach/common/amba/, $(MACH_COMMON_AMBA_SRCS))

include ../../../mach/common/amba_wishbone/hw.srcs
MACH_ZYNQ_PS_SRCS += $(addprefix ../../../mach/common/amba_wishbone/, $(MACH_COMMON_AXI_WB_SRCS))

include ../../../mach/common/rtsnoc_router/hw.srcs
MACH_ZYNQ_PS_SRCS += $(addprefix ../../../mach/common/rtsnoc_router/, $(MACH_COMMON_RTSNOC_ROUTER_SRCS))
