{"raw":{},"required":["Filename","Size"],"package":"yosys-dev","source":"yosys","version":"0.23-6","section":"universe/electronics","priority":"optional","architecture":"amd64","depends":["tcl-dev","libffi-dev","libreadline-dev"],"installedSize":460,"maintainer":"Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>","description":"Framework for Verilog RTL synthesis (development files)","homepage":"https://github.com/YosysHQ/yosys","filename":"pool/universe/y/yosys/yosys-dev_0.23-6_amd64.deb","size":82316,"md5":"cafd7de7278921dff2da9ddd7064afa9","sha1":"5d5208d2a29aa238e7f9586e6ecdff695fc53c84","sha256":"1c3cb1e0cef35e2c022ac8d64878acf6861894c16df1a32f62a14c33c6150192","sha512":"ae5e2d2e5f4d52673819823059a4bc4039ec172ef81bc37c276f2c5cae57acd75ca5fb13158889cfe0b78a5d3bc2dfc4bc15c8bf489b64e5549568665faa37f2","descriptionMd5":"1046b72bf5b8ccf517ca1661cff5d331"}