INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Counters/Counters.srcs/sources_1/new/Counter_4bit_Jhonson.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_4bit_Jhonson
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Counters/Counters.srcs/sources_1/new/Counter_4bit_Jhonson.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port Q is not allowed [C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Counters/Counters.srcs/sources_1/new/Counter_4bit_Jhonson.v:28]
