-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_e_e
--
-- Generated
--  by:  wig
--  on:  Mon Mar 22 13:27:59 2004
--  cmd: H:\work\mix_new\mix\mix_0.pl -strip -nodelta ../../mde_tests.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_e_e-rtl-a.vhd,v 1.1 2004/04/06 10:50:41 wig Exp $
-- $Date: 2004/04/06 10:50:41 $
-- $Log: inst_e_e-rtl-a.vhd,v $
-- Revision 1.1  2004/04/06 10:50:41  wig
-- Adding result/mde_tests
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.37 2003/12/23 13:25:21 abauer Exp 
--
-- Generator: mix_0.pl Revision: 1.26 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_e_e
--
architecture rtl of inst_e_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_ea_e	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_eb_e	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_ec_e	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_ed_e	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_ee_e	-- 
		-- No Generated Generics
		-- Generated Generics for Entity inst_ee_e
		-- End of Generated Generics for Entity inst_ee_e
		-- No Generated Port
	end component;
	-- ---------

	component inst_ef_e	-- 
		-- No Generated Generics
		-- Generated Generics for Entity inst_ef_e
		-- End of Generated Generics for Entity inst_ef_e
		-- No Generated Port
	end component;
	-- ---------

	component inst_eg_e	-- 
		-- No Generated Generics
		-- Generated Generics for Entity inst_eg_e
		-- End of Generated Generics for Entity inst_eg_e
		-- No Generated Port
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_ea
		inst_ea: inst_ea_e

		;
		-- End of Generated Instance Port Map for inst_ea

		-- Generated Instance Port Map for inst_eb
		inst_eb: inst_eb_e

		;
		-- End of Generated Instance Port Map for inst_eb

		-- Generated Instance Port Map for inst_ec
		inst_ec: inst_ec_e

		;
		-- End of Generated Instance Port Map for inst_ec

		-- Generated Instance Port Map for inst_ed
		inst_ed: inst_ed_e

		;
		-- End of Generated Instance Port Map for inst_ed

		-- Generated Instance Port Map for inst_ee
		inst_ee: inst_ee_e

		;
		-- End of Generated Instance Port Map for inst_ee

		-- Generated Instance Port Map for inst_ef
		inst_ef: inst_ef_e

		;
		-- End of Generated Instance Port Map for inst_ef

		-- Generated Instance Port Map for inst_eg
		inst_eg: inst_eg_e

		;
		-- End of Generated Instance Port Map for inst_eg



end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
