// Seed: 853916272
module module_0 (
    input  tri   id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  tri1  id_3,
    output tri0  id_4
);
  logic [7:0] id_6;
  assign id_4 = id_6[1'b0];
  logic id_7;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input tri0 id_2,
    output supply0 id_3,
    output uwire id_4
);
  logic \id_6 ;
  wire  id_7;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2,
      id_4
  );
  assign modCall_1.id_1 = 0;
  assign id_1 = id_0;
  wire [1 : -1] id_8;
endmodule
