SystemVerilog implementation of the 2D Convolution and Edge detection. You can find an explanation about this algorithm on https://sistenix.com/sobel.html

Added Sobel Filter implementation in the DE1-SoC FPGA.
