// Seed: 1522423407
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = id_6;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input tri id_2,
    output wand id_3,
    input wand id_4,
    input uwire id_5,
    output tri0 id_6,
    input supply1 id_7,
    output wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    output supply1 id_11,
    output wand id_12,
    input tri1 id_13,
    output tri id_14,
    output uwire id_15,
    output wand id_16,
    input tri0 id_17,
    output wand id_18,
    output wand id_19,
    input supply0 id_20,
    input tri1 id_21
    , id_37,
    output wire id_22,
    input wor id_23
    , id_38,
    input wire id_24,
    input tri0 id_25,
    input wire id_26,
    output tri0 id_27,
    output tri1 id_28,
    input wor id_29,
    input tri0 id_30,
    input uwire id_31,
    input supply1 id_32,
    input tri id_33,
    input tri0 id_34,
    output tri id_35
);
  wor id_39 = 1'b0, id_40;
  wire id_41;
  logic [7:0] id_42;
  module_0 modCall_1 (
      id_40,
      id_39,
      id_37,
      id_41,
      id_41,
      id_41,
      id_38,
      id_38,
      id_41,
      id_41
  );
  id_43 :
  assert property (@(posedge 1) id_42[(1)])
  else $display;
  wire id_44;
  wire id_45 = id_37;
endmodule
