<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: ilang::VerilogModifier Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceilang.html">ilang</a></li><li class="navelem"><a class="el" href="classilang_1_1_verilog_modifier.html">VerilogModifier</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-static-methods">Static Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classilang_1_1_verilog_modifier-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ilang::VerilogModifier Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>the class for modification to verilog  
 <a href="classilang_1_1_verilog_modifier.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="vlg__mod_8h_source.html">vlg_mod.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a218488747a1334039416a460648069be"><td class="memItemLeft" align="right" valign="top"><a id="a218488747a1334039416a460648069be"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a218488747a1334039416a460648069be">port_decl_style_t</a> { <b>AUTO</b> = 0, 
<b>NEW</b> = 1, 
<b>OLD</b> = 2
 }<tr class="memdesc:a218488747a1334039416a460648069be"><td class="mdescLeft">&#160;</td><td class="mdescRight">The style or port declaration. <br /></td></tr>
</td></tr>
<tr class="separator:a218488747a1334039416a460648069be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed5731d7ee366308968d6e0250c6e36"><td class="memItemLeft" align="right" valign="top"><a id="a5ed5731d7ee366308968d6e0250c6e36"></a>
typedef std::tuple&lt; long, std::string, bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a5ed5731d7ee366308968d6e0250c6e36">info_t</a></td></tr>
<tr class="memdesc:a5ed5731d7ee366308968d6e0250c6e36"><td class="mdescLeft">&#160;</td><td class="mdescRight">a tuple to store all related info for modification <br /></td></tr>
<tr class="separator:a5ed5731d7ee366308968d6e0250c6e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d78e5dc00b893ffa189fedf6c14701"><td class="memItemLeft" align="right" valign="top"><a id="a58d78e5dc00b893ffa189fedf6c14701"></a>
typedef std::map&lt; std::string, std::vector&lt; <a class="el" href="classilang_1_1_verilog_modifier.html#a5ed5731d7ee366308968d6e0250c6e36">info_t</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a58d78e5dc00b893ffa189fedf6c14701">fn_l_map_t</a></td></tr>
<tr class="memdesc:a58d78e5dc00b893ffa189fedf6c14701"><td class="mdescLeft">&#160;</td><td class="mdescRight">filename -&gt; (lineno, varname, is_port_sig) vec <br /></td></tr>
<tr class="separator:a58d78e5dc00b893ffa189fedf6c14701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73cfb61be9c43781db8d3fd3d6e7a150"><td class="memItemLeft" align="right" valign="top"><a id="a73cfb61be9c43781db8d3fd3d6e7a150"></a>
typedef std::tuple&lt; long, std::string, unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a73cfb61be9c43781db8d3fd3d6e7a150">mod_decl_item_t</a></td></tr>
<tr class="memdesc:a73cfb61be9c43781db8d3fd3d6e7a150"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of a module decl modification item <br /></td></tr>
<tr class="separator:a73cfb61be9c43781db8d3fd3d6e7a150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cd64ee15b44ee8db99440c8ed821274"><td class="memItemLeft" align="right" valign="top"><a id="a3cd64ee15b44ee8db99440c8ed821274"></a>
typedef std::tuple&lt; long, std::string, unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a3cd64ee15b44ee8db99440c8ed821274">mod_inst_item_t</a></td></tr>
<tr class="memdesc:a3cd64ee15b44ee8db99440c8ed821274"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of a module inst modification item <br /></td></tr>
<tr class="separator:a3cd64ee15b44ee8db99440c8ed821274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4123864b878de05b4fdc4914375e3be"><td class="memItemLeft" align="right" valign="top"><a id="ae4123864b878de05b4fdc4914375e3be"></a>
typedef std::tuple&lt; long, std::string, unsigned, std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#ae4123864b878de05b4fdc4914375e3be">assign_item_t</a></td></tr>
<tr class="memdesc:ae4123864b878de05b4fdc4914375e3be"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of an wire assignment modification item <br /></td></tr>
<tr class="separator:ae4123864b878de05b4fdc4914375e3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9e870be99eb8e95c90d99e372f450f"><td class="memItemLeft" align="right" valign="top"><a id="acb9e870be99eb8e95c90d99e372f450f"></a>
typedef std::map&lt; std::string, std::vector&lt; <a class="el" href="classilang_1_1_verilog_modifier.html#a73cfb61be9c43781db8d3fd3d6e7a150">mod_decl_item_t</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#acb9e870be99eb8e95c90d99e372f450f">mod_decl_map_t</a></td></tr>
<tr class="memdesc:acb9e870be99eb8e95c90d99e372f450f"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of decl modification record <br /></td></tr>
<tr class="separator:acb9e870be99eb8e95c90d99e372f450f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95cc4a65c41ee34468a9e92a67e48b85"><td class="memItemLeft" align="right" valign="top"><a id="a95cc4a65c41ee34468a9e92a67e48b85"></a>
typedef std::map&lt; std::string, std::vector&lt; <a class="el" href="classilang_1_1_verilog_modifier.html#a3cd64ee15b44ee8db99440c8ed821274">mod_inst_item_t</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a95cc4a65c41ee34468a9e92a67e48b85">mod_inst_map_t</a></td></tr>
<tr class="memdesc:a95cc4a65c41ee34468a9e92a67e48b85"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of a module inst modification record <br /></td></tr>
<tr class="separator:a95cc4a65c41ee34468a9e92a67e48b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37fbc29fc3412bd541ff99262e560f8d"><td class="memItemLeft" align="right" valign="top"><a id="a37fbc29fc3412bd541ff99262e560f8d"></a>
typedef std::map&lt; std::string, std::vector&lt; <a class="el" href="classilang_1_1_verilog_modifier.html#ae4123864b878de05b4fdc4914375e3be">assign_item_t</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a37fbc29fc3412bd541ff99262e560f8d">assign_map_t</a></td></tr>
<tr class="memdesc:a37fbc29fc3412bd541ff99262e560f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of an wire assignment modification record <br /></td></tr>
<tr class="separator:a37fbc29fc3412bd541ff99262e560f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac11900bc8265e1ab7f7adeae280090"><td class="memItemLeft" align="right" valign="top"><a id="aaac11900bc8265e1ab7f7adeae280090"></a>
typedef std::pair&lt; std::string, unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#aaac11900bc8265e1ab7f7adeae280090">vlg_sig_t</a></td></tr>
<tr class="memdesc:aaac11900bc8265e1ab7f7adeae280090"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of an wire name w. width <br /></td></tr>
<tr class="separator:aaac11900bc8265e1ab7f7adeae280090"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a8f4357eabcbb70cef8b0b63973f8fd6b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a8f4357eabcbb70cef8b0b63973f8fd6b">VerilogModifier</a> (<a class="el" href="classilang_1_1_verilog_info.html">VerilogInfo</a> *_vlg_info_ptr, <a class="el" href="classilang_1_1_verilog_modifier.html#a218488747a1334039416a460648069be">port_decl_style_t</a> port_decl_style, bool add_keep_or_not)</td></tr>
<tr class="memdesc:a8f4357eabcbb70cef8b0b63973f8fd6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor:  <a href="#a8f4357eabcbb70cef8b0b63973f8fd6b">More...</a><br /></td></tr>
<tr class="separator:a8f4357eabcbb70cef8b0b63973f8fd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc2015ebd6bb6b1cea53606f14bbd901"><td class="memItemLeft" align="right" valign="top"><a id="afc2015ebd6bb6b1cea53606f14bbd901"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#afc2015ebd6bb6b1cea53606f14bbd901">~VerilogModifier</a> ()</td></tr>
<tr class="memdesc:afc2015ebd6bb6b1cea53606f14bbd901"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor: <br /></td></tr>
<tr class="separator:afc2015ebd6bb6b1cea53606f14bbd901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aafe464fae6df2fe5f39afd81a7ea59"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a6aafe464fae6df2fe5f39afd81a7ea59">ReadModifyWrite</a> (const std::string &amp;filename, std::istream &amp;fin, std::ostream &amp;fout)</td></tr>
<tr class="separator:a6aafe464fae6df2fe5f39afd81a7ea59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a84bd9fb886ad3a493f4f29372de87a"><td class="memItemLeft" align="right" valign="top"><a id="a8a84bd9fb886ad3a493f4f29372de87a"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a8a84bd9fb886ad3a493f4f29372de87a">FinishRecording</a> ()</td></tr>
<tr class="memdesc:a8a84bd9fb886ad3a493f4f29372de87a"><td class="mdescLeft">&#160;</td><td class="mdescRight">do some work (sorting) <br /></td></tr>
<tr class="separator:a8a84bd9fb886ad3a493f4f29372de87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52374142f5ed997f2c43ac8ea6df2558"><td class="memItemLeft" align="right" valign="top"><a id="a52374142f5ed997f2c43ac8ea6df2558"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a52374142f5ed997f2c43ac8ea6df2558">RecordKeepSignalName</a> (const std::string &amp;vname)</td></tr>
<tr class="memdesc:a52374142f5ed997f2c43ac8ea6df2558"><td class="mdescLeft">&#160;</td><td class="mdescRight">record the name to add a keep there <br /></td></tr>
<tr class="separator:a52374142f5ed997f2c43ac8ea6df2558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcca83b4565acc464a0badefd65f721"><td class="memItemLeft" align="right" valign="top"><a id="addcca83b4565acc464a0badefd65f721"></a>
<a class="el" href="classilang_1_1_verilog_modifier.html#aaac11900bc8265e1ab7f7adeae280090">vlg_sig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#addcca83b4565acc464a0badefd65f721">RecordConnectSigName</a> (const std::string &amp;vlg_sig_name, const std::string &amp;suffix=&quot;&quot;)</td></tr>
<tr class="memdesc:addcca83b4565acc464a0badefd65f721"><td class="mdescLeft">&#160;</td><td class="mdescRight">record the name to add related wires <br /></td></tr>
<tr class="separator:addcca83b4565acc464a0badefd65f721"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a2eeba28d425fe715d6acb0d4d6a96de2"><td class="memItemLeft" align="right" valign="top"><a id="a2eeba28d425fe715d6acb0d4d6a96de2"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><b>add_mod_decl_wire_to_this_line</b> (const std::string &amp;line_in, std::string &amp;line_out, const std::string &amp;vname, unsigned width)</td></tr>
<tr class="separator:a2eeba28d425fe715d6acb0d4d6a96de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd87c34b7ee91a0b84af52d6e92df50e"><td class="memItemLeft" align="right" valign="top"><a id="acd87c34b7ee91a0b84af52d6e92df50e"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><b>add_mod_inst_wire_to_this_line</b> (const std::string &amp;line_in, std::string &amp;line_out, const std::string &amp;vname, unsigned width)</td></tr>
<tr class="separator:acd87c34b7ee91a0b84af52d6e92df50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-static-methods"></a>
Static Protected Member Functions</h2></td></tr>
<tr class="memitem:addcd3505e9c1806af643ee1b09d6e65e"><td class="memItemLeft" align="right" valign="top"><a id="addcd3505e9c1806af643ee1b09d6e65e"></a>
static std::string&#160;</td><td class="memItemRight" valign="bottom"><b>add_keep_to_port</b> (const std::string &amp;line_in, const std::string &amp;vname)</td></tr>
<tr class="separator:addcd3505e9c1806af643ee1b09d6e65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902cebef0d22344378ff69edf26408f8"><td class="memItemLeft" align="right" valign="top"><a id="a902cebef0d22344378ff69edf26408f8"></a>
static std::string&#160;</td><td class="memItemRight" valign="bottom"><b>add_keep_to_a_line</b> (const std::string &amp;line_in, const std::string &amp;vname)</td></tr>
<tr class="separator:a902cebef0d22344378ff69edf26408f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a7d81d7533a1a6430fc0423a9b8029"><td class="memItemLeft" align="right" valign="top"><a id="a56a7d81d7533a1a6430fc0423a9b8029"></a>
static std::string&#160;</td><td class="memItemRight" valign="bottom"><b>add_assign_wire_to_this_line</b> (const std::string &amp;line_in, const std::string &amp;vname, unsigned width, const std::string &amp;short_name)</td></tr>
<tr class="separator:a56a7d81d7533a1a6430fc0423a9b8029"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a68345754ff948794a806e1546a7f0371"><td class="memItemLeft" align="right" valign="top"><a id="a68345754ff948794a806e1546a7f0371"></a>
<a class="el" href="classilang_1_1_verilog_modifier.html#a58d78e5dc00b893ffa189fedf6c14701">fn_l_map_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a68345754ff948794a806e1546a7f0371">fn_l_map</a></td></tr>
<tr class="memdesc:a68345754ff948794a806e1546a7f0371"><td class="mdescLeft">&#160;</td><td class="mdescRight">the record of where to insert keep <br /></td></tr>
<tr class="separator:a68345754ff948794a806e1546a7f0371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597025ba07fca4df02694b8b43b024ec"><td class="memItemLeft" align="right" valign="top"><a id="a597025ba07fca4df02694b8b43b024ec"></a>
<a class="el" href="classilang_1_1_verilog_modifier.html#acb9e870be99eb8e95c90d99e372f450f">mod_decl_map_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a597025ba07fca4df02694b8b43b024ec">mod_decl_map</a></td></tr>
<tr class="memdesc:a597025ba07fca4df02694b8b43b024ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">decl modification record <br /></td></tr>
<tr class="separator:a597025ba07fca4df02694b8b43b024ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b1b9d586f423352980a91bc2b636559"><td class="memItemLeft" align="right" valign="top"><a id="a8b1b9d586f423352980a91bc2b636559"></a>
<a class="el" href="classilang_1_1_verilog_modifier.html#a95cc4a65c41ee34468a9e92a67e48b85">mod_inst_map_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a8b1b9d586f423352980a91bc2b636559">mod_inst_map</a></td></tr>
<tr class="memdesc:a8b1b9d586f423352980a91bc2b636559"><td class="mdescLeft">&#160;</td><td class="mdescRight">a module inst modification record <br /></td></tr>
<tr class="separator:a8b1b9d586f423352980a91bc2b636559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b59ed5802dbb820d2f8343eadad1a9"><td class="memItemLeft" align="right" valign="top"><a id="ae3b59ed5802dbb820d2f8343eadad1a9"></a>
<a class="el" href="classilang_1_1_verilog_modifier.html#a37fbc29fc3412bd541ff99262e560f8d">assign_map_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#ae3b59ed5802dbb820d2f8343eadad1a9">assign_map</a></td></tr>
<tr class="memdesc:ae3b59ed5802dbb820d2f8343eadad1a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">an wire assignment modification record <br /></td></tr>
<tr class="separator:ae3b59ed5802dbb820d2f8343eadad1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5d35d198159da2a4e7acf49d459c94"><td class="memItemLeft" align="right" valign="top"><a id="a3a5d35d198159da2a4e7acf49d459c94"></a>
<a class="el" href="classilang_1_1_verilog_info.html">VerilogInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a3a5d35d198159da2a4e7acf49d459c94">vlg_info_ptr</a></td></tr>
<tr class="memdesc:a3a5d35d198159da2a4e7acf49d459c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">The pointer object so we can get verilog information of the implementation. <br /></td></tr>
<tr class="separator:a3a5d35d198159da2a4e7acf49d459c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd3fce6508583e2cfb16af5e291c3ffe"><td class="memItemLeft" align="right" valign="top"><a id="afd3fce6508583e2cfb16af5e291c3ffe"></a>
<a class="el" href="classilang_1_1_verilog_modifier.html#a218488747a1334039416a460648069be">port_decl_style_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#afd3fce6508583e2cfb16af5e291c3ffe">_port_decl_style</a></td></tr>
<tr class="memdesc:afd3fce6508583e2cfb16af5e291c3ffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">cache the style <br /></td></tr>
<tr class="separator:afd3fce6508583e2cfb16af5e291c3ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68318181696877ecd45661fb1fa5795a"><td class="memItemLeft" align="right" valign="top"><a id="a68318181696877ecd45661fb1fa5795a"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_modifier.html#a68318181696877ecd45661fb1fa5795a">_add_keep_or_not</a></td></tr>
<tr class="memdesc:a68318181696877ecd45661fb1fa5795a"><td class="mdescLeft">&#160;</td><td class="mdescRight">whether to add keep <br /></td></tr>
<tr class="separator:a68318181696877ecd45661fb1fa5795a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>the class for modification to verilog </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a8f4357eabcbb70cef8b0b63973f8fd6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f4357eabcbb70cef8b0b63973f8fd6b">&#9670;&nbsp;</a></span>VerilogModifier()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ilang::VerilogModifier::VerilogModifier </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classilang_1_1_verilog_info.html">VerilogInfo</a> *&#160;</td>
          <td class="paramname"><em>_vlg_info_ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classilang_1_1_verilog_modifier.html#a218488747a1334039416a460648069be">port_decl_style_t</a>&#160;</td>
          <td class="paramname"><em>port_decl_style</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>add_keep_or_not</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constructor: </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pointer</td><td>to a verilog info class </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">the</td><td>style: 0 auto deteremined, 1 Old, 2 New </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a6aafe464fae6df2fe5f39afd81a7ea59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aafe464fae6df2fe5f39afd81a7ea59">&#9670;&nbsp;</a></span>ReadModifyWrite()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ilang::VerilogModifier::ReadModifyWrite </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>filename</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::istream &amp;&#160;</td>
          <td class="paramname"><em>fin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>fout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>do the work : read from fin and append to fout, fout needs to be open with append option </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="vlg__mod_8h_source.html">vlg_mod.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
