<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="491" />
   <clocksource preferredWidth="489" />
   <frequency preferredWidth="475" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project" />
 <window width="1769" height="928" x="0" y="0" />
 <hdlexample language="VERILOG" />
 <generation simulation="VERILOG" testbench_system="STANDARD" />
</preferences>
