# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 10.1 Build 153 11/29/2010 SJ Web Edition
# Date created = 01:02:40  December 17, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test1_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY test1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 10.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "01:02:40  DECEMBER 17, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION 10.1
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name VERILOG_FILE test1.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name MISC_FILE "E:/DEGREE/SEM 3/DSD/PROJECT/test/test1.dpf"
set_location_assignment PIN_N25 -to reset
set_location_assignment PIN_N26 -to clk
set_location_assignment PIN_D25 -to ldr
set_location_assignment PIN_AF10 -to seg[0]
set_location_assignment PIN_AB12 -to seg[1]
set_location_assignment PIN_AC12 -to seg[2]
set_location_assignment PIN_AD11 -to seg[3]
set_location_assignment PIN_AE11 -to seg[4]
set_location_assignment PIN_V14 -to seg[5]
set_location_assignment PIN_V13 -to seg[6]
set_global_assignment -name MISC_FILE "E:/test/test1.dpf"
set_location_assignment PIN_J22 -to led1
set_location_assignment PIN_E26 -to led2
set_location_assignment PIN_E25 -to led3
set_location_assignment PIN_K26 -to arduino
set_location_assignment PIN_K25 -to ir
set_location_assignment PIN_V20 -to seg2[0]
set_location_assignment PIN_V21 -to seg2[1]
set_location_assignment PIN_W21 -to seg2[2]
set_location_assignment PIN_Y22 -to seg2[3]
set_location_assignment PIN_AA24 -to seg2[4]
set_location_assignment PIN_AA23 -to seg2[5]
set_location_assignment PIN_AB24 -to seg2[6]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top