

================================================================
== Vitis HLS Report for 'merge_sort_1'
================================================================
* Date:           Mon Apr 17 18:05:32 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2000002|  2000002|  20.000 ms|  20.000 ms|  2000002|  2000002|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_7_1  |  2000000|  2000000|         2|          1|          1|  2000000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_01 = alloca i32 1"   --->   Operation 7 'alloca' 'j_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.45ns)   --->   "%store_ln7 = store i32 0, i32 %j_01" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 9 'store' 'store_ln7' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 10 [1/1] (0.41ns)   --->   "%store_ln7 = store i32 0, i32 %k" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 10 'store' 'store_ln7' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln7 = store i21 0, i21 %i" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 11 'store' 'store_ln7' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.body" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 12 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_5 = load i21 %i" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 13 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_3 = load i32 %k" [sort_seperate_bucket/merge_sort.c:25]   --->   Operation 14 'load' 'k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_5 = load i32 %j_01" [sort_seperate_bucket/merge_sort.c:29]   --->   Operation 15 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.73ns)   --->   "%icmp_ln7 = icmp_eq  i21 %i_5, i21 2000000" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 16 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2000000, i64 2000000, i64 2000000"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.81ns)   --->   "%add_ln7 = add i21 %i_5, i21 1" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 18 'add' 'add_ln7' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.body.split, void %for.end" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 19 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i21 %i_5" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 20 'zext' 'zext_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i32 %j_5" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 21 'zext' 'zext_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input1_addr = getelementptr i32 %input1, i64 0, i64 %zext_ln8" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 22 'getelementptr' 'input1_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.24ns)   --->   "%input1_load = load i19 %input1_addr" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 23 'load' 'input1_load' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500000> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i32 %k_3" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 24 'zext' 'zext_ln8_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input2_addr = getelementptr i32 %input2, i64 0, i64 %zext_ln8_1" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 25 'getelementptr' 'input2_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.24ns)   --->   "%input2_load = load i19 %input2_addr" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 26 'load' 'input2_load' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500000> <RAM>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln10 = icmp_slt  i32 %j_5, i32 1000000" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 27 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.85ns)   --->   "%icmp_ln10_1 = icmp_slt  i32 %k_3, i32 1000000" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 28 'icmp' 'icmp_ln10_1' <Predicate = (!icmp_ln7)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.12ns)   --->   "%and_ln10 = and i1 %icmp_ln10, i1 %icmp_ln10_1" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 29 'and' 'and_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln7" [sort_seperate_bucket/merge_sort.c:28]   --->   Operation 30 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %and_ln10, void %if.else26, void %if.then" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 31 'br' 'br_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.85ns)   --->   "%icmp_ln23 = icmp_eq  i32 %j_5, i32 1000000" [sort_seperate_bucket/merge_sort.c:23]   --->   Operation 32 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln7 & !and_ln10)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.12ns)   --->   "%and_ln23 = and i1 %icmp_ln23, i1 %icmp_ln10_1" [sort_seperate_bucket/merge_sort.c:23]   --->   Operation 33 'and' 'and_ln23' <Predicate = (!icmp_ln7 & !and_ln10)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %and_ln23, void %if.else36, void %if.then30" [sort_seperate_bucket/merge_sort.c:23]   --->   Operation 34 'br' 'br_ln23' <Predicate = (!icmp_ln7 & !and_ln10)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.88ns)   --->   "%j_6 = add i32 %j_5, i32 1" [sort_seperate_bucket/merge_sort.c:29]   --->   Operation 35 'add' 'j_6' <Predicate = (!icmp_ln7 & !and_ln10 & !and_ln23)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.45ns)   --->   "%store_ln29 = store i32 %j_6, i32 %j_01" [sort_seperate_bucket/merge_sort.c:29]   --->   Operation 36 'store' 'store_ln29' <Predicate = (!icmp_ln7 & !and_ln10 & !and_ln23)> <Delay = 0.45>
ST_1 : Operation 37 [1/1] (0.88ns)   --->   "%k_5 = add i32 %k_3, i32 1" [sort_seperate_bucket/merge_sort.c:25]   --->   Operation 37 'add' 'k_5' <Predicate = (!icmp_ln7 & !and_ln10 & and_ln23)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.45ns)   --->   "%store_ln26 = store i32 1000000, i32 %j_01" [sort_seperate_bucket/merge_sort.c:26]   --->   Operation 38 'store' 'store_ln26' <Predicate = (!icmp_ln7 & !and_ln10 & and_ln23)> <Delay = 0.45>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%store_ln26 = store i32 %k_5, i32 %k" [sort_seperate_bucket/merge_sort.c:26]   --->   Operation 39 'store' 'store_ln26' <Predicate = (!icmp_ln7 & !and_ln10 & and_ln23)> <Delay = 0.41>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln7 = store i21 %add_ln7, i21 %i" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 40 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.body" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 41 'br' 'br_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [sort_seperate_bucket/merge_sort.c:32]   --->   Operation 60 'ret' 'ret_ln32' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 42 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [sort_seperate_bucket/merge_sort.c:5]   --->   Operation 43 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (1.24ns)   --->   "%input1_load = load i19 %input1_addr" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 44 'load' 'input1_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500000> <RAM>
ST_2 : Operation 45 [1/2] (1.24ns)   --->   "%input2_load = load i19 %input2_addr" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 45 'load' 'input2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500000> <RAM>
ST_2 : Operation 46 [1/1] (1.24ns)   --->   "%store_ln28 = store i32 %input1_load, i20 %output_r_addr" [sort_seperate_bucket/merge_sort.c:28]   --->   Operation 46 'store' 'store_ln28' <Predicate = (!and_ln10 & !and_ln23)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!and_ln10 & !and_ln23)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.24ns)   --->   "%store_ln24 = store i32 %input2_load, i20 %output_r_addr" [sort_seperate_bucket/merge_sort.c:24]   --->   Operation 48 'store' 'store_ln24' <Predicate = (!and_ln10 & and_ln23)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [sort_seperate_bucket/merge_sort.c:26]   --->   Operation 49 'br' 'br_ln26' <Predicate = (!and_ln10 & and_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.85ns)   --->   "%icmp_ln11 = icmp_slt  i32 %input1_load, i32 %input2_load" [sort_seperate_bucket/merge_sort.c:11]   --->   Operation 50 'icmp' 'icmp_ln11' <Predicate = (and_ln10)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %if.else, void %if.then10" [sort_seperate_bucket/merge_sort.c:11]   --->   Operation 51 'br' 'br_ln11' <Predicate = (and_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.24ns)   --->   "%store_ln17 = store i32 %input2_load, i20 %output_r_addr" [sort_seperate_bucket/merge_sort.c:17]   --->   Operation 52 'store' 'store_ln17' <Predicate = (and_ln10 & !icmp_ln11)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_2 : Operation 53 [1/1] (0.88ns)   --->   "%k_4 = add i32 %k_3, i32 1" [sort_seperate_bucket/merge_sort.c:18]   --->   Operation 53 'add' 'k_4' <Predicate = (and_ln10 & !icmp_ln11)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.41ns)   --->   "%store_ln18 = store i32 %k_4, i32 %k" [sort_seperate_bucket/merge_sort.c:18]   --->   Operation 54 'store' 'store_ln18' <Predicate = (and_ln10 & !icmp_ln11)> <Delay = 0.41>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 55 'br' 'br_ln0' <Predicate = (and_ln10 & !icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.24ns)   --->   "%store_ln12 = store i32 %input1_load, i20 %output_r_addr" [sort_seperate_bucket/merge_sort.c:12]   --->   Operation 56 'store' 'store_ln12' <Predicate = (and_ln10 & icmp_ln11)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_2 : Operation 57 [1/1] (0.88ns)   --->   "%j = add i32 %j_5, i32 1" [sort_seperate_bucket/merge_sort.c:13]   --->   Operation 57 'add' 'j' <Predicate = (and_ln10 & icmp_ln11)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.45ns)   --->   "%store_ln15 = store i32 %j, i32 %j_01" [sort_seperate_bucket/merge_sort.c:15]   --->   Operation 58 'store' 'store_ln15' <Predicate = (and_ln10 & icmp_ln11)> <Delay = 0.45>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc" [sort_seperate_bucket/merge_sort.c:15]   --->   Operation 59 'br' 'br_ln15' <Predicate = (and_ln10 & icmp_ln11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010]
k                 (alloca           ) [ 011]
j_01              (alloca           ) [ 011]
specinterface_ln0 (specinterface    ) [ 000]
store_ln7         (store            ) [ 000]
store_ln7         (store            ) [ 000]
store_ln7         (store            ) [ 000]
br_ln7            (br               ) [ 000]
i_5               (load             ) [ 000]
k_3               (load             ) [ 011]
j_5               (load             ) [ 011]
icmp_ln7          (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln7           (add              ) [ 000]
br_ln7            (br               ) [ 000]
zext_ln7          (zext             ) [ 000]
zext_ln8          (zext             ) [ 000]
input1_addr       (getelementptr    ) [ 011]
zext_ln8_1        (zext             ) [ 000]
input2_addr       (getelementptr    ) [ 011]
icmp_ln10         (icmp             ) [ 000]
icmp_ln10_1       (icmp             ) [ 000]
and_ln10          (and              ) [ 011]
output_r_addr     (getelementptr    ) [ 011]
br_ln10           (br               ) [ 000]
icmp_ln23         (icmp             ) [ 000]
and_ln23          (and              ) [ 011]
br_ln23           (br               ) [ 000]
j_6               (add              ) [ 000]
store_ln29        (store            ) [ 000]
k_5               (add              ) [ 000]
store_ln26        (store            ) [ 000]
store_ln26        (store            ) [ 000]
store_ln7         (store            ) [ 000]
br_ln7            (br               ) [ 000]
specpipeline_ln9  (specpipeline     ) [ 000]
specloopname_ln5  (specloopname     ) [ 000]
input1_load       (load             ) [ 000]
input2_load       (load             ) [ 000]
store_ln28        (store            ) [ 000]
br_ln0            (br               ) [ 000]
store_ln24        (store            ) [ 000]
br_ln26           (br               ) [ 000]
icmp_ln11         (icmp             ) [ 011]
br_ln11           (br               ) [ 000]
store_ln17        (store            ) [ 000]
k_4               (add              ) [ 000]
store_ln18        (store            ) [ 000]
br_ln0            (br               ) [ 000]
store_ln12        (store            ) [ 000]
j                 (add              ) [ 000]
store_ln15        (store            ) [ 000]
br_ln15           (br               ) [ 000]
ret_ln32          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="k_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="j_01_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_01/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="input1_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input1_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="19" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input1_load/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="input2_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="32" slack="0"/>
<pin id="67" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input2_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="19" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input2_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_r_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="21" slack="0"/>
<pin id="80" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="20" slack="1"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 store_ln24/2 store_ln17/2 store_ln12/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln7_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln7_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln7_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="21" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_5_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="21" slack="0"/>
<pin id="107" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="k_3_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_3/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="j_5_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_5/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln7_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="21" slack="0"/>
<pin id="116" dir="0" index="1" bw="18" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln7_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="21" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln7_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="21" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln8_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln8_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln10_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="21" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln10_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="21" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="and_ln10_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln10/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln23_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="21" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="and_ln23_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="j_6_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln29_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="k_5_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_5/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln26_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="21" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln26_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln7_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="21" slack="0"/>
<pin id="200" dir="0" index="1" bw="21" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln11_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="k_4_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln18_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="j_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln15_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="21" slack="0"/>
<pin id="231" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="236" class="1005" name="k_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="244" class="1005" name="j_01_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_01 "/>
</bind>
</comp>

<comp id="253" class="1005" name="k_3_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="j_5_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="266" class="1005" name="input1_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="19" slack="1"/>
<pin id="268" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="input1_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="input2_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="19" slack="1"/>
<pin id="273" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="input2_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="and_ln10_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln10 "/>
</bind>
</comp>

<comp id="280" class="1005" name="output_r_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="20" slack="1"/>
<pin id="282" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="and_ln23_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="28" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="57" pin="3"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="70" pin="3"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="118"><net_src comp="105" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="105" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="105" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="134"><net_src comp="111" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="139"><net_src comp="108" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="145"><net_src comp="111" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="108" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="141" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="147" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="111" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="147" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="111" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="108" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="182" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="120" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="57" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="70" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="219" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="38" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="239"><net_src comp="42" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="247"><net_src comp="46" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="256"><net_src comp="108" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="261"><net_src comp="111" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="269"><net_src comp="50" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="274"><net_src comp="63" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="279"><net_src comp="153" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="76" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="288"><net_src comp="165" pin="2"/><net_sink comp="285" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 }
 - Input state : 
	Port: merge_sort.1 : input1 | {1 2 }
	Port: merge_sort.1 : input2 | {1 2 }
  - Chain level:
	State 1
		store_ln7 : 1
		store_ln7 : 1
		store_ln7 : 1
		i_5 : 1
		k_3 : 1
		j_5 : 1
		icmp_ln7 : 2
		add_ln7 : 2
		br_ln7 : 3
		zext_ln7 : 2
		zext_ln8 : 2
		input1_addr : 3
		input1_load : 4
		zext_ln8_1 : 2
		input2_addr : 3
		input2_load : 4
		icmp_ln10 : 2
		icmp_ln10_1 : 2
		and_ln10 : 3
		output_r_addr : 3
		br_ln10 : 3
		icmp_ln23 : 2
		and_ln23 : 3
		br_ln23 : 3
		j_6 : 2
		store_ln29 : 3
		k_5 : 2
		store_ln26 : 1
		store_ln26 : 3
		store_ln7 : 3
	State 2
		store_ln28 : 1
		store_ln24 : 1
		icmp_ln11 : 1
		br_ln11 : 2
		store_ln17 : 1
		store_ln18 : 1
		store_ln12 : 1
		store_ln15 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   add_ln7_fu_120   |    0    |    28   |
|          |     j_6_fu_171     |    0    |    39   |
|    add   |     k_5_fu_182     |    0    |    39   |
|          |     k_4_fu_209     |    0    |    39   |
|          |      j_fu_219      |    0    |    39   |
|----------|--------------------|---------|---------|
|          |   icmp_ln7_fu_114  |    0    |    15   |
|          |  icmp_ln10_fu_141  |    0    |    20   |
|   icmp   | icmp_ln10_1_fu_147 |    0    |    20   |
|          |  icmp_ln23_fu_159  |    0    |    20   |
|          |  icmp_ln11_fu_203  |    0    |    20   |
|----------|--------------------|---------|---------|
|    and   |   and_ln10_fu_153  |    0    |    2    |
|          |   and_ln23_fu_165  |    0    |    2    |
|----------|--------------------|---------|---------|
|          |   zext_ln7_fu_126  |    0    |    0    |
|   zext   |   zext_ln8_fu_131  |    0    |    0    |
|          |  zext_ln8_1_fu_136 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   283   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   and_ln10_reg_276  |    1   |
|   and_ln23_reg_285  |    1   |
|      i_reg_229      |   21   |
| input1_addr_reg_266 |   19   |
| input2_addr_reg_271 |   19   |
|     j_01_reg_244    |   32   |
|     j_5_reg_258     |   32   |
|     k_3_reg_253     |   32   |
|      k_reg_236      |   32   |
|output_r_addr_reg_280|   20   |
+---------------------+--------+
|        Total        |   209  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_70 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_83 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   140  ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   283  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   209  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   209  |   310  |
+-----------+--------+--------+--------+
