Analysis & Synthesis report for ReCOP
Sun May 19 15:33:19 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |fetch_decode_control|control_unit:inst5|state
 10. Logic Cells Representing Combinational Loops
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for memory:inst3|altsyncram:memory_rtl_0|altsyncram_rdr1:auto_generated
 15. Source assignments for memory:inst3|altsyncram:memory_rtl_1|altsyncram_rdr1:auto_generated
 16. Parameter Settings for Inferred Entity Instance: memory:inst3|altsyncram:memory_rtl_0
 17. Parameter Settings for Inferred Entity Instance: memory:inst3|altsyncram:memory_rtl_1
 18. altsyncram Parameter Settings by Entity Instance
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 19 15:33:19 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ReCOP                                       ;
; Top-level Entity Name           ; fetch_decode_control                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 423                                         ;
; Total pins                      ; 286                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,024                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                          ; Setting              ; Default Value      ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6         ;                    ;
; Top-level entity name                                                           ; fetch_decode_control ; ReCOP              ;
; Family name                                                                     ; Cyclone V            ; Cyclone V          ;
; Use smart compilation                                                           ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                   ; On                 ;
; Enable compact report table                                                     ; Off                  ; Off                ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                ;
; Preserve fewer node names                                                       ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                 ; Auto               ;
; Safe State Machine                                                              ; Off                  ; Off                ;
; Extract Verilog State Machines                                                  ; On                   ; On                 ;
; Extract VHDL State Machines                                                     ; On                   ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                 ;
; Parallel Synthesis                                                              ; On                   ; On                 ;
; DSP Block Balancing                                                             ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                              ; On                   ; On                 ;
; Power-Up Don't Care                                                             ; On                   ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                ;
; Remove Duplicate Registers                                                      ; On                   ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                             ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                ;
; Optimization Technique                                                          ; Balanced             ; Balanced           ;
; Carry Chain Length                                                              ; 70                   ; 70                 ;
; Auto Carry Chains                                                               ; On                   ; On                 ;
; Auto Open-Drain Pins                                                            ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                ;
; Auto ROM Replacement                                                            ; On                   ; On                 ;
; Auto RAM Replacement                                                            ; On                   ; On                 ;
; Auto DSP Block Replacement                                                      ; On                   ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                 ;
; Strict RAM Replacement                                                          ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                               ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                           ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                         ; On                   ; On                 ;
; Report Parameter Settings                                                       ; On                   ; On                 ;
; Report Source Assignments                                                       ; On                   ; On                 ;
; Report Connectivity Checks                                                      ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation ;
; HDL message level                                                               ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                ;
; Clock MUX Protection                                                            ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                ;
; Block Design Naming                                                             ; Auto                 ; Auto               ;
; SDC constraint protection                                                       ; Off                  ; Off                ;
; Synthesis Effort                                                                ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                ;
+---------------------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                     ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                 ; Library ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+
; Selected VHDL source design files/various_constants.vhd ; yes             ; User VHDL File                                        ; C:/Users/brian/Documents/701_project/Selected VHDL source design files/various_constants.vhd ;         ;
; Selected VHDL source design files/registers.vhd         ; yes             ; User VHDL File                                        ; C:/Users/brian/Documents/701_project/Selected VHDL source design files/registers.vhd         ;         ;
; Selected VHDL source design files/regfile.vhd           ; yes             ; User VHDL File                                        ; C:/Users/brian/Documents/701_project/Selected VHDL source design files/regfile.vhd           ;         ;
; Selected VHDL source design files/recop_types.vhd       ; yes             ; User VHDL File                                        ; C:/Users/brian/Documents/701_project/Selected VHDL source design files/recop_types.vhd       ;         ;
; Selected VHDL source design files/opcodes.vhd           ; yes             ; User VHDL File                                        ; C:/Users/brian/Documents/701_project/Selected VHDL source design files/opcodes.vhd           ;         ;
; Selected VHDL source design files/memory_model.vhd      ; yes             ; User VHDL File                                        ; C:/Users/brian/Documents/701_project/Selected VHDL source design files/memory_model.vhd      ;         ;
; Selected VHDL source design files/ALU.vhd               ; yes             ; User VHDL File                                        ; C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd               ;         ;
; program_counter.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/brian/Documents/701_project/program_counter.vhd                                     ;         ;
; instruction_register.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/brian/Documents/701_project/instruction_register.vhd                                ;         ;
; control_unit.vhd                                        ; yes             ; User VHDL File                                        ; C:/Users/brian/Documents/701_project/control_unit.vhd                                        ;         ;
; Mux4_16.vhd                                             ; yes             ; User VHDL File                                        ; C:/Users/brian/Documents/701_project/Mux4_16.vhd                                             ;         ;
; Mux3_16.vhd                                             ; yes             ; User VHDL File                                        ; C:/Users/brian/Documents/701_project/Mux3_16.vhd                                             ;         ;
; present_register.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/brian/Documents/701_project/present_register.vhd                                    ;         ;
; OP1.vhd                                                 ; yes             ; User VHDL File                                        ; C:/Users/brian/Documents/701_project/OP1.vhd                                                 ;         ;
; OP2.vhd                                                 ; yes             ; User VHDL File                                        ; C:/Users/brian/Documents/701_project/OP2.vhd                                                 ;         ;
; fetch_decode_control.bdf                                ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/brian/Documents/701_project/fetch_decode_control.bdf                                ;         ;
; altsyncram.tdf                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; aglobal181.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                        ;         ;
; a_rdenreg.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_rdr1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/brian/Documents/701_project/db/altsyncram_rdr1.tdf                                  ;         ;
; db/recop.ram0_memory_e411fb78.hdl.mif                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/brian/Documents/701_project/db/recop.ram0_memory_e411fb78.hdl.mif                   ;         ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 361         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 384         ;
;     -- 7 input functions                    ; 3           ;
;     -- 6 input functions                    ; 230         ;
;     -- 5 input functions                    ; 79          ;
;     -- 4 input functions                    ; 32          ;
;     -- <=3 input functions                  ; 40          ;
;                                             ;             ;
; Dedicated logic registers                   ; 423         ;
;                                             ;             ;
; I/O pins                                    ; 286         ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 1024        ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 455         ;
; Total fan-out                               ; 4670        ;
; Average fan-out                             ; 3.31        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Entity Name          ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------+----------------------+--------------+
; |fetch_decode_control                     ; 384 (0)             ; 423 (0)                   ; 1024              ; 0          ; 286  ; 0            ; |fetch_decode_control                                                                     ; fetch_decode_control ; work         ;
;    |OP1:inst2|                            ; 16 (0)              ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fetch_decode_control|OP1:inst2                                                           ; OP1                  ; work         ;
;       |Mux4_16:OP1_Mux|                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fetch_decode_control|OP1:inst2|Mux4_16:OP1_Mux                                           ; Mux4_16              ; work         ;
;    |OP2:inst4|                            ; 16 (0)              ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fetch_decode_control|OP2:inst4                                                           ; OP2                  ; work         ;
;       |Mux4_16:OP2_Mux|                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fetch_decode_control|OP2:inst4|Mux4_16:OP2_Mux                                           ; Mux4_16              ; work         ;
;    |alu:inst15|                           ; 57 (57)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fetch_decode_control|alu:inst15                                                          ; alu                  ; work         ;
;    |control_unit:inst5|                   ; 62 (62)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |fetch_decode_control|control_unit:inst5                                                  ; control_unit         ; work         ;
;    |instruction_register:inst6|           ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fetch_decode_control|instruction_register:inst6                                          ; instruction_register ; work         ;
;    |memory:inst3|                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |fetch_decode_control|memory:inst3                                                        ; memory               ; work         ;
;       |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |fetch_decode_control|memory:inst3|altsyncram:memory_rtl_0                                ; altsyncram           ; work         ;
;          |altsyncram_rdr1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |fetch_decode_control|memory:inst3|altsyncram:memory_rtl_0|altsyncram_rdr1:auto_generated ; altsyncram_rdr1      ; work         ;
;       |altsyncram:memory_rtl_1|           ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |fetch_decode_control|memory:inst3|altsyncram:memory_rtl_1                                ; altsyncram           ; work         ;
;          |altsyncram_rdr1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |fetch_decode_control|memory:inst3|altsyncram:memory_rtl_1|altsyncram_rdr1:auto_generated ; altsyncram_rdr1      ; work         ;
;    |present_register:inst19|              ; 4 (4)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fetch_decode_control|present_register:inst19                                             ; present_register     ; work         ;
;    |program_counter:inst|                 ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fetch_decode_control|program_counter:inst                                                ; program_counter      ; work         ;
;    |regfile:inst1|                        ; 212 (212)           ; 256 (256)                 ; 0                 ; 0          ; 0    ; 0            ; |fetch_decode_control|regfile:inst1                                                       ; regfile              ; work         ;
;    |registers:inst7|                      ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |fetch_decode_control|registers:inst7                                                     ; registers            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------+
; Name                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                   ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------+
; memory:inst3|altsyncram:memory_rtl_0|altsyncram_rdr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; db/ReCOP.ram0_memory_e411fb78.hdl.mif ;
; memory:inst3|altsyncram:memory_rtl_1|altsyncram_rdr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; db/ReCOP.ram0_memory_e411fb78.hdl.mif ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |fetch_decode_control|control_unit:inst5|state                   ;
+------------+----------+----------+----------+------------+----------+------------+
; Name       ; state.T4 ; state.T3 ; state.T2 ; state.T1_1 ; state.T1 ; state.init ;
+------------+----------+----------+----------+------------+----------+------------+
; state.init ; 0        ; 0        ; 0        ; 0          ; 0        ; 0          ;
; state.T1   ; 0        ; 0        ; 0        ; 0          ; 1        ; 1          ;
; state.T1_1 ; 0        ; 0        ; 0        ; 1          ; 0        ; 1          ;
; state.T2   ; 0        ; 0        ; 1        ; 0          ; 0        ; 1          ;
; state.T3   ; 0        ; 1        ; 0        ; 0          ; 0        ; 1          ;
; state.T4   ; 1        ; 0        ; 0        ; 0          ; 0        ; 1          ;
+------------+----------+----------+----------+------------+----------+------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; alu:inst15|alu_result[15]                              ;    ;
; alu:inst15|alu_result[14]                              ;    ;
; alu:inst15|alu_result[13]                              ;    ;
; alu:inst15|alu_result[12]                              ;    ;
; alu:inst15|alu_result[11]                              ;    ;
; alu:inst15|alu_result[10]                              ;    ;
; alu:inst15|alu_result[9]                               ;    ;
; alu:inst15|alu_result[8]                               ;    ;
; alu:inst15|alu_result[7]                               ;    ;
; alu:inst15|alu_result[6]                               ;    ;
; alu:inst15|alu_result[5]                               ;    ;
; alu:inst15|alu_result[4]                               ;    ;
; alu:inst15|alu_result[3]                               ;    ;
; alu:inst15|alu_result[2]                               ;    ;
; alu:inst15|alu_result[1]                               ;    ;
; alu:inst15|alu_result[0]                               ;    ;
; Number of logic cells representing combinational loops ; 16 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 423   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 48    ;
; Number of registers using Asynchronous Clear ; 423   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 400   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                      ;
+--------------------------------+---------------------------+------+
; Register Name                  ; Megafunction              ; Type ;
+--------------------------------+---------------------------+------+
; memory:inst3|pm_outdata[0..15] ; memory:inst3|memory_rtl_0 ; RAM  ;
; memory:inst3|dm_outdata[0..15] ; memory:inst3|memory_rtl_1 ; RAM  ;
+--------------------------------+---------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fetch_decode_control|OP1:inst2|temp_op1_out[13] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fetch_decode_control|OP2:inst4|temp_op2_out[8]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fetch_decode_control|control_unit:inst5|dpcr_wr ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |fetch_decode_control|alu:inst15|Mux15           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |fetch_decode_control|regfile:inst1|Mux1         ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |fetch_decode_control|regfile:inst1|Mux21        ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |fetch_decode_control|regfile:inst1|Mux40        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for memory:inst3|altsyncram:memory_rtl_0|altsyncram_rdr1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for memory:inst3|altsyncram:memory_rtl_1|altsyncram_rdr1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:inst3|altsyncram:memory_rtl_0       ;
+------------------------------------+---------------------------------------+----------------+
; Parameter Name                     ; Value                                 ; Type           ;
+------------------------------------+---------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                             ; Untyped        ;
; WIDTH_A                            ; 16                                    ; Untyped        ;
; WIDTHAD_A                          ; 5                                     ; Untyped        ;
; NUMWORDS_A                         ; 32                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped        ;
; WIDTH_B                            ; 16                                    ; Untyped        ;
; WIDTHAD_B                          ; 5                                     ; Untyped        ;
; NUMWORDS_B                         ; 32                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped        ;
; BYTE_SIZE                          ; 8                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped        ;
; INIT_FILE                          ; db/ReCOP.ram0_memory_e411fb78.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_rdr1                       ; Untyped        ;
+------------------------------------+---------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:inst3|altsyncram:memory_rtl_1       ;
+------------------------------------+---------------------------------------+----------------+
; Parameter Name                     ; Value                                 ; Type           ;
+------------------------------------+---------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                             ; Untyped        ;
; WIDTH_A                            ; 16                                    ; Untyped        ;
; WIDTHAD_A                          ; 5                                     ; Untyped        ;
; NUMWORDS_A                         ; 32                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped        ;
; WIDTH_B                            ; 16                                    ; Untyped        ;
; WIDTHAD_B                          ; 5                                     ; Untyped        ;
; NUMWORDS_B                         ; 32                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped        ;
; BYTE_SIZE                          ; 8                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped        ;
; INIT_FILE                          ; db/ReCOP.ram0_memory_e411fb78.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_rdr1                       ; Untyped        ;
+------------------------------------+---------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                 ;
+-------------------------------------------+--------------------------------------+
; Name                                      ; Value                                ;
+-------------------------------------------+--------------------------------------+
; Number of entity instances                ; 2                                    ;
; Entity Instance                           ; memory:inst3|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 16                                   ;
;     -- NUMWORDS_A                         ; 32                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 16                                   ;
;     -- NUMWORDS_B                         ; 32                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ;
; Entity Instance                           ; memory:inst3|altsyncram:memory_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 16                                   ;
;     -- NUMWORDS_A                         ; 32                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 16                                   ;
;     -- NUMWORDS_B                         ; 32                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ;
+-------------------------------------------+--------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 423                         ;
;     CLR               ; 23                          ;
;     ENA CLR           ; 352                         ;
;     ENA CLR SLD       ; 48                          ;
; arriav_lcell_comb     ; 390                         ;
;     arith             ; 33                          ;
;         1 data inputs ; 16                          ;
;         3 data inputs ; 1                           ;
;         5 data inputs ; 16                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 354                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 32                          ;
;         5 data inputs ; 63                          ;
;         6 data inputs ; 230                         ;
; boundary_port         ; 286                         ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 19 15:33:08 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ReCOP -c ReCOP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file selected vhdl source design files/various_constants.vhd
    Info (12022): Found design unit 1: various_constants File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/various_constants.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file selected vhdl source design files/registers.vhd
    Info (12022): Found design unit 1: registers-beh File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/registers.vhd Line: 48
    Info (12023): Found entity 1: registers File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/registers.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file selected vhdl source design files/registerfile.vhd
    Info (12022): Found design unit 1: registerfile-SYN File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/registerfile.vhd Line: 60
    Info (12023): Found entity 1: registerfile File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/registerfile.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file selected vhdl source design files/regfile.vhd
    Info (12022): Found design unit 1: regfile-beh File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/regfile.vhd Line: 41
    Info (12023): Found entity 1: regfile File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/regfile.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file selected vhdl source design files/recop_types.vhd
    Info (12022): Found design unit 1: recop_types File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/recop_types.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file selected vhdl source design files/recop_pll.vhd
    Info (12022): Found design unit 1: recop_pll-SYN File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/recop_pll.vhd Line: 52
    Info (12023): Found entity 1: recop_pll File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/recop_pll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file selected vhdl source design files/prog_mem.vhd
    Info (12022): Found design unit 1: prog_mem-SYN File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/prog_mem.vhd Line: 53
    Info (12023): Found entity 1: prog_mem File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/prog_mem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file selected vhdl source design files/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/pll.vhd Line: 52
    Info (12023): Found entity 1: pll File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/pll.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file selected vhdl source design files/opcodes.vhd
    Info (12022): Found design unit 1: opcodes File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/opcodes.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file selected vhdl source design files/memory_model.vhd
    Info (12022): Found design unit 1: memory-beh File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/memory_model.vhd Line: 27
    Info (12023): Found entity 1: memory File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/memory_model.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file selected vhdl source design files/memory_arbiter.vhd
    Info (12022): Found design unit 1: memory_arbiter-behaviour File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/memory_arbiter.vhd Line: 35
    Info (12023): Found entity 1: memory_arbiter File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/memory_arbiter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file selected vhdl source design files/data_mem.vhd
    Info (12022): Found design unit 1: data_mem-SYN File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/data_mem.vhd Line: 55
    Info (12023): Found entity 1: data_mem File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/data_mem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file selected vhdl source design files/alu.vhd
    Info (12022): Found design unit 1: alu-combined File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd Line: 37
    Info (12023): Found entity 1: alu File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file recop.bdf
    Info (12023): Found entity 1: ReCOP
Info (12021): Found 2 design units, including 1 entities, in source file program_counter.vhd
    Info (12022): Found design unit 1: program_counter-behaviour File: C:/Users/brian/Documents/701_project/program_counter.vhd Line: 22
    Info (12023): Found entity 1: program_counter File: C:/Users/brian/Documents/701_project/program_counter.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file reg_32.vhd
    Info (12022): Found design unit 1: reg_32-behaviour File: C:/Users/brian/Documents/701_project/reg_32.vhd Line: 17
    Info (12023): Found entity 1: reg_32 File: C:/Users/brian/Documents/701_project/reg_32.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file instruction_register.vhd
    Info (12022): Found design unit 1: instruction_register-behaviour File: C:/Users/brian/Documents/701_project/instruction_register.vhd Line: 30
    Info (12023): Found entity 1: instruction_register File: C:/Users/brian/Documents/701_project/instruction_register.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file max.vhd
    Info (12022): Found design unit 1: Max-behaviour File: C:/Users/brian/Documents/701_project/Max.vhd Line: 18
    Info (12023): Found entity 1: Max File: C:/Users/brian/Documents/701_project/Max.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file reg_16.vhd
    Info (12022): Found design unit 1: reg_16-behaviour File: C:/Users/brian/Documents/701_project/reg_16.vhd Line: 19
    Info (12023): Found entity 1: reg_16 File: C:/Users/brian/Documents/701_project/reg_16.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: control_unit-behaviour File: C:/Users/brian/Documents/701_project/control_unit.vhd Line: 54
    Info (12023): Found entity 1: control_unit File: C:/Users/brian/Documents/701_project/control_unit.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file test/program_counter_testbench.bdf
    Info (12023): Found entity 1: program_counter_testbench
Info (12021): Found 2 design units, including 1 entities, in source file address_register.vhd
    Info (12022): Found design unit 1: address_register-behaviour File: C:/Users/brian/Documents/701_project/address_register.vhd Line: 19
    Info (12023): Found entity 1: address_register File: C:/Users/brian/Documents/701_project/address_register.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file mux4_16.vhd
    Info (12022): Found design unit 1: MUX4_16-behaviour File: C:/Users/brian/Documents/701_project/Mux4_16.vhd Line: 20
    Info (12023): Found entity 1: Mux4_16 File: C:/Users/brian/Documents/701_project/Mux4_16.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file mux2_16.vhd
    Info (12022): Found design unit 1: Mux2_16-behaviour File: C:/Users/brian/Documents/701_project/Mux2_16.vhd Line: 18
    Info (12023): Found entity 1: Mux2_16 File: C:/Users/brian/Documents/701_project/Mux2_16.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file mux3_16.vhd
    Info (12022): Found design unit 1: Mux3_16-behaviour File: C:/Users/brian/Documents/701_project/Mux3_16.vhd Line: 19
    Info (12023): Found entity 1: Mux3_16 File: C:/Users/brian/Documents/701_project/Mux3_16.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file present_register.vhd
    Info (12022): Found design unit 1: present_register-behaviour File: C:/Users/brian/Documents/701_project/present_register.vhd Line: 20
    Info (12023): Found entity 1: present_register File: C:/Users/brian/Documents/701_project/present_register.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file test/fetch_testbench.bdf
    Info (12023): Found entity 1: Fetch_testbench
Info (12021): Found 2 design units, including 1 entities, in source file op1.vhd
    Info (12022): Found design unit 1: OP1-behaviour File: C:/Users/brian/Documents/701_project/OP1.vhd Line: 24
    Info (12023): Found entity 1: OP1 File: C:/Users/brian/Documents/701_project/OP1.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file op2.vhd
    Info (12022): Found design unit 1: OP2-behaviour File: C:/Users/brian/Documents/701_project/OP2.vhd Line: 24
    Info (12023): Found entity 1: OP2 File: C:/Users/brian/Documents/701_project/OP2.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file fetch_with_control.bdf
    Info (12023): Found entity 1: fetch_with_control
Info (12021): Found 1 design units, including 1 entities, in source file fetch_decode_control.bdf
    Info (12023): Found entity 1: fetch_decode_control
Info (12021): Found 1 design units, including 1 entities, in source file recop_with_control_unit.bdf
    Info (12023): Found entity 1: ReCOP_with_control_unit
Info (12127): Elaborating entity "fetch_decode_control" for the top level hierarchy
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:inst5"
Warning (10492): VHDL Process Statement warning at control_unit.vhd(800): signal "z_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/brian/Documents/701_project/control_unit.vhd Line: 800
Info (12128): Elaborating entity "alu" for hierarchy "alu:inst15"
Warning (10540): VHDL Signal Declaration warning at ALU.vhd(26): used explicit default value for signal "alu_result_prev" because signal was never assigned a value File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd Line: 26
Warning (10492): VHDL Process Statement warning at ALU.vhd(77): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd Line: 77
Warning (10492): VHDL Process Statement warning at ALU.vhd(80): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd Line: 80
Warning (10492): VHDL Process Statement warning at ALU.vhd(83): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd Line: 83
Warning (10492): VHDL Process Statement warning at ALU.vhd(86): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd Line: 86
Warning (10492): VHDL Process Statement warning at ALU.vhd(88): signal "prev_result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd Line: 88
Warning (10492): VHDL Process Statement warning at ALU.vhd(89): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd Line: 89
Warning (10492): VHDL Process Statement warning at ALU.vhd(92): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd Line: 92
Warning (10492): VHDL Process Statement warning at ALU.vhd(102): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd Line: 102
Info (12128): Elaborating entity "OP1" for hierarchy "OP1:inst2"
Warning (10492): VHDL Process Statement warning at OP1.vhd(67): signal "op1_reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/brian/Documents/701_project/OP1.vhd Line: 67
Info (12128): Elaborating entity "Mux4_16" for hierarchy "OP1:inst2|Mux4_16:OP1_Mux" File: C:/Users/brian/Documents/701_project/OP1.vhd Line: 49
Info (12128): Elaborating entity "instruction_register" for hierarchy "instruction_register:inst6"
Warning (10492): VHDL Process Statement warning at instruction_register.vhd(65): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/brian/Documents/701_project/instruction_register.vhd Line: 65
Info (12128): Elaborating entity "memory" for hierarchy "memory:inst3"
Info (12128): Elaborating entity "OP2" for hierarchy "OP2:inst4"
Warning (10492): VHDL Process Statement warning at OP2.vhd(68): signal "op2_reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/brian/Documents/701_project/OP2.vhd Line: 68
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:inst"
Warning (10492): VHDL Process Statement warning at program_counter.vhd(65): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/brian/Documents/701_project/program_counter.vhd Line: 65
Info (12128): Elaborating entity "Mux3_16" for hierarchy "program_counter:inst|Mux3_16:PC_Mux_16" File: C:/Users/brian/Documents/701_project/program_counter.vhd Line: 47
Info (12128): Elaborating entity "present_register" for hierarchy "present_register:inst19"
Warning (10492): VHDL Process Statement warning at present_register.vhd(26): signal "present_reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/brian/Documents/701_project/present_register.vhd Line: 26
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:inst1"
Info (12128): Elaborating entity "registers" for hierarchy "registers:inst7"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory:inst3|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ReCOP.ram0_memory_e411fb78.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory:inst3|memory_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ReCOP.ram0_memory_e411fb78.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "memory:inst3|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "memory:inst3|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ReCOP.ram0_memory_e411fb78.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rdr1.tdf
    Info (12023): Found entity 1: altsyncram_rdr1 File: C:/Users/brian/Documents/701_project/db/altsyncram_rdr1.tdf Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pc_mux_sel[1]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[15]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[14]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[13]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[12]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[11]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[10]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[9]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[8]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[7]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[6]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[5]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[4]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[3]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[2]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[1]" is stuck at GND
    Warning (13410): Pin "alu_result_prev[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1076 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 268 output pins
    Info (21061): Implemented 758 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4931 megabytes
    Info: Processing ended: Sun May 19 15:33:19 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:08


