#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Sep 10 15:30:46 2024
# Process ID: 6200
# Current directory: D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.runs/synth_1
# Command line: vivado.exe -log ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.runs/synth_1/ALU.vds
# Journal file: D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.runs/synth_1\vivado.jou
# Running On: Omkar, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 12, Host memory: 16785 MB
#-----------------------------------------------------------
source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4448
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'b_more_than_8', assumed default net type 'wire' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Shift_Right_Arithmetic.v:31]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 816.344 ; gain = 413.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU_Adder' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/Full_Adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/Full_Adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Adder' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU_Subtractor' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Subtractor.v:23]
INFO: [Synth 8-6157] synthesizing module 'Twos_Complement' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/Twos_Complement.v:23]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Twos_Complement' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/Twos_Complement.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Adder__parameterized0' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Adder.v:22]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Adder__parameterized0' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Subtractor' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Subtractor.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Multiply' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Multiply.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Multiply' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Multiply.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Divide' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Divide.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Divide' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Divide.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_AND' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/AND_8Bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_AND' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/AND_8Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_OR' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/OR_8Bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_OR' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/OR_8Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_XOR' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/XOR_8Bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_XOR' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/XOR_8Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_NEGATION' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/NEG_8Bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_NEGATION' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/NEG_8Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Shift_Left' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Shift_Left.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_8to1' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/MUX_8to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_4to1' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/MUX_4to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_2to1' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/MUX_2to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2to1' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/MUX_2to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_4to1' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/MUX_4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_8to1' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/MUX_8to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Shift_Left' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Shift_Left.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Shift_Right_Logical' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Shift_Right_Logical.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Shift_Right_Logical' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Shift_Right_Logical.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Shift_Right_Arithmetic' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Shift_Right_Arithmetic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Shift_Right_Arithmetic' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Shift_Right_Arithmetic.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Ham' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Ham.v:22]
INFO: [Synth 8-6157] synthesizing module 'Adder_2Bit' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/Adder_2Bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder_2Bit' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/Adder_2Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder_3Bit' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/Adder_3Bit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Adder_3Bit' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/Adder_3Bit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Ham' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU_Ham.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'count' does not match port width (4) of module 'ALU_Ham' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU.v:62]
INFO: [Synth 8-6157] synthesizing module 'MUX_16to1' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/MUX_16to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_16to1' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/MUX_16to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU.v:22]
WARNING: [Synth 8-7129] Port b[0] in module Adder_2Bit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 909.531 ; gain = 506.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 909.531 ; gain = 506.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 909.531 ; gain = 506.961
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 909.531 ; gain = 506.961
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 126   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1119.352 ; gain = 716.781
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1119.352 ; gain = 716.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1119.352 ; gain = 716.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1119.352 ; gain = 716.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1119.352 ; gain = 716.781
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_OBUF[7]_inst_i_7_n_0 with 1st driver pin 'out_OBUF[7]_inst_i_7/O' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/Full_Adder.v:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_OBUF[7]_inst_i_7_n_0 with 2nd driver pin 'out_OBUF[7]_inst_i_8/O' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/ALU.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_OBUF[7]_inst_i_7_n_0 with 3rd driver pin 'out_OBUF[7]_inst_i_9/O' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/Full_Adder.v:30]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_OBUF[7]_inst_i_7_n_0 with 4th driver pin 'out_OBUF[7]_inst_i_10/O' [D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.srcs/sources_1/new/Full_Adder.v:29]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1119.352 ; gain = 716.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1119.352 ; gain = 716.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1119.352 ; gain = 716.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1119.352 ; gain = 716.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    27|
|2     |LUT2   |    29|
|3     |LUT3   |    57|
|4     |LUT4   |    37|
|5     |LUT5   |    28|
|6     |LUT6   |    95|
|7     |IBUF   |    20|
|8     |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-------------+------+
|      |Instance     |Module       |Cells |
+------+-------------+-------------+------+
|1     |top          |             |   301|
|2     |  divider    |ALU_Divide   |    62|
|3     |  multiplier |ALU_Multiply |    61|
+------+-------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1119.352 ; gain = 716.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1119.352 ; gain = 716.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1119.352 ; gain = 716.781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1129.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1222.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b41e492c
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1222.043 ; gain = 844.332
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Third Year/COA Lab/ALU Design 1/ALU_Design/ALU_Design.runs/synth_1/ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 15:31:06 2024...
