set_property SRC_FILE_INFO {cfile:/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc rfile:../../../../../../constraints_source/constraints.xdc id:1} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/constrs_1/new/ctp7_top.xdc rfile:../../../ctp7_top_project.srcs/constrs_1/new/ctp7_top.xdc id:2} [current_design]
set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H29 [get_ports clk_200_diff_in_clk_n]
set_property src_info {type:XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A20 [get_ports {LEDs[0]}]
set_property src_info {type:XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B20 [get_ports {LEDs[1]}]
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H19 [get_ports LED_GREEN_o]
set_property src_info {type:XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D20 [get_ports LED_RED_o]
set_property src_info {type:XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C20 [get_ports LED_BLUE_o]
set_property src_info {type:XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV30 [get_ports clk_40_ttc_n_i]
set_property src_info {type:XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J26 [get_ports ttc_data_n_i]
set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD31 [get_ports axi_c2c_v7_to_zynq_clk]
set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY32 [get_ports {axi_c2c_v7_to_zynq_data[0]}]
set_property src_info {type:XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA33 [get_ports {axi_c2c_v7_to_zynq_data[1]}]
set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR31 [get_ports {axi_c2c_v7_to_zynq_data[2]}]
set_property src_info {type:XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR32 [get_ports {axi_c2c_v7_to_zynq_data[3]}]
set_property src_info {type:XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV32 [get_ports {axi_c2c_v7_to_zynq_data[4]}]
set_property src_info {type:XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW32 [get_ports {axi_c2c_v7_to_zynq_data[5]}]
set_property src_info {type:XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ30 [get_ports {axi_c2c_v7_to_zynq_data[6]}]
set_property src_info {type:XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ31 [get_ports {axi_c2c_v7_to_zynq_data[7]}]
set_property src_info {type:XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM32 [get_ports {axi_c2c_v7_to_zynq_data[8]}]
set_property src_info {type:XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM33 [get_ports {axi_c2c_v7_to_zynq_data[9]}]
set_property src_info {type:XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB33 [get_ports {axi_c2c_v7_to_zynq_data[10]}]
set_property src_info {type:XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV33 [get_ports {axi_c2c_v7_to_zynq_data[11]}]
set_property src_info {type:XDC file:1 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP32 [get_ports {axi_c2c_v7_to_zynq_data[12]}]
set_property src_info {type:XDC file:1 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN32 [get_ports {axi_c2c_v7_to_zynq_data[13]}]
set_property src_info {type:XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC34 [get_ports {axi_c2c_v7_to_zynq_data[14]}]
set_property src_info {type:XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR33 [get_ports {axi_c2c_v7_to_zynq_data[15]}]
set_property src_info {type:XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT33 [get_ports {axi_c2c_v7_to_zynq_data[16]}]
set_property src_info {type:XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU33 [get_ports axi_c2c_zynq_to_v7_clk]
set_property src_info {type:XDC file:1 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV34 [get_ports {axi_c2c_zynq_to_v7_data[0]}]
set_property src_info {type:XDC file:1 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV35 [get_ports {axi_c2c_zynq_to_v7_data[1]}]
set_property src_info {type:XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW34 [get_ports {axi_c2c_zynq_to_v7_data[2]}]
set_property src_info {type:XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW35 [get_ports {axi_c2c_zynq_to_v7_data[3]}]
set_property src_info {type:XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY33 [get_ports {axi_c2c_zynq_to_v7_data[4]}]
set_property src_info {type:XDC file:1 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY34 [get_ports {axi_c2c_zynq_to_v7_data[5]}]
set_property src_info {type:XDC file:1 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA34 [get_ports {axi_c2c_zynq_to_v7_data[6]}]
set_property src_info {type:XDC file:1 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA35 [get_ports {axi_c2c_zynq_to_v7_data[7]}]
set_property src_info {type:XDC file:1 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD34 [get_ports {axi_c2c_zynq_to_v7_data[8]}]
set_property src_info {type:XDC file:1 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD35 [get_ports {axi_c2c_zynq_to_v7_data[9]}]
set_property src_info {type:XDC file:1 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB35 [get_ports {axi_c2c_zynq_to_v7_data[10]}]
set_property src_info {type:XDC file:1 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC35 [get_ports {axi_c2c_zynq_to_v7_data[11]}]
set_property src_info {type:XDC file:1 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC32 [get_ports {axi_c2c_zynq_to_v7_data[12]}]
set_property src_info {type:XDC file:1 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC33 [get_ports {axi_c2c_zynq_to_v7_data[13]}]
set_property src_info {type:XDC file:1 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD32 [get_ports {axi_c2c_zynq_to_v7_data[14]}]
set_property src_info {type:XDC file:1 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ32 [get_ports {axi_c2c_zynq_to_v7_data[15]}]
set_property src_info {type:XDC file:1 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK32 [get_ports {axi_c2c_zynq_to_v7_data[16]}]
set_property src_info {type:XDC file:1 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB31 [get_ports axi_c2c_zynq_to_v7_reset]
set_property src_info {type:XDC file:1 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB32 [get_ports axi_c2c_v7_to_zynq_link_status]
set_property src_info {type:XDC file:1 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC XADC_X0Y0 [get_cells i_v7_bd/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST]
set_property src_info {type:XDC file:1 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_clocks -of_objects [get_pins U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2]]
set_property src_info {type:XDC file:1 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_clocks -of_objects [get_pins U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2]]
set_property src_info {type:XDC file:1 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_clocks -of_objects [get_pins i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT0]]
set_property src_info {type:XDC file:1 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_clocks -of_objects [get_pins i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT2]]
set_property src_info {type:XDC file:1 line:170 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E10 [get_ports {refclk_F_0_p_i[0]}]
set_property src_info {type:XDC file:1 line:171 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N10 [get_ports {refclk_F_0_p_i[1]}]
set_property src_info {type:XDC file:1 line:172 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF8 [get_ports {refclk_F_0_p_i[2]}]
set_property src_info {type:XDC file:1 line:173 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR10 [get_ports {refclk_F_0_p_i[3]}]
set_property src_info {type:XDC file:1 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G10 [get_ports {refclk_F_1_p_i[0]}]
set_property src_info {type:XDC file:1 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R10 [get_ports {refclk_F_1_p_i[1]}]
set_property src_info {type:XDC file:1 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH8 [get_ports {refclk_F_1_p_i[2]}]
set_property src_info {type:XDC file:1 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT8 [get_ports {refclk_F_1_p_i[3]}]
set_property src_info {type:XDC file:1 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF37 [get_ports {refclk_B_0_p_i[1]}]
set_property src_info {type:XDC file:1 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N35 [get_ports {refclk_B_0_p_i[2]}]
set_property src_info {type:XDC file:1 line:183 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E35 [get_ports {refclk_B_0_p_i[3]}]
set_property src_info {type:XDC file:1 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH37 [get_ports {refclk_B_1_p_i[1]}]
set_property src_info {type:XDC file:1 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R35 [get_ports {refclk_B_1_p_i[2]}]
set_property src_info {type:XDC file:1 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G35 [get_ports {refclk_B_1_p_i[3]}]
set_property src_info {type:XDC file:1 line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y0 [get_cells {*/gen_gth_single[0].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y1 [get_cells {*/gen_gth_single[1].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y2 [get_cells {*/gen_gth_single[2].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y3 [get_cells {*/gen_gth_single[3].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y4 [get_cells {*/gen_gth_single[4].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:197 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y5 [get_cells {*/gen_gth_single[5].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y6 [get_cells {*/gen_gth_single[6].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y7 [get_cells {*/gen_gth_single[7].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y8 [get_cells {*/gen_gth_single[8].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y9 [get_cells {*/gen_gth_single[9].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y10 [get_cells {*/gen_gth_single[10].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y11 [get_cells {*/gen_gth_single[11].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y12 [get_cells {*/gen_gth_single[12].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y13 [get_cells {*/gen_gth_single[13].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y14 [get_cells {*/gen_gth_single[14].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:207 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y15 [get_cells {*/gen_gth_single[15].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:208 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y16 [get_cells {*/gen_gth_single[16].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y17 [get_cells {*/gen_gth_single[17].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:210 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y18 [get_cells {*/gen_gth_single[18].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:211 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y19 [get_cells {*/gen_gth_single[19].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y20 [get_cells {*/gen_gth_single[20].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:213 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y21 [get_cells {*/gen_gth_single[21].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:214 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y22 [get_cells {*/gen_gth_single[22].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y23 [get_cells {*/gen_gth_single[23].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:216 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y24 [get_cells {*/gen_gth_single[24].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y25 [get_cells {*/gen_gth_single[25].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:218 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y26 [get_cells {*/gen_gth_single[26].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:219 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y27 [get_cells {*/gen_gth_single[27].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:220 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y28 [get_cells {*/gen_gth_single[28].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y29 [get_cells {*/gen_gth_single[29].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:222 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y30 [get_cells {*/gen_gth_single[30].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:223 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y31 [get_cells {*/gen_gth_single[31].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:224 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y32 [get_cells {*/gen_gth_single[32].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:225 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y33 [get_cells {*/gen_gth_single[33].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y34 [get_cells {*/gen_gth_single[34].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:227 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y35 [get_cells {*/gen_gth_single[35].gen_gth_*/i_gthe2}]
set_property src_info {type:XDC file:1 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_clock_groups -asynchronous -group [get_clocks {*/gen_gth_single[*].gen_gth_3p2g*/i_gthe2*TXOUTCLK}] -group [get_clocks {*/gen_gth_single[*].gen_gth_4p8g*/i_gthe2*TXOUTCLK}]
set_property src_info {type:XDC file:1 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_clock_groups -asynchronous -group [get_clocks {*/gen_gth_single[*].gen_gth_3p2g*/i_gthe2*RXOUTCLK}] -group [get_clocks {*/gen_gth_single[*].gen_gth_4p8g*/i_gthe2*RXOUTCLK}]
set_property src_info {type:XDC file:1 line:240 export:INPUT save:INPUT read:READ} [current_design]
set_clock_groups -asynchronous -group [get_clocks {*/gen_gth_single[*].*/i_gthe2*RXOUTCLK}] -group [get_clocks {*/gen_gth_single[*].*/i_gthe2*TXOUTCLK}]
set_property src_info {type:XDC file:1 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 16 -from [get_pins -hier -filter {NAME =~ */*/*/scrambler/*/C}] -to [get_pins -hier -filter {NAME =~ */*/*/txGearbox/*/D}] -datapath_only
set_property src_info {type:XDC file:1 line:243 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 16 -from [get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].gbtTx/txPhaseMon/DONE*/C}] -to [get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].i_sync_gearbox_align*FDE_INST/D}] -datapath_only
set_property src_info {type:XDC file:1 line:244 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 16 -from [get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].gbtTx/txPhaseMon/GOOD*/C}] -to [get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].i_sync_gearbox_align*FDE_INST/D}] -datapath_only
set_property src_info {type:XDC file:1 line:402 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_clk_ttc120_out]
set_property src_info {type:XDC file:1 line:406 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe15 [get_nets [list {user_values_output[0]} {user_values_output[1]} {user_values_output[2]} {user_values_output[3]} {user_values_output[4]} {user_values_output[5]} {user_values_output[6]} {user_values_output[7]} {user_values_output[8]} {user_values_output[9]} {user_values_output[10]} {user_values_output[11]} {user_values_output[12]} {user_values_output[13]} {user_values_output[14]} {user_values_output[15]} {user_values_output[16]} {user_values_output[17]} {user_values_output[18]} {user_values_output[19]} {user_values_output[20]} {user_values_output[21]} {user_values_output[22]} {user_values_output[23]} {user_values_output[24]} {user_values_output[25]} {user_values_output[26]} {user_values_output[27]} {user_values_output[28]} {user_values_output[29]} {user_values_output[30]} {user_values_output[31]} {user_values_output[32]} {user_values_output[33]} {user_values_output[34]} {user_values_output[35]} {user_values_output[36]} {user_values_output[37]} {user_values_output[38]} {user_values_output[39]} {user_values_output[40]} {user_values_output[41]} {user_values_output[42]} {user_values_output[43]} {user_values_output[44]} {user_values_output[45]} {user_values_output[46]} {user_values_output[47]} {user_values_output[48]} {user_values_output[49]} {user_values_output[50]} {user_values_output[51]} {user_values_output[52]} {user_values_output[53]} {user_values_output[54]} {user_values_output[55]} {user_values_output[56]} {user_values_output[57]} {user_values_output[58]} {user_values_output[59]} {user_values_output[60]} {user_values_output[61]} {user_values_output[62]} {user_values_output[63]}]]
set_property src_info {type:XDC file:1 line:408 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_tx_status_arr_o[1][txbufstatus][0]} {GEM_style_source_links[0].i_gth_wrapper/gth_tx_status_arr_o[1][txbufstatus][1]}]]
set_property src_info {type:XDC file:1 line:409 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe10 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_tx_status_arr_o[0][txbufstatus][0]} {GEM_style_source_links[0].i_gth_wrapper/gth_tx_status_arr_o[0][txbufstatus][1]}]]
set_property src_info {type:XDC file:1 line:410 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe11 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_gt_rxreset_done_o[0]} {GEM_style_source_links[0].i_gth_wrapper/gth_gt_rxreset_done_o[1]}]]
set_property src_info {type:XDC file:1 line:411 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe12 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_gt_txreset_done_o[0]} {GEM_style_source_links[0].i_gth_wrapper/gth_gt_txreset_done_o[1]}]]
set_property src_info {type:XDC file:1 line:412 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe13 [get_nets [list {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[0]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[1]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[2]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[3]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[4]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[5]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[6]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[7]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[8]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[9]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[10]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[11]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[12]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[13]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[14]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[15]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[16]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[17]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[18]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[19]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[20]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[21]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[22]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[23]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[24]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[25]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[26]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[27]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[28]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[29]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[30]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[31]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[32]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[33]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[34]} {GEM_style_source_links[0].i_gbt/rx_data_valid_arr_o[35]}]]
set_property src_info {type:XDC file:1 line:413 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe14 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[1][rxclkcorcnt][0]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[1][rxclkcorcnt][1]}]]
set_property src_info {type:XDC file:1 line:414 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe15 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[1][rxdisperr][0]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[1][rxdisperr][1]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[1][rxdisperr][2]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[1][rxdisperr][3]}]]
set_property src_info {type:XDC file:1 line:415 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe16 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[0][rxnotintable][0]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[0][rxnotintable][1]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[0][rxnotintable][2]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[0][rxnotintable][3]}]]
set_property src_info {type:XDC file:1 line:416 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe17 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[0][rxdisperr][0]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[0][rxdisperr][1]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[0][rxdisperr][2]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[0][rxdisperr][3]}]]
set_property src_info {type:XDC file:1 line:417 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe18 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[0][rxclkcorcnt][0]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[0][rxclkcorcnt][1]}]]
set_property src_info {type:XDC file:1 line:418 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe19 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[0][rxbufstatus][0]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[0][rxbufstatus][1]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[0][rxbufstatus][2]}]]
set_property src_info {type:XDC file:1 line:419 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe20 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[1][rxbufstatus][0]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[1][rxbufstatus][1]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[1][rxbufstatus][2]}]]
set_property src_info {type:XDC file:1 line:420 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe21 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[1][rxnotintable][0]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[1][rxnotintable][1]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[1][rxnotintable][2]} {GEM_style_source_links[0].i_gth_wrapper/gth_rx_status_arr_o[1][rxnotintable][3]}]]
set_property src_info {type:XDC file:1 line:421 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe22 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_cpll_status_arr_o[0][cpllfbclklost]}]]
set_property src_info {type:XDC file:1 line:422 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe23 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_cpll_status_arr_o[0][cplllock]}]]
set_property src_info {type:XDC file:1 line:423 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe24 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_cpll_status_arr_o[0][cpllrefclklost]}]]
set_property src_info {type:XDC file:1 line:424 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe25 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_cpll_status_arr_o[1][cpllfbclklost]}]]
set_property src_info {type:XDC file:1 line:425 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe26 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_cpll_status_arr_o[1][cplllock]}]]
set_property src_info {type:XDC file:1 line:426 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe27 [get_nets [list {GEM_style_source_links[0].i_gth_wrapper/gth_cpll_status_arr_o[1][cpllrefclklost]}]]
set_property src_info {type:XDC file:1 line:427 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe29 [get_nets [list {GEM_style_source_links[0].i_gbt/link_status_arr_o[0][gbt_rx_had_not_ready]}]]
set_property src_info {type:XDC file:1 line:428 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe30 [get_nets [list {GEM_style_source_links[0].i_gbt/link_status_arr_o[0][gbt_rx_ready]}]]
set_property src_info {type:XDC file:1 line:429 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe31 [get_nets [list {GEM_style_source_links[0].i_gbt/link_status_arr_o[0][gbt_rx_sync_status][had_ovf]}]]
set_property src_info {type:XDC file:1 line:430 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe32 [get_nets [list {GEM_style_source_links[0].i_gbt/link_status_arr_o[0][gbt_rx_sync_status][had_unf]}]]
set_property src_info {type:XDC file:1 line:431 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe33 [get_nets [list {GEM_style_source_links[0].i_gbt/link_status_arr_o[1][gbt_rx_had_not_ready]}]]
set_property src_info {type:XDC file:1 line:432 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe34 [get_nets [list {GEM_style_source_links[0].i_gbt/link_status_arr_o[1][gbt_rx_ready]}]]
set_property src_info {type:XDC file:1 line:433 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe35 [get_nets [list {GEM_style_source_links[0].i_gbt/link_status_arr_o[1][gbt_rx_sync_status][had_ovf]}]]
set_property src_info {type:XDC file:1 line:434 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe36 [get_nets [list {GEM_style_source_links[0].i_gbt/link_status_arr_o[1][gbt_rx_sync_status][had_unf]}]]
set_property src_info {type:XDC file:2 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_0 ila
set_property src_info {type:XDC file:2 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:2 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:2 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:2 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:2 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:2 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 6 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:2 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:2 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:2 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
set_property src_info {type:XDC file:2 line:11 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/clk [get_nets [list U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out]]
set_property src_info {type:XDC file:2 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:2 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 7 [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:2 line:14 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list {gbt_tx_data_source[0]} {gbt_tx_data_source[1]} {gbt_tx_data_source[2]} {gbt_tx_data_source[3]} {gbt_tx_data_source[4]} {gbt_tx_data_source[5]} {gbt_tx_data_source[6]}]]
set_property src_info {type:XDC file:2 line:15 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:2 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 3 [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:2 line:18 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list {reset_state[0]} {reset_state[1]} {reset_state[2]}]]
set_property src_info {type:XDC file:2 line:19 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:2 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 40 [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:2 line:22 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {s_gth_gbt_rx_data_arr[0][0]} {s_gth_gbt_rx_data_arr[0][1]} {s_gth_gbt_rx_data_arr[0][2]} {s_gth_gbt_rx_data_arr[0][3]} {s_gth_gbt_rx_data_arr[0][4]} {s_gth_gbt_rx_data_arr[0][5]} {s_gth_gbt_rx_data_arr[0][6]} {s_gth_gbt_rx_data_arr[0][7]} {s_gth_gbt_rx_data_arr[0][8]} {s_gth_gbt_rx_data_arr[0][9]} {s_gth_gbt_rx_data_arr[0][10]} {s_gth_gbt_rx_data_arr[0][11]} {s_gth_gbt_rx_data_arr[0][12]} {s_gth_gbt_rx_data_arr[0][13]} {s_gth_gbt_rx_data_arr[0][14]} {s_gth_gbt_rx_data_arr[0][15]} {s_gth_gbt_rx_data_arr[0][16]} {s_gth_gbt_rx_data_arr[0][17]} {s_gth_gbt_rx_data_arr[0][18]} {s_gth_gbt_rx_data_arr[0][19]} {s_gth_gbt_rx_data_arr[0][20]} {s_gth_gbt_rx_data_arr[0][21]} {s_gth_gbt_rx_data_arr[0][22]} {s_gth_gbt_rx_data_arr[0][23]} {s_gth_gbt_rx_data_arr[0][24]} {s_gth_gbt_rx_data_arr[0][25]} {s_gth_gbt_rx_data_arr[0][26]} {s_gth_gbt_rx_data_arr[0][27]} {s_gth_gbt_rx_data_arr[0][28]} {s_gth_gbt_rx_data_arr[0][29]} {s_gth_gbt_rx_data_arr[0][30]} {s_gth_gbt_rx_data_arr[0][31]} {s_gth_gbt_rx_data_arr[0][32]} {s_gth_gbt_rx_data_arr[0][33]} {s_gth_gbt_rx_data_arr[0][34]} {s_gth_gbt_rx_data_arr[0][35]} {s_gth_gbt_rx_data_arr[0][36]} {s_gth_gbt_rx_data_arr[0][37]} {s_gth_gbt_rx_data_arr[0][38]} {s_gth_gbt_rx_data_arr[0][39]}]]
set_property src_info {type:XDC file:2 line:23 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:2 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:2 line:26 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe3 [get_nets [list {s_gth_gbt_rx_data_arr[1][36]} {s_gth_gbt_rx_data_arr[1][37]} {s_gth_gbt_rx_data_arr[1][38]} {s_gth_gbt_rx_data_arr[1][39]}]]
set_property src_info {type:XDC file:2 line:27 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property src_info {type:XDC file:2 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property src_info {type:XDC file:2 line:30 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list {s_gth_gbt_rx_data_arr[2][0]} {s_gth_gbt_rx_data_arr[2][1]} {s_gth_gbt_rx_data_arr[2][2]} {s_gth_gbt_rx_data_arr[2][3]}]]
set_property src_info {type:XDC file:2 line:31 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property src_info {type:XDC file:2 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property src_info {type:XDC file:2 line:34 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe5 [get_nets [list {s_gth_gbt_rx_data_arr[3][0]} {s_gth_gbt_rx_data_arr[3][1]} {s_gth_gbt_rx_data_arr[3][2]} {s_gth_gbt_rx_data_arr[3][3]}]]
set_property src_info {type:XDC file:2 line:35 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property src_info {type:XDC file:2 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property src_info {type:XDC file:2 line:38 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe6 [get_nets [list {scratch_pad_input[0]} {scratch_pad_input[1]} {scratch_pad_input[2]} {scratch_pad_input[3]} {scratch_pad_input[4]} {scratch_pad_input[5]} {scratch_pad_input[6]} {scratch_pad_input[7]} {scratch_pad_input[8]} {scratch_pad_input[9]} {scratch_pad_input[10]} {scratch_pad_input[11]} {scratch_pad_input[12]} {scratch_pad_input[13]} {scratch_pad_input[14]} {scratch_pad_input[15]} {scratch_pad_input[16]} {scratch_pad_input[17]} {scratch_pad_input[18]} {scratch_pad_input[19]} {scratch_pad_input[20]} {scratch_pad_input[21]} {scratch_pad_input[22]} {scratch_pad_input[23]} {scratch_pad_input[24]} {scratch_pad_input[25]} {scratch_pad_input[26]} {scratch_pad_input[27]} {scratch_pad_input[28]} {scratch_pad_input[29]} {scratch_pad_input[30]} {scratch_pad_input[31]}]]
set_property src_info {type:XDC file:2 line:39 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property src_info {type:XDC file:2 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property src_info {type:XDC file:2 line:42 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe7 [get_nets [list {user_values_output[0][0]} {user_values_output[0][1]} {user_values_output[0][2]} {user_values_output[0][3]} {user_values_output[0][4]} {user_values_output[0][5]} {user_values_output[0][6]} {user_values_output[0][7]} {user_values_output[0][8]} {user_values_output[0][9]} {user_values_output[0][10]} {user_values_output[0][11]} {user_values_output[0][12]} {user_values_output[0][13]} {user_values_output[0][14]} {user_values_output[0][15]} {user_values_output[0][16]} {user_values_output[0][17]} {user_values_output[0][18]} {user_values_output[0][19]} {user_values_output[0][20]} {user_values_output[0][21]} {user_values_output[0][22]} {user_values_output[0][23]} {user_values_output[0][24]} {user_values_output[0][25]} {user_values_output[0][26]} {user_values_output[0][27]} {user_values_output[0][28]} {user_values_output[0][29]} {user_values_output[0][30]} {user_values_output[0][31]}]]
set_property src_info {type:XDC file:2 line:43 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property src_info {type:XDC file:2 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property src_info {type:XDC file:2 line:46 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe8 [get_nets [list {user_values_output[1][0]} {user_values_output[1][1]} {user_values_output[1][2]} {user_values_output[1][3]} {user_values_output[1][4]} {user_values_output[1][5]} {user_values_output[1][6]} {user_values_output[1][7]} {user_values_output[1][8]} {user_values_output[1][9]} {user_values_output[1][10]} {user_values_output[1][11]} {user_values_output[1][12]} {user_values_output[1][13]} {user_values_output[1][14]} {user_values_output[1][15]} {user_values_output[1][16]} {user_values_output[1][17]} {user_values_output[1][18]} {user_values_output[1][19]} {user_values_output[1][20]} {user_values_output[1][21]} {user_values_output[1][22]} {user_values_output[1][23]} {user_values_output[1][24]} {user_values_output[1][25]} {user_values_output[1][26]} {user_values_output[1][27]} {user_values_output[1][28]} {user_values_output[1][29]} {user_values_output[1][30]} {user_values_output[1][31]}]]
set_property src_info {type:XDC file:2 line:47 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property src_info {type:XDC file:2 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property src_info {type:XDC file:2 line:50 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe9 [get_nets [list link_reset]]
set_property src_info {type:XDC file:2 line:51 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe10 [get_nets [list reset]]
set_property src_info {type:XDC file:2 line:55 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property src_info {type:XDC file:2 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe11 [get_nets [list {s_ttc_cmds_latch[bc0]}]]
set_property src_info {type:XDC file:2 line:59 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property src_info {type:XDC file:2 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property src_info {type:XDC file:2 line:62 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe12 [get_nets [list {s_ttc_cmds_latch[ec0]}]]
set_property src_info {type:XDC file:2 line:63 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property src_info {type:XDC file:2 line:66 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe13 [get_nets [list {s_ttc_cmds_latch[l1a]}]]
set_property src_info {type:XDC file:2 line:67 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property src_info {type:XDC file:2 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property src_info {type:XDC file:2 line:70 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe14 [get_nets [list {s_ttc_cmds_latch[resync]}]]
set_property src_info {type:XDC file:2 line:71 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property src_info {type:XDC file:2 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property src_info {type:XDC file:2 line:74 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe15 [get_nets [list {s_ttc_cmds_latch[start]}]]
set_property src_info {type:XDC file:2 line:75 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property src_info {type:XDC file:2 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property src_info {type:XDC file:2 line:78 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe16 [get_nets [list {s_ttc_cmds_latch[stop]}]]
set_property src_info {type:XDC file:2 line:79 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:2 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property src_info {type:XDC file:2 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property src_info {type:XDC file:2 line:82 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe17 [get_nets [list {s_ttc_cmds_latch[test_sync]}]]
set_property src_info {type:XDC file:2 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:2 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:2 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:2 line:86 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port dbg_hub/clk [get_nets s_ttc_clk_120]
