Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Mar  5 22:36:25 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.425        0.000                      0                  208        2.850        0.000                       0                   905  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.425        0.000                      0                  208        2.850        0.000                       0                   417  
clk_wrapper                                                                             498.562        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[81]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[74]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 2.190ns (38.021%)  route 3.570ns (61.979%))
  Logic Levels:           20  (LUT3=2 LUT4=2 LUT5=8 LUT6=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns = ( 8.421 - 6.250 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.491ns (routing 0.616ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.562ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=416, routed)         1.491     2.632    shift_reg_tap_i/clk_c
    SLICE_X93Y570        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y570        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.725 r  shift_reg_tap_i/sr_p.sr_1[81]/Q
                         net (fo=25, routed)          0.286     3.011    dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/input_slr[81]
    SLICE_X93Y572        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.193 f  dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=5, routed)           0.129     3.322    dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/pt_82_0
    SLICE_X93Y570        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.147     3.469 r  dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=8, routed)           0.399     3.868    dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_0_15
    SLICE_X96Y570        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     3.983 f  dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/b_o_comb.pt[1]/O
                         net (fo=7, routed)           0.395     4.378    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/pt_48_0
    SLICE_X97Y569        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     4.476 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.100     4.576    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2_27
    SLICE_X97Y569        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     4.638 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.132     4.770    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_37
    SLICE_X97Y569        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     4.809 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.170     4.979    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_84_0
    SLICE_X97Y568        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     5.043 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.066     5.109    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_20
    SLICE_X97Y568        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150     5.259 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.170     5.429    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/pt_62_0
    SLICE_X98Y568        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     5.493 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.078     5.571    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2_15
    SLICE_X98Y568        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     5.748 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=27, routed)          0.113     5.861    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0_17
    SLICE_X99Y568        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.977 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.063     6.040    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c2_17
    SLICE_X99Y568        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     6.187 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=23, routed)          0.079     6.266    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0_23
    SLICE_X99Y568        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.366 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=6, routed)           0.120     6.486    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/pt_10_0
    SLICE_X99Y569        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     6.603 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.048     6.651    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_c2_9
    SLICE_X99Y569        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     6.749 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=36, routed)          0.163     6.912    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_10
    SLICE_X99Y570        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.039     6.951 f  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=4, routed)           0.194     7.145    dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/pt_19_0
    SLICE_X102Y570       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     7.262 r  dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.190     7.452    dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/un1_b_i_c2_3
    SLICE_X100Y569       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     7.565 r  dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=38, routed)          0.239     7.804    dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_4
    SLICE_X100Y570       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     7.843 r  dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=22, routed)          0.377     8.220    dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_0_4
    SLICE_X101Y569       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     8.333 r  dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/a_o_comb.idx[5]/O
                         net (fo=1, routed)           0.059     8.392    shift_reg_tap_o/idx_2[5]
    SLICE_X101Y569       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=416, routed)         1.341     8.421    shift_reg_tap_o/clk_c
    SLICE_X101Y569       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[74]/C
                         clock pessimism              0.404     8.825    
                         clock uncertainty           -0.035     8.790    
    SLICE_X101Y569       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     8.817    shift_reg_tap_o/sr_p.sr_1[74]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[81]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[74]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 2.190ns (38.021%)  route 3.570ns (61.979%))
  Logic Levels:           20  (LUT3=2 LUT4=2 LUT5=8 LUT6=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns = ( 8.421 - 6.250 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.491ns (routing 0.616ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.562ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=416, routed)         1.491     2.632    shift_reg_tap_i/clk_c
    SLICE_X93Y570        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y570        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.725 f  shift_reg_tap_i/sr_p.sr_1[81]/Q
                         net (fo=25, routed)          0.286     3.011    dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/input_slr[81]
    SLICE_X93Y572        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.193 f  dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=5, routed)           0.129     3.322    dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/pt_82_0
    SLICE_X93Y570        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.147     3.469 r  dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=8, routed)           0.399     3.868    dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_0_15
    SLICE_X96Y570        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     3.983 f  dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/b_o_comb.pt[1]/O
                         net (fo=7, routed)           0.395     4.378    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/pt_48_0
    SLICE_X97Y569        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     4.476 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.100     4.576    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2_27
    SLICE_X97Y569        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     4.638 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.132     4.770    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_37
    SLICE_X97Y569        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     4.809 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.170     4.979    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_84_0
    SLICE_X97Y568        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     5.043 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.066     5.109    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_20
    SLICE_X97Y568        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150     5.259 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.170     5.429    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/pt_62_0
    SLICE_X98Y568        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     5.493 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.078     5.571    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2_15
    SLICE_X98Y568        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     5.748 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=27, routed)          0.113     5.861    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0_17
    SLICE_X99Y568        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.977 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.063     6.040    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c2_17
    SLICE_X99Y568        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     6.187 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=23, routed)          0.079     6.266    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0_23
    SLICE_X99Y568        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.366 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=6, routed)           0.120     6.486    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/pt_10_0
    SLICE_X99Y569        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     6.603 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.048     6.651    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_c2_9
    SLICE_X99Y569        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     6.749 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=36, routed)          0.163     6.912    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_10
    SLICE_X99Y570        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.039     6.951 f  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=4, routed)           0.194     7.145    dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/pt_19_0
    SLICE_X102Y570       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     7.262 r  dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.190     7.452    dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/un1_b_i_c2_3
    SLICE_X100Y569       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     7.565 r  dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=38, routed)          0.239     7.804    dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_4
    SLICE_X100Y570       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     7.843 r  dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=22, routed)          0.377     8.220    dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_0_4
    SLICE_X101Y569       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     8.333 r  dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/a_o_comb.idx[5]/O
                         net (fo=1, routed)           0.059     8.392    shift_reg_tap_o/idx_2[5]
    SLICE_X101Y569       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=416, routed)         1.341     8.421    shift_reg_tap_o/clk_c
    SLICE_X101Y569       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[74]/C
                         clock pessimism              0.404     8.825    
                         clock uncertainty           -0.035     8.790    
    SLICE_X101Y569       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     8.817    shift_reg_tap_o/sr_p.sr_1[74]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[81]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[74]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 2.190ns (38.021%)  route 3.570ns (61.979%))
  Logic Levels:           20  (LUT3=2 LUT4=2 LUT5=8 LUT6=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns = ( 8.421 - 6.250 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.491ns (routing 0.616ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.562ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=416, routed)         1.491     2.632    shift_reg_tap_i/clk_c
    SLICE_X93Y570        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y570        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.725 r  shift_reg_tap_i/sr_p.sr_1[81]/Q
                         net (fo=25, routed)          0.286     3.011    dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/input_slr[81]
    SLICE_X93Y572        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.193 r  dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=5, routed)           0.129     3.322    dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/pt_82_0
    SLICE_X93Y570        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.147     3.469 f  dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=8, routed)           0.399     3.868    dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_0_15
    SLICE_X96Y570        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     3.983 f  dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/b_o_comb.pt[1]/O
                         net (fo=7, routed)           0.395     4.378    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/pt_48_0
    SLICE_X97Y569        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     4.476 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.100     4.576    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2_27
    SLICE_X97Y569        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     4.638 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.132     4.770    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_37
    SLICE_X97Y569        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     4.809 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.170     4.979    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_84_0
    SLICE_X97Y568        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     5.043 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.066     5.109    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_20
    SLICE_X97Y568        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150     5.259 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.170     5.429    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/pt_62_0
    SLICE_X98Y568        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     5.493 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.078     5.571    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2_15
    SLICE_X98Y568        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     5.748 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=27, routed)          0.113     5.861    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0_17
    SLICE_X99Y568        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.977 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.063     6.040    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c2_17
    SLICE_X99Y568        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     6.187 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=23, routed)          0.079     6.266    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0_23
    SLICE_X99Y568        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.366 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=6, routed)           0.120     6.486    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/pt_10_0
    SLICE_X99Y569        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     6.603 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.048     6.651    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_c2_9
    SLICE_X99Y569        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     6.749 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=36, routed)          0.163     6.912    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_10
    SLICE_X99Y570        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.039     6.951 f  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=4, routed)           0.194     7.145    dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/pt_19_0
    SLICE_X102Y570       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     7.262 r  dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.190     7.452    dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/un1_b_i_c2_3
    SLICE_X100Y569       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     7.565 r  dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=38, routed)          0.239     7.804    dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_4
    SLICE_X100Y570       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     7.843 r  dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=22, routed)          0.377     8.220    dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_0_4
    SLICE_X101Y569       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     8.333 r  dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/a_o_comb.idx[5]/O
                         net (fo=1, routed)           0.059     8.392    shift_reg_tap_o/idx_2[5]
    SLICE_X101Y569       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=416, routed)         1.341     8.421    shift_reg_tap_o/clk_c
    SLICE_X101Y569       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[74]/C
                         clock pessimism              0.404     8.825    
                         clock uncertainty           -0.035     8.790    
    SLICE_X101Y569       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     8.817    shift_reg_tap_o/sr_p.sr_1[74]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[81]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[74]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 2.190ns (38.021%)  route 3.570ns (61.979%))
  Logic Levels:           20  (LUT3=2 LUT4=2 LUT5=8 LUT6=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns = ( 8.421 - 6.250 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.491ns (routing 0.616ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.562ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=416, routed)         1.491     2.632    shift_reg_tap_i/clk_c
    SLICE_X93Y570        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y570        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.725 f  shift_reg_tap_i/sr_p.sr_1[81]/Q
                         net (fo=25, routed)          0.286     3.011    dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/input_slr[81]
    SLICE_X93Y572        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.193 r  dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=5, routed)           0.129     3.322    dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/pt_82_0
    SLICE_X93Y570        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.147     3.469 f  dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=8, routed)           0.399     3.868    dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_0_15
    SLICE_X96Y570        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     3.983 f  dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/b_o_comb.pt[1]/O
                         net (fo=7, routed)           0.395     4.378    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/pt_48_0
    SLICE_X97Y569        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     4.476 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.100     4.576    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2_27
    SLICE_X97Y569        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     4.638 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.132     4.770    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_37
    SLICE_X97Y569        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     4.809 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.170     4.979    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_84_0
    SLICE_X97Y568        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     5.043 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.066     5.109    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_20
    SLICE_X97Y568        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150     5.259 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.170     5.429    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/pt_62_0
    SLICE_X98Y568        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     5.493 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.078     5.571    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2_15
    SLICE_X98Y568        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     5.748 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=27, routed)          0.113     5.861    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0_17
    SLICE_X99Y568        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.977 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.063     6.040    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c2_17
    SLICE_X99Y568        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     6.187 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=23, routed)          0.079     6.266    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0_23
    SLICE_X99Y568        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.366 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=6, routed)           0.120     6.486    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/pt_10_0
    SLICE_X99Y569        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     6.603 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.048     6.651    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_c2_9
    SLICE_X99Y569        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     6.749 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=36, routed)          0.163     6.912    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_10
    SLICE_X99Y570        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.039     6.951 f  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=4, routed)           0.194     7.145    dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/pt_19_0
    SLICE_X102Y570       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     7.262 r  dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.190     7.452    dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/un1_b_i_c2_3
    SLICE_X100Y569       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     7.565 r  dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=38, routed)          0.239     7.804    dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_4
    SLICE_X100Y570       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     7.843 r  dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=22, routed)          0.377     8.220    dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_0_4
    SLICE_X101Y569       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     8.333 r  dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/a_o_comb.idx[5]/O
                         net (fo=1, routed)           0.059     8.392    shift_reg_tap_o/idx_2[5]
    SLICE_X101Y569       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=416, routed)         1.341     8.421    shift_reg_tap_o/clk_c
    SLICE_X101Y569       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[74]/C
                         clock pessimism              0.404     8.825    
                         clock uncertainty           -0.035     8.790    
    SLICE_X101Y569       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     8.817    shift_reg_tap_o/sr_p.sr_1[74]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[81]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[74]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 2.190ns (38.021%)  route 3.570ns (61.979%))
  Logic Levels:           20  (LUT3=2 LUT4=2 LUT5=8 LUT6=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns = ( 8.421 - 6.250 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.491ns (routing 0.616ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.562ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=416, routed)         1.491     2.632    shift_reg_tap_i/clk_c
    SLICE_X93Y570        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y570        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.725 r  shift_reg_tap_i/sr_p.sr_1[81]/Q
                         net (fo=25, routed)          0.286     3.011    dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/input_slr[81]
    SLICE_X93Y572        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.193 f  dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=5, routed)           0.129     3.322    dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/pt_82_0
    SLICE_X93Y570        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.147     3.469 r  dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=8, routed)           0.399     3.868    dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_0_15
    SLICE_X96Y570        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     3.983 r  dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/b_o_comb.pt[1]/O
                         net (fo=7, routed)           0.395     4.378    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/pt_48_0
    SLICE_X97Y569        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     4.476 f  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.100     4.576    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2_27
    SLICE_X97Y569        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     4.638 f  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.132     4.770    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_37
    SLICE_X97Y569        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     4.809 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.170     4.979    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_84_0
    SLICE_X97Y568        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     5.043 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.066     5.109    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_20
    SLICE_X97Y568        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150     5.259 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.170     5.429    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/pt_62_0
    SLICE_X98Y568        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     5.493 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.078     5.571    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_c2_15
    SLICE_X98Y568        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     5.748 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=27, routed)          0.113     5.861    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0_17
    SLICE_X99Y568        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.977 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.063     6.040    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c2_17
    SLICE_X99Y568        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     6.187 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=23, routed)          0.079     6.266    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0_23
    SLICE_X99Y568        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.366 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=6, routed)           0.120     6.486    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/pt_10_0
    SLICE_X99Y569        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     6.603 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.048     6.651    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_c2_9
    SLICE_X99Y569        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     6.749 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=36, routed)          0.163     6.912    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_10
    SLICE_X99Y570        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.039     6.951 f  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=4, routed)           0.194     7.145    dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/pt_19_0
    SLICE_X102Y570       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     7.262 r  dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.190     7.452    dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/un1_b_i_c2_3
    SLICE_X100Y569       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     7.565 r  dut_inst/stage_g.7.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=38, routed)          0.239     7.804    dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_4
    SLICE_X100Y570       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     7.843 r  dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=22, routed)          0.377     8.220    dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_0_4
    SLICE_X101Y569       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     8.333 r  dut_inst/stage_g.8.pair_g.1.csn_cmp_inst/a_o_comb.idx[5]/O
                         net (fo=1, routed)           0.059     8.392    shift_reg_tap_o/idx_2[5]
    SLICE_X101Y569       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=416, routed)         1.341     8.421    shift_reg_tap_o/clk_c
    SLICE_X101Y569       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[74]/C
                         clock pessimism              0.404     8.825    
                         clock uncertainty           -0.035     8.790    
    SLICE_X101Y569       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     8.817    shift_reg_tap_o/sr_p.sr_1[74]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  0.425    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         6.250       4.751      BUFGCE_X1Y224  clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X95Y567  shift_reg_tap_i/sr_p.sr_1[143]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X95Y567  shift_reg_tap_i/sr_p.sr_1[144]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X95Y567  shift_reg_tap_i/sr_p.sr_1[145]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X94Y560  shift_reg_tap_i/sr_p.sr_1[147]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X94Y565  shift_reg_tap_i/sr_p.sr_1[158]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X94Y565  shift_reg_tap_i/sr_p.sr_1[159]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X92Y563  shift_reg_tap_i/sr_p.sr_1[165]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X92Y563  shift_reg_tap_i/sr_p.sr_1[167]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X94Y565  shift_reg_tap_i/sr_p.sr_1[171]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X93Y559  shift_reg_tap_i/sr_p.sr_1[150]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X93Y559  shift_reg_tap_i/sr_p.sr_1[151]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X93Y559  shift_reg_tap_i/sr_p.sr_1[152]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X94Y562  shift_reg_tap_i/sr_p.sr_1[160]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X94Y574  shift_reg_tap_i/sr_p.sr_1[71]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X93Y562          lsfr_1/shiftreg_vector[160]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X93Y562          lsfr_1/shiftreg_vector[161]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X93Y562          lsfr_1/shiftreg_vector[162]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X93Y562          lsfr_1/shiftreg_vector[160]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X93Y562          lsfr_1/shiftreg_vector[161]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X93Y562          lsfr_1/shiftreg_vector[162]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X93Y562          lsfr_1/shiftreg_vector[160]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X93Y562          lsfr_1/shiftreg_vector[161]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X93Y562          lsfr_1/shiftreg_vector[162]/C



