
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 6.04

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.39 source latency iter[0]$_DFFE_PN0P_/CLK ^
  -0.40 target latency quot[4]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: div_reg[5]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.01    1.21 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net38 (net)
                  0.25    0.00    1.21 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    49    0.63    0.30    0.27    1.47 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.30    0.01    1.48 ^ div_reg[5]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.48   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    11    0.11    0.22    0.24    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.22    0.00    0.40 ^ div_reg[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.40   clock reconvergence pessimism
                          0.29    0.69   library removal time
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: start (input port clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ start (in)
                                         start (net)
                  0.00    0.00    0.20 ^ input17/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.05    0.21    0.21    0.41 ^ input17/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net18 (net)
                  0.21    0.00    0.41 ^ _400_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.09    0.07    0.48 v _400_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _047_ (net)
                  0.09    0.00    0.48 v state[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.48   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    14    0.12    0.23    0.24    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_3__leaf_clk (net)
                  0.23    0.00    0.40 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.40   clock reconvergence pessimism
                          0.07    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: div_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.01    1.21 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net38 (net)
                  0.25    0.00    1.21 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    49    0.63    0.30    0.27    1.47 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.30    0.02    1.49 ^ div_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.49   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.14    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00   10.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    12    0.11    0.21    0.23   10.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   10.39 ^ div_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.39   clock reconvergence pessimism
                          0.11   10.50   library recovery time
                                 10.50   data required time
-----------------------------------------------------------------------------
                                 10.50   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                  9.01   slack (MET)


Startpoint: iter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    12    0.11    0.21    0.23    0.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    0.39 ^ iter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.08    0.30    0.61    1.00 ^ iter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iter[0] (net)
                  0.30    0.00    1.00 ^ _230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.19    0.16    1.16 v _230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _170_ (net)
                  0.19    0.00    1.16 v _405_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.17    0.41    1.57 ^ _405_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _173_ (net)
                  0.17    0.00    1.57 ^ _223_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     3    0.03    0.19    0.27    1.83 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _052_ (net)
                  0.19    0.00    1.83 v _226_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.21    2.05 v _226_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _055_ (net)
                  0.07    0.00    2.05 v _229_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.12    0.28    2.33 v _229_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _058_ (net)
                  0.12    0.00    2.33 v _235_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.36    0.23    2.56 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _180_ (net)
                  0.36    0.00    2.56 ^ _408_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.21    0.31    2.87 ^ _408_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _167_ (net)
                  0.21    0.00    2.87 ^ _404_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.16    0.33    3.20 ^ _404_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _168_ (net)
                  0.16    0.00    3.20 ^ _355_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.14    0.12    3.32 v _355_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _131_ (net)
                  0.14    0.00    3.32 v _371_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.34    0.18    3.50 ^ _371_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _145_ (net)
                  0.34    0.00    3.50 ^ _374_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.15    0.09    3.59 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _148_ (net)
                  0.15    0.00    3.59 v _375_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.15    3.74 ^ _375_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _149_ (net)
                  0.19    0.00    3.74 ^ _376_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.02    0.09    0.28    4.02 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _150_ (net)
                  0.09    0.00    4.02 v _378_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.32    0.20    4.22 ^ _378_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _036_ (net)
                  0.32    0.00    4.22 ^ rem[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.22   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.14    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00   10.16 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    11    0.11    0.22    0.24   10.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.22    0.00   10.40 ^ rem[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.14   10.26   library setup time
                                 10.26   data required time
-----------------------------------------------------------------------------
                                 10.26   data required time
                                 -4.22   data arrival time
-----------------------------------------------------------------------------
                                  6.04   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: div_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.01    1.21 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net38 (net)
                  0.25    0.00    1.21 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    49    0.63    0.30    0.27    1.47 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.30    0.02    1.49 ^ div_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.49   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.14    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00   10.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    12    0.11    0.21    0.23   10.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   10.39 ^ div_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.39   clock reconvergence pessimism
                          0.11   10.50   library recovery time
                                 10.50   data required time
-----------------------------------------------------------------------------
                                 10.50   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                  9.01   slack (MET)


Startpoint: iter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    12    0.11    0.21    0.23    0.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    0.39 ^ iter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.08    0.30    0.61    1.00 ^ iter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iter[0] (net)
                  0.30    0.00    1.00 ^ _230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.19    0.16    1.16 v _230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _170_ (net)
                  0.19    0.00    1.16 v _405_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.17    0.41    1.57 ^ _405_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _173_ (net)
                  0.17    0.00    1.57 ^ _223_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     3    0.03    0.19    0.27    1.83 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _052_ (net)
                  0.19    0.00    1.83 v _226_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.21    2.05 v _226_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _055_ (net)
                  0.07    0.00    2.05 v _229_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.12    0.28    2.33 v _229_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _058_ (net)
                  0.12    0.00    2.33 v _235_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.36    0.23    2.56 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _180_ (net)
                  0.36    0.00    2.56 ^ _408_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.21    0.31    2.87 ^ _408_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _167_ (net)
                  0.21    0.00    2.87 ^ _404_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.16    0.33    3.20 ^ _404_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _168_ (net)
                  0.16    0.00    3.20 ^ _355_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.14    0.12    3.32 v _355_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _131_ (net)
                  0.14    0.00    3.32 v _371_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.34    0.18    3.50 ^ _371_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _145_ (net)
                  0.34    0.00    3.50 ^ _374_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.15    0.09    3.59 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _148_ (net)
                  0.15    0.00    3.59 v _375_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.15    3.74 ^ _375_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _149_ (net)
                  0.19    0.00    3.74 ^ _376_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.02    0.09    0.28    4.02 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _150_ (net)
                  0.09    0.00    4.02 v _378_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.32    0.20    4.22 ^ _378_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _036_ (net)
                  0.32    0.00    4.22 ^ rem[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.22   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.14    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00   10.16 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    11    0.11    0.22    0.24   10.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.22    0.00   10.40 ^ rem[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.14   10.26   library setup time
                                 10.26   data required time
-----------------------------------------------------------------------------
                                 10.26   data required time
                                 -4.22   data arrival time
-----------------------------------------------------------------------------
                                  6.04   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.1268467903137207

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7596

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.2646351158618927

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9063

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: iter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.23    0.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.39 ^ iter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.61    1.00 ^ iter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.16    1.16 v _230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.41    1.57 ^ _405_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.27    1.83 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.21    2.05 v _226_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.28    2.33 v _229_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.23    2.56 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.31    2.87 ^ _408_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.33    3.20 ^ _404_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.12    3.32 v _355_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.18    3.50 ^ _371_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.09    3.59 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.15    3.74 ^ _375_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.28    4.02 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.20    4.22 ^ _378_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.00    4.22 ^ rem[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           4.22   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24   10.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00   10.40 ^ rem[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.40   clock reconvergence pessimism
  -0.14   10.26   library setup time
          10.26   data required time
---------------------------------------------------------
          10.26   data required time
          -4.22   data arrival time
---------------------------------------------------------
           6.04   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: error$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: error$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.40 ^ error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.41    0.82 v error$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.88 ^ _271_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.93 v _273_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.93 v error$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.93   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.40 ^ error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.40   clock reconvergence pessimism
   0.08    0.48   library hold time
           0.48   data required time
---------------------------------------------------------
           0.48   data required time
          -0.93   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.3931

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.3999

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
4.2219

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
6.0419

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
143.108553

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   2.21e-03   2.88e-08   1.35e-02  26.7%
Combinational          2.14e-02   1.30e-02   5.41e-08   3.45e-02  68.5%
Clock                  8.71e-04   1.55e-03   6.58e-09   2.42e-03   4.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.36e-02   1.68e-02   8.95e-08   5.03e-02 100.0%
                          66.7%      33.3%       0.0%
