// Seed: 3660587703
module module_0 (
    input uwire id_0,
    input wire id_1,
    input supply0 id_2,
    output wire id_3,
    output wire id_4,
    input wand id_5,
    input wor id_6,
    output tri1 id_7,
    output supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    input wor id_11,
    input tri1 id_12,
    input uwire id_13,
    input tri id_14,
    input wire id_15,
    output tri id_16,
    input supply1 id_17,
    output tri0 id_18,
    input tri1 id_19
);
  logic id_21;
  wire  id_22;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd39,
    parameter id_8 = 32'd64
) (
    input wor id_0,
    output tri1 id_1
    , id_7,
    output wire id_2,
    output supply1 id_3
    , _id_8,
    input wire _id_4
    , id_9,
    input supply1 id_5
);
  wire [id_4  +  1 'd0 : id_8] id_10;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_1,
      id_2,
      id_5,
      id_5,
      id_2,
      id_2,
      id_2,
      id_0,
      id_5,
      id_5,
      id_0,
      id_0,
      id_5,
      id_2,
      id_0,
      id_2,
      id_0
  );
endmodule
