<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="System_Jtag/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="System_Jtag/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="System_Jtag/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="System_Jtag/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_translator" />
 <file
   path="System_Jtag/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="RISCV_CORE_0_avalon_master_translator" />
 <file
   path="System_Jtag/simulation/submodules/System_Jtag_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="System_Jtag/simulation/submodules/ALU.v"
   type="VERILOG"
   library="RISCV_CORE_0" />
 <file
   path="System_Jtag/simulation/submodules/BRANCH_COMP.v"
   type="VERILOG"
   library="RISCV_CORE_0" />
 <file
   path="System_Jtag/simulation/submodules/CONTROL_UNIT.v"
   type="VERILOG"
   library="RISCV_CORE_0" />
 <file
   path="System_Jtag/simulation/submodules/DATA_MEM.v"
   type="VERILOG"
   library="RISCV_CORE_0" />
 <file
   path="System_Jtag/simulation/submodules/dmem.hex"
   type="HEX"
   library="RISCV_CORE_0" />
 <file
   path="System_Jtag/simulation/submodules/Forwarding.v"
   type="VERILOG"
   library="RISCV_CORE_0" />
 <file
   path="System_Jtag/simulation/submodules/imem.hex"
   type="HEX"
   library="RISCV_CORE_0" />
 <file
   path="System_Jtag/simulation/submodules/IMM_GEN.v"
   type="VERILOG"
   library="RISCV_CORE_0" />
 <file
   path="System_Jtag/simulation/submodules/INSTRUCTION_MEM.v"
   type="VERILOG"
   library="RISCV_CORE_0" />
 <file
   path="System_Jtag/simulation/submodules/MAC_UNIT.v"
   type="VERILOG"
   library="RISCV_CORE_0" />
 <file
   path="System_Jtag/simulation/submodules/MUX2X1.v"
   type="VERILOG"
   library="RISCV_CORE_0" />
 <file
   path="System_Jtag/simulation/submodules/PCSel_compute.v"
   type="VERILOG"
   library="RISCV_CORE_0" />
 <file
   path="System_Jtag/simulation/submodules/PIPES.v"
   type="VERILOG"
   library="RISCV_CORE_0" />
 <file
   path="System_Jtag/simulation/submodules/PROGRAM_COUNTER.v"
   type="VERILOG"
   library="RISCV_CORE_0" />
 <file
   path="System_Jtag/simulation/submodules/REG_FILE.v"
   type="VERILOG"
   library="RISCV_CORE_0" />
 <file
   path="System_Jtag/simulation/submodules/RISC_V.v"
   type="VERILOG"
   library="RISCV_CORE_0" />
 <file path="System_Jtag/simulation/System_Jtag.v" type="VERILOG" />
 <topLevel name="System_Jtag" />
 <deviceFamily name="cycloneii" />
</simPackage>
