

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'
================================================================
* Date:           Tue Feb 21 09:47:46 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15014|    15014|  0.150 ms|  0.150 ms|  15014|  15014|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_A_ROWS_MAT_A_COLS  |    15012|    15012|        14|          1|          1|  15000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.30>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shiftreg25 = alloca i32 1"   --->   Operation 17 'alloca' 'shiftreg25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mem, void @empty_3, i32 0, i32 0, void @empty_13, i32 0, i32 1, void @empty_14, void @empty_15, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln"   --->   Operation 22 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%MatA_DRAM_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MatA_DRAM"   --->   Operation 23 'read' 'MatA_DRAM_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %shiftreg25"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [real_matmul.cpp:35]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mem"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.20ns)   --->   "%icmp_ln35 = icmp_eq  i14 %indvar_flatten_load, i14 15000" [real_matmul.cpp:35]   --->   Operation 32 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.81ns)   --->   "%add_ln35_1 = add i14 %indvar_flatten_load, i14 1" [real_matmul.cpp:35]   --->   Operation 33 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc45, void %MAT_B_ROWS.exitStub" [real_matmul.cpp:35]   --->   Operation 34 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [real_matmul.cpp:37]   --->   Operation 35 'load' 'j_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [real_matmul.cpp:35]   --->   Operation 36 'load' 'i_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.87ns)   --->   "%add_ln35 = add i7 %i_load, i7 1" [real_matmul.cpp:35]   --->   Operation 37 'add' 'add_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.55ns)   --->   "%icmp_ln37 = icmp_eq  i8 %j_load, i8 150" [real_matmul.cpp:37]   --->   Operation 38 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.24ns)   --->   "%j_mid2 = select i1 %icmp_ln37, i8 0, i8 %j_load" [real_matmul.cpp:37]   --->   Operation 39 'select' 'j_mid2' <Predicate = (!icmp_ln35)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.99ns)   --->   "%i_cast_mid2_v = select i1 %icmp_ln37, i7 %add_ln35, i7 %i_load" [real_matmul.cpp:37]   --->   Operation 40 'select' 'i_cast_mid2_v' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i_cast_mid2 = zext i7 %i_cast_mid2_v" [real_matmul.cpp:37]   --->   Operation 41 'zext' 'i_cast_mid2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 42 [3/3] (1.05ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln37 = mul i14 %i_cast_mid2, i14 150" [real_matmul.cpp:37]   --->   Operation 42 'mul' 'mul_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (1.91ns)   --->   "%add_ln37 = add i8 %j_mid2, i8 1" [real_matmul.cpp:37]   --->   Operation 43 'add' 'add_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln37 = store i14 %add_ln35_1, i14 %indvar_flatten" [real_matmul.cpp:37]   --->   Operation 44 'store' 'store_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln37 = store i7 %i_cast_mid2_v, i7 %i" [real_matmul.cpp:37]   --->   Operation 45 'store' 'store_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln37 = store i8 %add_ln37, i8 %j" [real_matmul.cpp:37]   --->   Operation 46 'store' 'store_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 47 [2/3] (1.05ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln37 = mul i14 %i_cast_mid2, i14 150" [real_matmul.cpp:37]   --->   Operation 47 'mul' 'mul_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [11/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 48 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%i_cast_mid2_v_cast = zext i7 %i_cast_mid2_v" [real_matmul.cpp:37]   --->   Operation 49 'zext' 'i_cast_mid2_v_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (4.35ns)   --->   "%mul = mul i15 %i_cast_mid2_v_cast, i15 205" [real_matmul.cpp:37]   --->   Operation 50 'mul' 'mul' <Predicate = (!icmp_ln35)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %mul, i32 12, i32 14" [real_matmul.cpp:37]   --->   Operation 51 'partselect' 'tmp' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i3 %tmp" [real_matmul.cpp:39]   --->   Operation 52 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 53 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_3)   --->   "%mul_ln39 = mul i10 %zext_ln39_2, i10 150" [real_matmul.cpp:39]   --->   Operation 53 'mul' 'mul_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%j_cast = zext i8 %j_mid2" [real_matmul.cpp:37]   --->   Operation 54 'zext' 'j_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln37 = mul i14 %i_cast_mid2, i14 150" [real_matmul.cpp:37]   --->   Operation 55 'mul' 'mul_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [10/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 56 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_3)   --->   "%mul_ln39 = mul i10 %zext_ln39_2, i10 150" [real_matmul.cpp:39]   --->   Operation 57 'mul' 'mul_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39 = add i14 %j_cast, i14 %mul_ln37" [real_matmul.cpp:39]   --->   Operation 58 'add' 'add_ln39' <Predicate = (!icmp_ln35)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.62>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%j_mid2_cast = zext i8 %j_mid2" [real_matmul.cpp:37]   --->   Operation 59 'zext' 'j_mid2_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 60 [9/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 60 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_3)   --->   "%mul_ln39 = mul i10 %zext_ln39_2, i10 150" [real_matmul.cpp:39]   --->   Operation 61 'mul' 'mul_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_3 = add i10 %mul_ln39, i10 %j_mid2_cast" [real_matmul.cpp:39]   --->   Operation 62 'add' 'add_ln39_3' <Predicate = (!icmp_ln35)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39 = add i14 %j_cast, i14 %mul_ln37" [real_matmul.cpp:39]   --->   Operation 63 'add' 'add_ln39' <Predicate = (!icmp_ln35)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i14 %add_ln39" [real_matmul.cpp:39]   --->   Operation 64 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln39, i32 1, i32 13" [real_matmul.cpp:39]   --->   Operation 65 'partselect' 'tmp_3' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp_3, i2 0" [real_matmul.cpp:39]   --->   Operation 66 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i15 %and_ln" [real_matmul.cpp:39]   --->   Operation 67 'zext' 'zext_ln39' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i14.i32.i32, i14 %add_ln39, i32 1, i32 2" [real_matmul.cpp:39]   --->   Operation 68 'partselect' 'tmp_4' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (3.52ns)   --->   "%add_ln39_1 = add i64 %zext_ln39, i64 %MatA_DRAM_read" [real_matmul.cpp:39]   --->   Operation 69 'add' 'add_ln39_1' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln39_4 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln39_1, i32 4, i32 63" [real_matmul.cpp:39]   --->   Operation 70 'partselect' 'trunc_ln39_4' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 71 [8/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 71 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_3 = add i10 %mul_ln39, i10 %j_mid2_cast" [real_matmul.cpp:39]   --->   Operation 72 'add' 'add_ln39_3' <Predicate = (!icmp_ln35)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i60 %trunc_ln39_4" [real_matmul.cpp:39]   --->   Operation 73 'sext' 'sext_ln39' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i128 %mem, i64 %sext_ln39" [real_matmul.cpp:39]   --->   Operation 74 'getelementptr' 'mem_addr' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_5 : Operation 75 [7/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1" [real_matmul.cpp:39]   --->   Operation 75 'readreq' 'mem_load_req' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 76 [7/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 76 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [6/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1" [real_matmul.cpp:39]   --->   Operation 77 'readreq' 'mem_load_req' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 78 [6/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 78 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [5/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1" [real_matmul.cpp:39]   --->   Operation 79 'readreq' 'mem_load_req' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 80 [5/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 80 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [4/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1" [real_matmul.cpp:39]   --->   Operation 81 'readreq' 'mem_load_req' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 82 [4/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 82 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [3/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1" [real_matmul.cpp:39]   --->   Operation 83 'readreq' 'mem_load_req' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 84 [3/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 84 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [2/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1" [real_matmul.cpp:39]   --->   Operation 85 'readreq' 'mem_load_req' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 86 [2/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 86 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1" [real_matmul.cpp:39]   --->   Operation 87 'readreq' 'mem_load_req' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 88 [1/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 88 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%empty_47 = trunc i5 %empty_46" [real_matmul.cpp:37]   --->   Operation 89 'trunc' 'empty_47' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%and_ln39_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_4, i2 0" [real_matmul.cpp:39]   --->   Operation 90 'bitconcatenate' 'and_ln39_1' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (7.30ns)   --->   "%mem_addr_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %mem_addr" [real_matmul.cpp:39]   --->   Operation 91 'read' 'mem_addr_read' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln39_2 = add i4 %and_ln39_1, i4 %trunc_ln_read" [real_matmul.cpp:39]   --->   Operation 92 'add' 'add_ln39_2' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.95ns)   --->   "%switch_ln39 = switch i5 %empty_47, void %arrayidx4410.case.19, i5 0, void %arrayidx4410.case.0, i5 1, void %arrayidx4410.case.1, i5 2, void %arrayidx4410.case.2, i5 3, void %arrayidx4410.case.3, i5 4, void %arrayidx4410.case.4, i5 5, void %arrayidx4410.case.5, i5 6, void %arrayidx4410.case.6, i5 7, void %arrayidx4410.case.7, i5 8, void %arrayidx4410.case.8, i5 9, void %arrayidx4410.case.9, i5 10, void %arrayidx4410.case.10, i5 11, void %arrayidx4410.case.11, i5 12, void %arrayidx4410.case.12, i5 13, void %arrayidx4410.case.13, i5 14, void %arrayidx4410.case.14, i5 15, void %arrayidx4410.case.15, i5 16, void %arrayidx4410.case.16, i5 17, void %arrayidx4410.case.17, i5 18, void %arrayidx4410.case.18" [real_matmul.cpp:39]   --->   Operation 93 'switch' 'switch_ln39' <Predicate = true> <Delay = 0.95>

State 13 <SV = 12> <Delay = 4.89>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln39_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln39_2, i3 0" [real_matmul.cpp:39]   --->   Operation 94 'bitconcatenate' 'shl_ln39_1' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i7 %shl_ln39_1" [real_matmul.cpp:39]   --->   Operation 95 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (4.89ns)   --->   "%lshr_ln39 = lshr i128 %mem_addr_read, i128 %zext_ln39_1" [real_matmul.cpp:39]   --->   Operation 96 'lshr' 'lshr_ln39' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i128 %lshr_ln39" [real_matmul.cpp:39]   --->   Operation 97 'trunc' 'trunc_ln39_1' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (1.58ns)   --->   "%br_ln39 = br void %for.inc.split._crit_edge" [real_matmul.cpp:39]   --->   Operation 98 'br' 'br_ln39' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 1.58>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 173 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.64>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%shiftreg25_load = load i16 %shiftreg25"   --->   Operation 99 'load' 'shiftreg25_load' <Predicate = (!icmp_ln35 & !icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_A_ROWS_MAT_A_COLS_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15000, i64 15000, i64 15000"   --->   Operation 101 'speclooptripcount' 'empty_45' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.80ns)   --->   "%shiftreg25_mid2 = select i1 %icmp_ln37, i16 0, i16 %shiftreg25_load" [real_matmul.cpp:37]   --->   Operation 102 'select' 'shiftreg25_mid2' <Predicate = (!icmp_ln35)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 103 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%shiftreg25_cast = zext i16 %shiftreg25_mid2" [real_matmul.cpp:37]   --->   Operation 104 'zext' 'shiftreg25_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i10 %add_ln39_3" [real_matmul.cpp:39]   --->   Operation 105 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%MatA_V_addr = getelementptr i16 %MatA_V, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 106 'getelementptr' 'MatA_V_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%MatA_V_1_addr = getelementptr i16 %MatA_V_1, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 107 'getelementptr' 'MatA_V_1_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%MatA_V_2_addr = getelementptr i16 %MatA_V_2, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 108 'getelementptr' 'MatA_V_2_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%MatA_V_3_addr = getelementptr i16 %MatA_V_3, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 109 'getelementptr' 'MatA_V_3_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%MatA_V_4_addr = getelementptr i16 %MatA_V_4, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 110 'getelementptr' 'MatA_V_4_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%MatA_V_5_addr = getelementptr i16 %MatA_V_5, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 111 'getelementptr' 'MatA_V_5_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%MatA_V_6_addr = getelementptr i16 %MatA_V_6, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 112 'getelementptr' 'MatA_V_6_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%MatA_V_7_addr = getelementptr i16 %MatA_V_7, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 113 'getelementptr' 'MatA_V_7_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%MatA_V_8_addr = getelementptr i16 %MatA_V_8, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 114 'getelementptr' 'MatA_V_8_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%MatA_V_9_addr = getelementptr i16 %MatA_V_9, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 115 'getelementptr' 'MatA_V_9_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%MatA_V_10_addr = getelementptr i16 %MatA_V_10, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 116 'getelementptr' 'MatA_V_10_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%MatA_V_11_addr = getelementptr i16 %MatA_V_11, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 117 'getelementptr' 'MatA_V_11_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%MatA_V_12_addr = getelementptr i16 %MatA_V_12, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 118 'getelementptr' 'MatA_V_12_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%MatA_V_13_addr = getelementptr i16 %MatA_V_13, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 119 'getelementptr' 'MatA_V_13_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%MatA_V_14_addr = getelementptr i16 %MatA_V_14, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 120 'getelementptr' 'MatA_V_14_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%MatA_V_15_addr = getelementptr i16 %MatA_V_15, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 121 'getelementptr' 'MatA_V_15_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%MatA_V_16_addr = getelementptr i16 %MatA_V_16, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 122 'getelementptr' 'MatA_V_16_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%MatA_V_17_addr = getelementptr i16 %MatA_V_17, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 123 'getelementptr' 'MatA_V_17_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%MatA_V_18_addr = getelementptr i16 %MatA_V_18, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 124 'getelementptr' 'MatA_V_18_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%MatA_V_19_addr = getelementptr i16 %MatA_V_19, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 125 'getelementptr' 'MatA_V_19_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [real_matmul.cpp:37]   --->   Operation 126 'specloopname' 'specloopname_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (1.58ns)   --->   "%br_ln39 = br i1 %trunc_ln39, void, void %for.inc.split._crit_edge" [real_matmul.cpp:39]   --->   Operation 127 'br' 'br_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.58>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%empty = phi i32 %trunc_ln39_1, void, i32 %shiftreg25_cast, void %for.inc45" [real_matmul.cpp:39]   --->   Operation 128 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln39_2 = trunc i32 %empty" [real_matmul.cpp:39]   --->   Operation 129 'trunc' 'trunc_ln39_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln39_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %empty, i32 16, i32 31" [real_matmul.cpp:39]   --->   Operation 130 'partselect' 'trunc_ln39_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_18_addr" [real_matmul.cpp:39]   --->   Operation 131 'store' 'store_ln39' <Predicate = (empty_47 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 132 'br' 'br_ln39' <Predicate = (empty_47 == 18)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_17_addr" [real_matmul.cpp:39]   --->   Operation 133 'store' 'store_ln39' <Predicate = (empty_47 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 134 'br' 'br_ln39' <Predicate = (empty_47 == 17)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_16_addr" [real_matmul.cpp:39]   --->   Operation 135 'store' 'store_ln39' <Predicate = (empty_47 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 136 'br' 'br_ln39' <Predicate = (empty_47 == 16)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_15_addr" [real_matmul.cpp:39]   --->   Operation 137 'store' 'store_ln39' <Predicate = (empty_47 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 138 'br' 'br_ln39' <Predicate = (empty_47 == 15)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_14_addr" [real_matmul.cpp:39]   --->   Operation 139 'store' 'store_ln39' <Predicate = (empty_47 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 140 'br' 'br_ln39' <Predicate = (empty_47 == 14)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_13_addr" [real_matmul.cpp:39]   --->   Operation 141 'store' 'store_ln39' <Predicate = (empty_47 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 142 'br' 'br_ln39' <Predicate = (empty_47 == 13)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_12_addr" [real_matmul.cpp:39]   --->   Operation 143 'store' 'store_ln39' <Predicate = (empty_47 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 144 'br' 'br_ln39' <Predicate = (empty_47 == 12)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_11_addr" [real_matmul.cpp:39]   --->   Operation 145 'store' 'store_ln39' <Predicate = (empty_47 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 146 'br' 'br_ln39' <Predicate = (empty_47 == 11)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_10_addr" [real_matmul.cpp:39]   --->   Operation 147 'store' 'store_ln39' <Predicate = (empty_47 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 148 'br' 'br_ln39' <Predicate = (empty_47 == 10)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_9_addr" [real_matmul.cpp:39]   --->   Operation 149 'store' 'store_ln39' <Predicate = (empty_47 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 150 'br' 'br_ln39' <Predicate = (empty_47 == 9)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_8_addr" [real_matmul.cpp:39]   --->   Operation 151 'store' 'store_ln39' <Predicate = (empty_47 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 152 'br' 'br_ln39' <Predicate = (empty_47 == 8)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_7_addr" [real_matmul.cpp:39]   --->   Operation 153 'store' 'store_ln39' <Predicate = (empty_47 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 154 'br' 'br_ln39' <Predicate = (empty_47 == 7)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_6_addr" [real_matmul.cpp:39]   --->   Operation 155 'store' 'store_ln39' <Predicate = (empty_47 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 156 'br' 'br_ln39' <Predicate = (empty_47 == 6)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_5_addr" [real_matmul.cpp:39]   --->   Operation 157 'store' 'store_ln39' <Predicate = (empty_47 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 158 'br' 'br_ln39' <Predicate = (empty_47 == 5)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_4_addr" [real_matmul.cpp:39]   --->   Operation 159 'store' 'store_ln39' <Predicate = (empty_47 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 160 'br' 'br_ln39' <Predicate = (empty_47 == 4)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_3_addr" [real_matmul.cpp:39]   --->   Operation 161 'store' 'store_ln39' <Predicate = (empty_47 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 162 'br' 'br_ln39' <Predicate = (empty_47 == 3)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_2_addr" [real_matmul.cpp:39]   --->   Operation 163 'store' 'store_ln39' <Predicate = (empty_47 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 164 'br' 'br_ln39' <Predicate = (empty_47 == 2)> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_1_addr" [real_matmul.cpp:39]   --->   Operation 165 'store' 'store_ln39' <Predicate = (empty_47 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 166 'br' 'br_ln39' <Predicate = (empty_47 == 1)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_addr" [real_matmul.cpp:39]   --->   Operation 167 'store' 'store_ln39' <Predicate = (empty_47 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 168 'br' 'br_ln39' <Predicate = (empty_47 == 0)> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_19_addr" [real_matmul.cpp:39]   --->   Operation 169 'store' 'store_ln39' <Predicate = (empty_47 == 31) | (empty_47 == 30) | (empty_47 == 29) | (empty_47 == 28) | (empty_47 == 27) | (empty_47 == 26) | (empty_47 == 25) | (empty_47 == 24) | (empty_47 == 23) | (empty_47 == 22) | (empty_47 == 21) | (empty_47 == 20) | (empty_47 == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 170 'br' 'br_ln39' <Predicate = (empty_47 == 31) | (empty_47 == 30) | (empty_47 == 29) | (empty_47 == 28) | (empty_47 == 27) | (empty_47 == 26) | (empty_47 == 25) | (empty_47 == 24) | (empty_47 == 23) | (empty_47 == 22) | (empty_47 == 21) | (empty_47 == 20) | (empty_47 == 19)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (1.58ns)   --->   "%store_ln37 = store i16 %trunc_ln39_6, i16 %shiftreg25" [real_matmul.cpp:37]   --->   Operation 171 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc" [real_matmul.cpp:37]   --->   Operation 172 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ MatA_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatA_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg25          (alloca           ) [ 011111111111111]
j                   (alloca           ) [ 010000000000000]
i                   (alloca           ) [ 010000000000000]
indvar_flatten      (alloca           ) [ 010000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000]
trunc_ln_read       (read             ) [ 011111111111100]
MatA_DRAM_read      (read             ) [ 011110000000000]
store_ln0           (store            ) [ 000000000000000]
store_ln0           (store            ) [ 000000000000000]
store_ln0           (store            ) [ 000000000000000]
store_ln0           (store            ) [ 000000000000000]
br_ln0              (br               ) [ 000000000000000]
indvar_flatten_load (load             ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000000]
icmp_ln35           (icmp             ) [ 011111111111111]
add_ln35_1          (add              ) [ 000000000000000]
br_ln35             (br               ) [ 000000000000000]
j_load              (load             ) [ 000000000000000]
i_load              (load             ) [ 000000000000000]
add_ln35            (add              ) [ 000000000000000]
icmp_ln37           (icmp             ) [ 011111111111111]
j_mid2              (select           ) [ 011110000000000]
i_cast_mid2_v       (select           ) [ 011111111111100]
i_cast_mid2         (zext             ) [ 011100000000000]
add_ln37            (add              ) [ 000000000000000]
store_ln37          (store            ) [ 000000000000000]
store_ln37          (store            ) [ 000000000000000]
store_ln37          (store            ) [ 000000000000000]
i_cast_mid2_v_cast  (zext             ) [ 000000000000000]
mul                 (mul              ) [ 000000000000000]
tmp                 (partselect       ) [ 000000000000000]
zext_ln39_2         (zext             ) [ 010110000000000]
j_cast              (zext             ) [ 010010000000000]
mul_ln37            (mul              ) [ 010010000000000]
j_mid2_cast         (zext             ) [ 010001000000000]
mul_ln39            (mul              ) [ 010001000000000]
add_ln39            (add              ) [ 000000000000000]
trunc_ln39          (trunc            ) [ 010011111111111]
tmp_3               (partselect       ) [ 000000000000000]
and_ln              (bitconcatenate   ) [ 000000000000000]
zext_ln39           (zext             ) [ 000000000000000]
tmp_4               (partselect       ) [ 010001111111100]
add_ln39_1          (add              ) [ 000000000000000]
trunc_ln39_4        (partselect       ) [ 010001000000000]
add_ln39_3          (add              ) [ 010000111111111]
sext_ln39           (sext             ) [ 000000000000000]
mem_addr            (getelementptr    ) [ 010000111111100]
mem_load_req        (readreq          ) [ 000000000000000]
empty_46            (urem             ) [ 000000000000000]
empty_47            (trunc            ) [ 010000000000011]
and_ln39_1          (bitconcatenate   ) [ 000000000000000]
mem_addr_read       (read             ) [ 010000000000010]
add_ln39_2          (add              ) [ 010000000000010]
switch_ln39         (switch           ) [ 000000000000000]
shl_ln39_1          (bitconcatenate   ) [ 000000000000000]
zext_ln39_1         (zext             ) [ 000000000000000]
lshr_ln39           (lshr             ) [ 000000000000000]
trunc_ln39_1        (trunc            ) [ 010000000000011]
br_ln39             (br               ) [ 010000000000011]
shiftreg25_load     (load             ) [ 000000000000000]
specloopname_ln0    (specloopname     ) [ 000000000000000]
empty_45            (speclooptripcount) [ 000000000000000]
shiftreg25_mid2     (select           ) [ 000000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000000]
shiftreg25_cast     (zext             ) [ 000000000000000]
zext_ln39_3         (zext             ) [ 000000000000000]
MatA_V_addr         (getelementptr    ) [ 000000000000000]
MatA_V_1_addr       (getelementptr    ) [ 000000000000000]
MatA_V_2_addr       (getelementptr    ) [ 000000000000000]
MatA_V_3_addr       (getelementptr    ) [ 000000000000000]
MatA_V_4_addr       (getelementptr    ) [ 000000000000000]
MatA_V_5_addr       (getelementptr    ) [ 000000000000000]
MatA_V_6_addr       (getelementptr    ) [ 000000000000000]
MatA_V_7_addr       (getelementptr    ) [ 000000000000000]
MatA_V_8_addr       (getelementptr    ) [ 000000000000000]
MatA_V_9_addr       (getelementptr    ) [ 000000000000000]
MatA_V_10_addr      (getelementptr    ) [ 000000000000000]
MatA_V_11_addr      (getelementptr    ) [ 000000000000000]
MatA_V_12_addr      (getelementptr    ) [ 000000000000000]
MatA_V_13_addr      (getelementptr    ) [ 000000000000000]
MatA_V_14_addr      (getelementptr    ) [ 000000000000000]
MatA_V_15_addr      (getelementptr    ) [ 000000000000000]
MatA_V_16_addr      (getelementptr    ) [ 000000000000000]
MatA_V_17_addr      (getelementptr    ) [ 000000000000000]
MatA_V_18_addr      (getelementptr    ) [ 000000000000000]
MatA_V_19_addr      (getelementptr    ) [ 000000000000000]
specloopname_ln37   (specloopname     ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
empty               (phi              ) [ 010000000000001]
trunc_ln39_2        (trunc            ) [ 000000000000000]
trunc_ln39_6        (partselect       ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln37          (store            ) [ 000000000000000]
br_ln37             (br               ) [ 000000000000000]
ret_ln0             (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="MatA_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MatA_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MatA_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="MatA_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="MatA_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="MatA_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="MatA_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="MatA_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="MatA_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="MatA_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="MatA_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="MatA_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="MatA_V_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="MatA_V_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="MatA_V_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="MatA_V_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="MatA_V_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="MatA_V_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="MatA_V_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="MatA_V_19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_V_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="MatA_DRAM">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_DRAM"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="trunc_ln">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i128P1A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i128P1A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAT_A_ROWS_MAT_A_COLS_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="shiftreg25_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg25/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="j_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="indvar_flatten_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="MatA_DRAM_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatA_DRAM_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_readreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="128" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_req/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="mem_addr_read_read_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="128" slack="0"/>
<pin id="225" dir="0" index="1" bw="128" slack="7"/>
<pin id="226" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_read/12 "/>
</bind>
</comp>

<comp id="228" class="1004" name="MatA_V_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_addr/14 "/>
</bind>
</comp>

<comp id="235" class="1004" name="MatA_V_1_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="10" slack="0"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_1_addr/14 "/>
</bind>
</comp>

<comp id="242" class="1004" name="MatA_V_2_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="10" slack="0"/>
<pin id="246" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_2_addr/14 "/>
</bind>
</comp>

<comp id="249" class="1004" name="MatA_V_3_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="10" slack="0"/>
<pin id="253" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_3_addr/14 "/>
</bind>
</comp>

<comp id="256" class="1004" name="MatA_V_4_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="10" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_4_addr/14 "/>
</bind>
</comp>

<comp id="263" class="1004" name="MatA_V_5_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="10" slack="0"/>
<pin id="267" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_5_addr/14 "/>
</bind>
</comp>

<comp id="270" class="1004" name="MatA_V_6_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="10" slack="0"/>
<pin id="274" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_6_addr/14 "/>
</bind>
</comp>

<comp id="277" class="1004" name="MatA_V_7_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="10" slack="0"/>
<pin id="281" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_7_addr/14 "/>
</bind>
</comp>

<comp id="284" class="1004" name="MatA_V_8_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="10" slack="0"/>
<pin id="288" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_8_addr/14 "/>
</bind>
</comp>

<comp id="291" class="1004" name="MatA_V_9_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="10" slack="0"/>
<pin id="295" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_9_addr/14 "/>
</bind>
</comp>

<comp id="298" class="1004" name="MatA_V_10_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="10" slack="0"/>
<pin id="302" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_10_addr/14 "/>
</bind>
</comp>

<comp id="305" class="1004" name="MatA_V_11_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="10" slack="0"/>
<pin id="309" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_11_addr/14 "/>
</bind>
</comp>

<comp id="312" class="1004" name="MatA_V_12_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="10" slack="0"/>
<pin id="316" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_12_addr/14 "/>
</bind>
</comp>

<comp id="319" class="1004" name="MatA_V_13_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="10" slack="0"/>
<pin id="323" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_13_addr/14 "/>
</bind>
</comp>

<comp id="326" class="1004" name="MatA_V_14_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="10" slack="0"/>
<pin id="330" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_14_addr/14 "/>
</bind>
</comp>

<comp id="333" class="1004" name="MatA_V_15_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="10" slack="0"/>
<pin id="337" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_15_addr/14 "/>
</bind>
</comp>

<comp id="340" class="1004" name="MatA_V_16_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="10" slack="0"/>
<pin id="344" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_16_addr/14 "/>
</bind>
</comp>

<comp id="347" class="1004" name="MatA_V_17_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="10" slack="0"/>
<pin id="351" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_17_addr/14 "/>
</bind>
</comp>

<comp id="354" class="1004" name="MatA_V_18_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="10" slack="0"/>
<pin id="358" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_18_addr/14 "/>
</bind>
</comp>

<comp id="361" class="1004" name="MatA_V_19_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="10" slack="0"/>
<pin id="365" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_V_19_addr/14 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln39_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln39_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="0"/>
<pin id="377" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln39_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln39_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln39_access_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln39_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln39_access_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln39_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln39_access_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="0"/>
<pin id="419" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln39_access_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="0"/>
<pin id="424" dir="0" index="1" bw="16" slack="0"/>
<pin id="425" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln39_access_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="0"/>
<pin id="430" dir="0" index="1" bw="16" slack="0"/>
<pin id="431" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln39_access_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="0" index="1" bw="16" slack="0"/>
<pin id="437" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln39_access_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="0"/>
<pin id="443" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln39_access_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln39_access_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln39_access_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln39_access_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="0"/>
<pin id="466" dir="0" index="1" bw="16" slack="0"/>
<pin id="467" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln39_access_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln39_access_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="0"/>
<pin id="479" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln39_access_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="0" index="1" bw="16" slack="0"/>
<pin id="485" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/14 "/>
</bind>
</comp>

<comp id="488" class="1005" name="empty_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="490" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="empty_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="16" slack="0"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/14 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln0_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="14" slack="0"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln0_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="7" slack="0"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="store_ln0_store_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln0_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="0"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="indvar_flatten_load_load_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="14" slack="0"/>
<pin id="519" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln35_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="14" slack="0"/>
<pin id="522" dir="0" index="1" bw="12" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln35_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="14" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="j_load_load_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="i_load_load_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="7" slack="0"/>
<pin id="537" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln35_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln37_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="j_mid2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="8" slack="0"/>
<pin id="554" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="i_cast_mid2_v_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="7" slack="0"/>
<pin id="561" dir="0" index="2" bw="7" slack="0"/>
<pin id="562" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_cast_mid2_v/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="i_cast_mid2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="0"/>
<pin id="568" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_mid2/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln37_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln37_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="14" slack="0"/>
<pin id="578" dir="0" index="1" bw="14" slack="0"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln37_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="0" index="1" bw="7" slack="0"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="store_ln37_store_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="grp_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="1"/>
<pin id="593" dir="0" index="1" bw="6" slack="0"/>
<pin id="594" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_46/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="i_cast_mid2_v_cast_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="1"/>
<pin id="598" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_mid2_v_cast/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="mul_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="0"/>
<pin id="601" dir="0" index="1" bw="9" slack="0"/>
<pin id="602" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="3" slack="0"/>
<pin id="607" dir="0" index="1" bw="15" slack="0"/>
<pin id="608" dir="0" index="2" bw="5" slack="0"/>
<pin id="609" dir="0" index="3" bw="5" slack="0"/>
<pin id="610" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln39_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="0"/>
<pin id="617" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="j_cast_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="2"/>
<pin id="621" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="j_mid2_cast_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="3"/>
<pin id="624" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_mid2_cast/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="trunc_ln39_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="14" slack="0"/>
<pin id="627" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_3_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="13" slack="0"/>
<pin id="630" dir="0" index="1" bw="14" slack="0"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="0" index="3" bw="5" slack="0"/>
<pin id="633" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="and_ln_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="15" slack="0"/>
<pin id="639" dir="0" index="1" bw="13" slack="0"/>
<pin id="640" dir="0" index="2" bw="1" slack="0"/>
<pin id="641" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln39_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="15" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_4_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="2" slack="0"/>
<pin id="651" dir="0" index="1" bw="14" slack="0"/>
<pin id="652" dir="0" index="2" bw="1" slack="0"/>
<pin id="653" dir="0" index="3" bw="3" slack="0"/>
<pin id="654" dir="1" index="4" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln39_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="15" slack="0"/>
<pin id="660" dir="0" index="1" bw="64" slack="3"/>
<pin id="661" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="trunc_ln39_4_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="60" slack="0"/>
<pin id="665" dir="0" index="1" bw="64" slack="0"/>
<pin id="666" dir="0" index="2" bw="4" slack="0"/>
<pin id="667" dir="0" index="3" bw="7" slack="0"/>
<pin id="668" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln39_4/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sext_ln39_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="60" slack="1"/>
<pin id="675" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="mem_addr_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="128" slack="0"/>
<pin id="678" dir="0" index="1" bw="60" slack="0"/>
<pin id="679" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="empty_47_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="5" slack="0"/>
<pin id="685" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_47/12 "/>
</bind>
</comp>

<comp id="687" class="1004" name="and_ln39_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="0"/>
<pin id="689" dir="0" index="1" bw="2" slack="8"/>
<pin id="690" dir="0" index="2" bw="1" slack="0"/>
<pin id="691" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln39_1/12 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln39_2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="4" slack="0"/>
<pin id="696" dir="0" index="1" bw="4" slack="11"/>
<pin id="697" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_2/12 "/>
</bind>
</comp>

<comp id="699" class="1004" name="shl_ln39_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="7" slack="0"/>
<pin id="701" dir="0" index="1" bw="4" slack="1"/>
<pin id="702" dir="0" index="2" bw="1" slack="0"/>
<pin id="703" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_1/13 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln39_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="0"/>
<pin id="708" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/13 "/>
</bind>
</comp>

<comp id="710" class="1004" name="lshr_ln39_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="128" slack="1"/>
<pin id="712" dir="0" index="1" bw="7" slack="0"/>
<pin id="713" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln39/13 "/>
</bind>
</comp>

<comp id="715" class="1004" name="trunc_ln39_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="128" slack="0"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_1/13 "/>
</bind>
</comp>

<comp id="719" class="1004" name="shiftreg25_load_load_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="13"/>
<pin id="721" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg25_load/14 "/>
</bind>
</comp>

<comp id="722" class="1004" name="shiftreg25_mid2_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="13"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="0" index="2" bw="16" slack="0"/>
<pin id="726" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shiftreg25_mid2/14 "/>
</bind>
</comp>

<comp id="729" class="1004" name="shiftreg25_cast_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="0"/>
<pin id="731" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg25_cast/14 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln39_3_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="9"/>
<pin id="736" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_3/14 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln39_2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_2/14 "/>
</bind>
</comp>

<comp id="781" class="1004" name="trunc_ln39_6_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="0"/>
<pin id="784" dir="0" index="2" bw="6" slack="0"/>
<pin id="785" dir="0" index="3" bw="6" slack="0"/>
<pin id="786" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln39_6/14 "/>
</bind>
</comp>

<comp id="791" class="1004" name="store_ln37_store_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="0"/>
<pin id="793" dir="0" index="1" bw="16" slack="13"/>
<pin id="794" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/14 "/>
</bind>
</comp>

<comp id="796" class="1007" name="grp_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="7" slack="0"/>
<pin id="798" dir="0" index="1" bw="8" slack="0"/>
<pin id="799" dir="0" index="2" bw="8" slack="0"/>
<pin id="800" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln37/1 add_ln39/3 "/>
</bind>
</comp>

<comp id="807" class="1007" name="grp_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="3" slack="0"/>
<pin id="809" dir="0" index="1" bw="8" slack="0"/>
<pin id="810" dir="0" index="2" bw="8" slack="0"/>
<pin id="811" dir="1" index="3" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39/2 add_ln39_3/4 "/>
</bind>
</comp>

<comp id="815" class="1005" name="shiftreg25_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="0"/>
<pin id="817" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg25 "/>
</bind>
</comp>

<comp id="822" class="1005" name="j_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="829" class="1005" name="i_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="7" slack="0"/>
<pin id="831" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="836" class="1005" name="indvar_flatten_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="14" slack="0"/>
<pin id="838" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="843" class="1005" name="trunc_ln_read_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="11"/>
<pin id="845" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="848" class="1005" name="MatA_DRAM_read_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="3"/>
<pin id="850" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="MatA_DRAM_read "/>
</bind>
</comp>

<comp id="853" class="1005" name="icmp_ln35_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="857" class="1005" name="icmp_ln37_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="13"/>
<pin id="859" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="862" class="1005" name="j_mid2_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="2"/>
<pin id="864" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="868" class="1005" name="i_cast_mid2_v_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="7" slack="1"/>
<pin id="870" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_cast_mid2_v "/>
</bind>
</comp>

<comp id="874" class="1005" name="i_cast_mid2_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="14" slack="1"/>
<pin id="876" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_cast_mid2 "/>
</bind>
</comp>

<comp id="879" class="1005" name="zext_ln39_2_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="10" slack="1"/>
<pin id="881" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln39_2 "/>
</bind>
</comp>

<comp id="884" class="1005" name="j_cast_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="14" slack="1"/>
<pin id="886" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="889" class="1005" name="j_mid2_cast_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="10" slack="1"/>
<pin id="891" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2_cast "/>
</bind>
</comp>

<comp id="894" class="1005" name="trunc_ln39_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_4_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="2" slack="8"/>
<pin id="900" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="903" class="1005" name="trunc_ln39_4_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="60" slack="1"/>
<pin id="905" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39_4 "/>
</bind>
</comp>

<comp id="908" class="1005" name="add_ln39_3_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="10" slack="9"/>
<pin id="910" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="add_ln39_3 "/>
</bind>
</comp>

<comp id="913" class="1005" name="mem_addr_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="128" slack="1"/>
<pin id="915" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="919" class="1005" name="empty_47_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="5" slack="2"/>
<pin id="921" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_47 "/>
</bind>
</comp>

<comp id="923" class="1005" name="mem_addr_read_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="128" slack="1"/>
<pin id="925" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_read "/>
</bind>
</comp>

<comp id="928" class="1005" name="add_ln39_2_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="4" slack="1"/>
<pin id="930" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_2 "/>
</bind>
</comp>

<comp id="933" class="1005" name="trunc_ln39_1_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="191"><net_src comp="46" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="66" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="124" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="128" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="180" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="4" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="180" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="6" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="180" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="180" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="180" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="12" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="180" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="180" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="16" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="180" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="180" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="180" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="22" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="180" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="180" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="180" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="180" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="30" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="180" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="32" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="180" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="34" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="180" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="36" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="180" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="38" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="180" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="40" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="180" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="354" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="379"><net_src comp="347" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="340" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="391"><net_src comp="333" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="397"><net_src comp="326" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="403"><net_src comp="319" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="409"><net_src comp="312" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="415"><net_src comp="305" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="298" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="427"><net_src comp="291" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="433"><net_src comp="284" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="277" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="445"><net_src comp="270" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="451"><net_src comp="263" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="457"><net_src comp="256" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="463"><net_src comp="249" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="469"><net_src comp="242" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="235" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="481"><net_src comp="228" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="487"><net_src comp="361" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="501"><net_src comp="68" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="70" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="72" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="74" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="524"><net_src comp="517" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="82" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="517" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="84" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="542"><net_src comp="535" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="86" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="532" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="88" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="72" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="532" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="544" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="538" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="535" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="558" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="550" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="92" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="526" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="558" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="570" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="94" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="603"><net_src comp="596" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="96" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="611"><net_src comp="98" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="100" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="102" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="618"><net_src comp="605" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="634"><net_src comp="106" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="46" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="636"><net_src comp="108" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="642"><net_src comp="110" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="628" pin="4"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="112" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="648"><net_src comp="637" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="655"><net_src comp="114" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="46" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="657"><net_src comp="116" pin="0"/><net_sink comp="649" pin=3"/></net>

<net id="662"><net_src comp="645" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="669"><net_src comp="118" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="658" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="671"><net_src comp="120" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="672"><net_src comp="122" pin="0"/><net_sink comp="663" pin=3"/></net>

<net id="680"><net_src comp="0" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="682"><net_src comp="676" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="686"><net_src comp="591" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="126" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="112" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="698"><net_src comp="687" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="704"><net_src comp="168" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="170" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="709"><net_src comp="699" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="727"><net_src comp="74" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="728"><net_src comp="719" pin="1"/><net_sink comp="722" pin=2"/></net>

<net id="732"><net_src comp="722" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="737"><net_src comp="734" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="740"><net_src comp="734" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="741"><net_src comp="734" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="742"><net_src comp="734" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="743"><net_src comp="734" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="744"><net_src comp="734" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="745"><net_src comp="734" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="746"><net_src comp="734" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="747"><net_src comp="734" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="748"><net_src comp="734" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="749"><net_src comp="734" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="750"><net_src comp="734" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="751"><net_src comp="734" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="752"><net_src comp="734" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="753"><net_src comp="734" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="754"><net_src comp="734" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="755"><net_src comp="734" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="756"><net_src comp="734" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="760"><net_src comp="491" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="763"><net_src comp="757" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="764"><net_src comp="757" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="765"><net_src comp="757" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="766"><net_src comp="757" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="767"><net_src comp="757" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="768"><net_src comp="757" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="769"><net_src comp="757" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="770"><net_src comp="757" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="771"><net_src comp="757" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="772"><net_src comp="757" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="773"><net_src comp="757" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="774"><net_src comp="757" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="775"><net_src comp="757" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="776"><net_src comp="757" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="777"><net_src comp="757" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="778"><net_src comp="757" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="779"><net_src comp="757" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="780"><net_src comp="757" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="787"><net_src comp="184" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="491" pin="4"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="60" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="186" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="795"><net_src comp="781" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="801"><net_src comp="566" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="90" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="619" pin="1"/><net_sink comp="796" pin=2"/></net>

<net id="804"><net_src comp="796" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="805"><net_src comp="796" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="806"><net_src comp="796" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="812"><net_src comp="615" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="104" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="622" pin="1"/><net_sink comp="807" pin=2"/></net>

<net id="818"><net_src comp="188" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="821"><net_src comp="815" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="825"><net_src comp="192" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="828"><net_src comp="822" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="832"><net_src comp="196" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="835"><net_src comp="829" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="839"><net_src comp="200" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="846"><net_src comp="204" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="851"><net_src comp="210" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="856"><net_src comp="520" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="544" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="865"><net_src comp="550" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="871"><net_src comp="558" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="877"><net_src comp="566" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="882"><net_src comp="615" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="887"><net_src comp="619" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="892"><net_src comp="622" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="897"><net_src comp="625" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="649" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="906"><net_src comp="663" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="911"><net_src comp="807" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="916"><net_src comp="676" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="922"><net_src comp="683" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="223" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="931"><net_src comp="694" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="936"><net_src comp="715" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="491" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: MatA_V | {14 }
	Port: MatA_V_1 | {14 }
	Port: MatA_V_2 | {14 }
	Port: MatA_V_3 | {14 }
	Port: MatA_V_4 | {14 }
	Port: MatA_V_5 | {14 }
	Port: MatA_V_6 | {14 }
	Port: MatA_V_7 | {14 }
	Port: MatA_V_8 | {14 }
	Port: MatA_V_9 | {14 }
	Port: MatA_V_10 | {14 }
	Port: MatA_V_11 | {14 }
	Port: MatA_V_12 | {14 }
	Port: MatA_V_13 | {14 }
	Port: MatA_V_14 | {14 }
	Port: MatA_V_15 | {14 }
	Port: MatA_V_16 | {14 }
	Port: MatA_V_17 | {14 }
	Port: MatA_V_18 | {14 }
	Port: MatA_V_19 | {14 }
 - Input state : 
	Port: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS : mem | {5 6 7 8 9 10 11 12 }
	Port: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS : MatA_DRAM | {1 }
	Port: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS : trunc_ln | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln35 : 2
		add_ln35_1 : 2
		br_ln35 : 3
		j_load : 1
		i_load : 1
		add_ln35 : 2
		icmp_ln37 : 2
		j_mid2 : 3
		i_cast_mid2_v : 3
		i_cast_mid2 : 4
		mul_ln37 : 5
		add_ln37 : 4
		store_ln37 : 3
		store_ln37 : 4
		store_ln37 : 5
	State 2
		mul : 1
		tmp : 2
		zext_ln39_2 : 3
		mul_ln39 : 4
	State 3
		add_ln39 : 1
	State 4
		add_ln39_3 : 1
		trunc_ln39 : 1
		tmp_3 : 1
		and_ln : 2
		zext_ln39 : 3
		tmp_4 : 1
		add_ln39_1 : 4
		trunc_ln39_4 : 5
	State 5
		mem_addr : 1
		mem_load_req : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		empty_47 : 1
		add_ln39_2 : 1
		switch_ln39 : 2
	State 13
		zext_ln39_1 : 1
		lshr_ln39 : 2
		trunc_ln39_1 : 3
	State 14
		shiftreg25_mid2 : 1
		shiftreg25_cast : 2
		MatA_V_addr : 1
		MatA_V_1_addr : 1
		MatA_V_2_addr : 1
		MatA_V_3_addr : 1
		MatA_V_4_addr : 1
		MatA_V_5_addr : 1
		MatA_V_6_addr : 1
		MatA_V_7_addr : 1
		MatA_V_8_addr : 1
		MatA_V_9_addr : 1
		MatA_V_10_addr : 1
		MatA_V_11_addr : 1
		MatA_V_12_addr : 1
		MatA_V_13_addr : 1
		MatA_V_14_addr : 1
		MatA_V_15_addr : 1
		MatA_V_16_addr : 1
		MatA_V_17_addr : 1
		MatA_V_18_addr : 1
		MatA_V_19_addr : 1
		empty : 3
		trunc_ln39_2 : 4
		trunc_ln39_6 : 4
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln39 : 5
		store_ln37 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   lshr   |      lshr_ln39_fu_710      |    0    |    0    |   423   |
|----------|----------------------------|---------|---------|---------|
|   urem   |         grp_fu_591         |    0    |   162   |   102   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln35_1_fu_526     |    0    |    0    |    17   |
|          |       add_ln35_fu_538      |    0    |    0    |    14   |
|    add   |       add_ln37_fu_570      |    0    |    0    |    15   |
|          |      add_ln39_1_fu_658     |    0    |    0    |    71   |
|          |      add_ln39_2_fu_694     |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         mul_fu_599         |    0    |    0    |    51   |
|----------|----------------------------|---------|---------|---------|
|          |        j_mid2_fu_550       |    0    |    0    |    8    |
|  select  |    i_cast_mid2_v_fu_558    |    0    |    0    |    7    |
|          |   shiftreg25_mid2_fu_722   |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln35_fu_520      |    0    |    0    |    12   |
|          |      icmp_ln37_fu_544      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_796         |    1    |    0    |    0    |
|          |         grp_fu_807         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  trunc_ln_read_read_fu_204 |    0    |    0    |    0    |
|   read   | MatA_DRAM_read_read_fu_210 |    0    |    0    |    0    |
|          |  mem_addr_read_read_fu_223 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  readreq |     grp_readreq_fu_216     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     i_cast_mid2_fu_566     |    0    |    0    |    0    |
|          |  i_cast_mid2_v_cast_fu_596 |    0    |    0    |    0    |
|          |     zext_ln39_2_fu_615     |    0    |    0    |    0    |
|          |        j_cast_fu_619       |    0    |    0    |    0    |
|   zext   |     j_mid2_cast_fu_622     |    0    |    0    |    0    |
|          |      zext_ln39_fu_645      |    0    |    0    |    0    |
|          |     zext_ln39_1_fu_706     |    0    |    0    |    0    |
|          |   shiftreg25_cast_fu_729   |    0    |    0    |    0    |
|          |     zext_ln39_3_fu_734     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_605         |    0    |    0    |    0    |
|          |        tmp_3_fu_628        |    0    |    0    |    0    |
|partselect|        tmp_4_fu_649        |    0    |    0    |    0    |
|          |     trunc_ln39_4_fu_663    |    0    |    0    |    0    |
|          |     trunc_ln39_6_fu_781    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln39_fu_625     |    0    |    0    |    0    |
|   trunc  |       empty_47_fu_683      |    0    |    0    |    0    |
|          |     trunc_ln39_1_fu_715    |    0    |    0    |    0    |
|          |     trunc_ln39_2_fu_757    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        and_ln_fu_637       |    0    |    0    |    0    |
|bitconcatenate|      and_ln39_1_fu_687     |    0    |    0    |    0    |
|          |      shl_ln39_1_fu_699     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln39_fu_673      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    2    |   162   |   760   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|MatA_DRAM_read_reg_848|   64   |
|  add_ln39_2_reg_928  |    4   |
|  add_ln39_3_reg_908  |   10   |
|   empty_47_reg_919   |    5   |
|     empty_reg_488    |   32   |
|  i_cast_mid2_reg_874 |   14   |
| i_cast_mid2_v_reg_868|    7   |
|       i_reg_829      |    7   |
|   icmp_ln35_reg_853  |    1   |
|   icmp_ln37_reg_857  |    1   |
|indvar_flatten_reg_836|   14   |
|    j_cast_reg_884    |   14   |
|  j_mid2_cast_reg_889 |   10   |
|    j_mid2_reg_862    |    8   |
|       j_reg_822      |    8   |
| mem_addr_read_reg_923|   128  |
|   mem_addr_reg_913   |   128  |
|  shiftreg25_reg_815  |   16   |
|     tmp_4_reg_898    |    2   |
| trunc_ln39_1_reg_933 |   32   |
| trunc_ln39_4_reg_903 |   60   |
|  trunc_ln39_reg_894  |    1   |
| trunc_ln_read_reg_843|    4   |
|  zext_ln39_2_reg_879 |   10   |
+----------------------+--------+
|         Total        |   580  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_216 |  p1  |   2  |  128 |   256  ||    9    |
|     grp_fu_796     |  p0  |   3  |   7  |   21   ||    14   |
|     grp_fu_807     |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_807     |  p1  |   2  |   8  |   16   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   299  ||  6.4713 ||    41   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   162  |   760  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   41   |
|  Register |    -   |    -   |   580  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   742  |   801  |
+-----------+--------+--------+--------+--------+
