# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../Sources" \
"aFIFO_tb_func_impl.v" \
"../../../../../../../Sources/TB/aFIFO_tb.v" \

# Do not sort compile order
nosort
