<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com"
		xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
		xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
	<spirit:vendor>xilinx.com</spirit:vendor>
	<spirit:library>hls</spirit:library>
	<spirit:name>image_filter</spirit:name>
	<spirit:version>1.0</spirit:version>
	<spirit:busInterfaces>
		<spirit:busInterface>
			<spirit:name>s_axi_CONTROL_BUS</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="aximm"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="aximm_rtl"
					spirit:version="1.0"/>
			<spirit:slave>
				<spirit:memoryMapRef spirit:memoryMapRef="s_axi_CONTROL_BUS"/>
			</spirit:slave>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_AWADDR</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_AWVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_AWREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_WDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WSTRB</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_WSTRB</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_WVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_WREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BRESP</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_BRESP</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_BVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_BREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_ARADDR</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_ARVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_ARREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_RDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RRESP</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_RRESP</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_RVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CONTROL_BUS_RREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:endianness>little</spirit:endianness>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>ADDR_WIDTH</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_CONTROL_BUS.ADDR_WIDTH">8</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>DATA_WIDTH</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_CONTROL_BUS.DATA_WIDTH">32</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>PROTOCOL</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_CONTROL_BUS.PROTOCOL">AXI4LITE</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>READ_WRITE_MODE</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_CONTROL_BUS.READ_WRITE_MODE">READ_WRITE</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_CONTROL_BUS.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {AWVALID {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} AWREADY {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WVALID {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WREADY {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} BVALID {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} BREADY {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} BRESP {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} ARVALID {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ARREADY {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RVALID {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RREADY {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RRESP {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} AWADDR {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} WDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} WSTRB {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} ARADDR {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} RDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>ap_clk</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="clock"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="clock_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>CLK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ap_clk</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>ASSOCIATED_BUSIF</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.AP_CLK.ASSOCIATED_BUSIF">s_axi_CONTROL_BUS:video_in:video_out</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>ASSOCIATED_RESET</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.AP_CLK.ASSOCIATED_RESET">ap_rst_n</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.AP_CLK.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>ap_rst_n</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="reset"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="reset_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ap_rst_n</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>POLARITY</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.AP_RST_N.POLARITY">ACTIVE_LOW</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.AP_RST_N.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>interrupt</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="interrupt"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="interrupt_rtl"
					spirit:version="1.0"/>
			<spirit:master/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>INTERRUPT</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>interrupt</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>SENSITIVITY</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.INTERRUPT.SENSITIVITY">LEVEL_HIGH</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.INTERRUPT.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>video_in</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_in_TVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_in_TREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_in_TDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TKEEP</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_in_TKEEP</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TSTRB</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_in_TSTRB</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TUSER</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_in_TUSER</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TLAST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_in_TLAST</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_in_TID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TDEST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_in_TDEST</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:endianness>little</spirit:endianness>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>SIGNAL_SET</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.VIDEO_IN.SIGNAL_SET">11111111</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TDATA_NUM_BYTES</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.VIDEO_IN.TDATA_NUM_BYTES">2</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TDEST_WIDTH</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.VIDEO_IN.TDEST_WIDTH">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TID_WIDTH</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.VIDEO_IN.TID_WIDTH">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TUSER_WIDTH</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.VIDEO_IN.TUSER_WIDTH">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.VIDEO_IN.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>video_out</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis_rtl"
					spirit:version="1.0"/>
			<spirit:master/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_out_TVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_out_TREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_out_TDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TKEEP</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_out_TKEEP</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TSTRB</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_out_TSTRB</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TUSER</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_out_TUSER</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TLAST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_out_TLAST</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_out_TID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TDEST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>video_out_TDEST</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:endianness>little</spirit:endianness>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>SIGNAL_SET</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.VIDEO_OUT.SIGNAL_SET">11111111</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TDATA_NUM_BYTES</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.VIDEO_OUT.TDATA_NUM_BYTES">2</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TDEST_WIDTH</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.VIDEO_OUT.TDEST_WIDTH">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TID_WIDTH</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.VIDEO_OUT.TID_WIDTH">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TUSER_WIDTH</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.VIDEO_OUT.TUSER_WIDTH">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.VIDEO_OUT.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
	</spirit:busInterfaces>
	<spirit:memoryMaps>
		<spirit:memoryMap>
			<spirit:name>s_axi_CONTROL_BUS</spirit:name>
			<spirit:addressBlock>
				<spirit:name>Reg</spirit:name>
				<spirit:baseAddress spirit:format="long"
						spirit:resolve="immediate">0</spirit:baseAddress>
				<spirit:range spirit:format="long"
						spirit:resolve="generated">65536</spirit:range>
				<spirit:width>32</spirit:width>
				<spirit:usage>register</spirit:usage>
				<spirit:access>read-write</spirit:access>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>OFFSET_BASE_PARAM</spirit:name>
						<spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.REG.OFFSET_BASE_PARAM">C_S_AXI_CONTROL_BUS_BASEADDR</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>OFFSET_HIGH_PARAM</spirit:name>
						<spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.REG.OFFSET_HIGH_PARAM">C_S_AXI_CONTROL_BUS_HIGHADDR</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
				<spirit:register>
					<spirit:name>CTRL</spirit:name>
					<spirit:displayName>CTRL</spirit:displayName>
					<spirit:description>Control signals</spirit:description>
					<spirit:addressOffset>0</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>read-write</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>AP_START</spirit:name>
						<spirit:description>Control signal Register for &apos;ap_start&apos;.</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-write</spirit:access>
					</spirit:field>
					<spirit:field>
						<spirit:name>AP_DONE</spirit:name>
						<spirit:description>Control signal Register for &apos;ap_done&apos;.</spirit:description>
						<spirit:bitOffset>1</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
					</spirit:field>
					<spirit:field>
						<spirit:name>AP_IDLE</spirit:name>
						<spirit:description>Control signal Register for &apos;ap_idle&apos;.</spirit:description>
						<spirit:bitOffset>2</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
					</spirit:field>
					<spirit:field>
						<spirit:name>AP_READY</spirit:name>
						<spirit:description>Control signal Register for &apos;ap_ready&apos;.</spirit:description>
						<spirit:bitOffset>3</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
					</spirit:field>
					<spirit:field>
						<spirit:name>RESERVED_1</spirit:name>
						<spirit:description>Reserved.  0s on read.</spirit:description>
						<spirit:bitOffset>4</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">3</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
					</spirit:field>
					<spirit:field>
						<spirit:name>AUTO_RESTART</spirit:name>
						<spirit:description>Control signal Register for &apos;auto_restart&apos;.</spirit:description>
						<spirit:bitOffset>7</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-write</spirit:access>
					</spirit:field>
					<spirit:field>
						<spirit:name>RESERVED_2</spirit:name>
						<spirit:description>Reserved.  0s on read.</spirit:description>
						<spirit:bitOffset>8</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">24</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>GIER</spirit:name>
					<spirit:displayName>GIER</spirit:displayName>
					<spirit:description>Global Interrupt Enable Register</spirit:description>
					<spirit:addressOffset>4</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>read-write</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>Enable</spirit:name>
						<spirit:description>Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-write</spirit:access>
					</spirit:field>
					<spirit:field>
						<spirit:name>RESERVED</spirit:name>
						<spirit:description>Reserved.  0s on read.</spirit:description>
						<spirit:bitOffset>1</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">30</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>IP_IER</spirit:name>
					<spirit:displayName>IP_IER</spirit:displayName>
					<spirit:description>IP Interrupt Enable Register</spirit:description>
					<spirit:addressOffset>8</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>read-write</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>CHAN0_INT_EN</spirit:name>
						<spirit:description>Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-write</spirit:access>
					</spirit:field>
					<spirit:field>
						<spirit:name>CHAN1_INT_EN</spirit:name>
						<spirit:description>Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.</spirit:description>
						<spirit:bitOffset>1</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-write</spirit:access>
					</spirit:field>
					<spirit:field>
						<spirit:name>RESERVED</spirit:name>
						<spirit:description>Reserved.  0s on read.</spirit:description>
						<spirit:bitOffset>2</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">30</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>IP_ISR</spirit:name>
					<spirit:displayName>IP_ISR</spirit:displayName>
					<spirit:description>IP Interrupt Status Register</spirit:description>
					<spirit:addressOffset>12</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>read-write</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>CHAN0_INT_ST</spirit:name>
						<spirit:description>Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
						<spirit:modifiedWriteValue>oneToToggle</spirit:modifiedWriteValue>
					</spirit:field>
					<spirit:field>
						<spirit:name>CHAN1_INT_ST</spirit:name>
						<spirit:description>Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup</spirit:description>
						<spirit:bitOffset>1</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
						<spirit:modifiedWriteValue>oneToToggle</spirit:modifiedWriteValue>
					</spirit:field>
					<spirit:field>
						<spirit:name>RESERVED</spirit:name>
						<spirit:description>Reserved.  0s on read.</spirit:description>
						<spirit:bitOffset>2</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">30</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>rows</spirit:name>
					<spirit:displayName>rows</spirit:displayName>
					<spirit:description>Data signal of rows</spirit:description>
					<spirit:addressOffset>20</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>rows</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of rows</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>cols</spirit:name>
					<spirit:displayName>cols</spirit:displayName>
					<spirit:description>Data signal of cols</spirit:description>
					<spirit:addressOffset>28</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>cols</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of cols</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_XR0C0</spirit:name>
					<spirit:displayName>C_XR0C0</spirit:displayName>
					<spirit:description>Data signal of C_XR0C0</spirit:description>
					<spirit:addressOffset>36</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_XR0C0</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_XR0C0</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_XR0C1</spirit:name>
					<spirit:displayName>C_XR0C1</spirit:displayName>
					<spirit:description>Data signal of C_XR0C1</spirit:description>
					<spirit:addressOffset>44</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_XR0C1</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_XR0C1</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_XR0C2</spirit:name>
					<spirit:displayName>C_XR0C2</spirit:displayName>
					<spirit:description>Data signal of C_XR0C2</spirit:description>
					<spirit:addressOffset>52</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_XR0C2</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_XR0C2</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_XR1C0</spirit:name>
					<spirit:displayName>C_XR1C0</spirit:displayName>
					<spirit:description>Data signal of C_XR1C0</spirit:description>
					<spirit:addressOffset>60</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_XR1C0</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_XR1C0</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_XR1C1</spirit:name>
					<spirit:displayName>C_XR1C1</spirit:displayName>
					<spirit:description>Data signal of C_XR1C1</spirit:description>
					<spirit:addressOffset>68</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_XR1C1</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_XR1C1</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_XR1C2</spirit:name>
					<spirit:displayName>C_XR1C2</spirit:displayName>
					<spirit:description>Data signal of C_XR1C2</spirit:description>
					<spirit:addressOffset>76</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_XR1C2</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_XR1C2</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_XR2C0</spirit:name>
					<spirit:displayName>C_XR2C0</spirit:displayName>
					<spirit:description>Data signal of C_XR2C0</spirit:description>
					<spirit:addressOffset>84</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_XR2C0</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_XR2C0</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_XR2C1</spirit:name>
					<spirit:displayName>C_XR2C1</spirit:displayName>
					<spirit:description>Data signal of C_XR2C1</spirit:description>
					<spirit:addressOffset>92</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_XR2C1</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_XR2C1</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_XR2C2</spirit:name>
					<spirit:displayName>C_XR2C2</spirit:displayName>
					<spirit:description>Data signal of C_XR2C2</spirit:description>
					<spirit:addressOffset>100</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_XR2C2</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_XR2C2</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_YR0C0</spirit:name>
					<spirit:displayName>C_YR0C0</spirit:displayName>
					<spirit:description>Data signal of C_YR0C0</spirit:description>
					<spirit:addressOffset>108</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_YR0C0</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_YR0C0</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_YR0C1</spirit:name>
					<spirit:displayName>C_YR0C1</spirit:displayName>
					<spirit:description>Data signal of C_YR0C1</spirit:description>
					<spirit:addressOffset>116</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_YR0C1</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_YR0C1</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_YR0C2</spirit:name>
					<spirit:displayName>C_YR0C2</spirit:displayName>
					<spirit:description>Data signal of C_YR0C2</spirit:description>
					<spirit:addressOffset>124</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_YR0C2</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_YR0C2</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_YR1C0</spirit:name>
					<spirit:displayName>C_YR1C0</spirit:displayName>
					<spirit:description>Data signal of C_YR1C0</spirit:description>
					<spirit:addressOffset>132</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_YR1C0</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_YR1C0</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_YR1C1</spirit:name>
					<spirit:displayName>C_YR1C1</spirit:displayName>
					<spirit:description>Data signal of C_YR1C1</spirit:description>
					<spirit:addressOffset>140</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_YR1C1</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_YR1C1</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_YR1C2</spirit:name>
					<spirit:displayName>C_YR1C2</spirit:displayName>
					<spirit:description>Data signal of C_YR1C2</spirit:description>
					<spirit:addressOffset>148</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_YR1C2</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_YR1C2</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_YR2C0</spirit:name>
					<spirit:displayName>C_YR2C0</spirit:displayName>
					<spirit:description>Data signal of C_YR2C0</spirit:description>
					<spirit:addressOffset>156</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_YR2C0</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_YR2C0</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_YR2C1</spirit:name>
					<spirit:displayName>C_YR2C1</spirit:displayName>
					<spirit:description>Data signal of C_YR2C1</spirit:description>
					<spirit:addressOffset>164</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_YR2C1</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_YR2C1</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>C_YR2C2</spirit:name>
					<spirit:displayName>C_YR2C2</spirit:displayName>
					<spirit:description>Data signal of C_YR2C2</spirit:description>
					<spirit:addressOffset>172</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>C_YR2C2</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of C_YR2C2</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>c_high_thresh</spirit:name>
					<spirit:displayName>c_high_thresh</spirit:displayName>
					<spirit:description>Data signal of c_high_thresh</spirit:description>
					<spirit:addressOffset>180</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>c_high_thresh</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of c_high_thresh</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>c_low_thresh</spirit:name>
					<spirit:displayName>c_low_thresh</spirit:displayName>
					<spirit:description>Data signal of c_low_thresh</spirit:description>
					<spirit:addressOffset>188</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>c_low_thresh</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of c_low_thresh</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>c_invert</spirit:name>
					<spirit:displayName>c_invert</spirit:displayName>
					<spirit:description>Data signal of c_invert</spirit:description>
					<spirit:addressOffset>196</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>c_invert</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of c_invert</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
					</spirit:field>
				</spirit:register>
			</spirit:addressBlock>
		</spirit:memoryMap>
	</spirit:memoryMaps>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>xilinx_verilogsynthesis</spirit:name>
				<spirit:displayName>Verilog Synthesis</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:modelName>image_filter</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
				<spirit:displayName>Verilog Simulation</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:modelName>image_filter</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_vhdlsynthesis</spirit:name>
				<spirit:displayName>VHDL Synthesis</spirit:displayName>
				<spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
				<spirit:language>vhdl</spirit:language>
				<spirit:modelName>image_filter</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
				<spirit:displayName>VHDL Simulation</spirit:displayName>
				<spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
				<spirit:language>vhdl</spirit:language>
				<spirit:modelName>image_filter</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_softwaredriver</spirit:name>
				<spirit:displayName>Software Driver</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_documentation</spirit:name>
				<spirit:displayName>Documentation</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:docs.all</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_documentation_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_miscfiles</spirit:name>
				<spirit:displayName>Miscellaneous</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:misc.files</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_miscfiles_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_block_diagram</spirit:name>
				<spirit:displayName>Block Diagram</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_block_diagram_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_xpgui</spirit:name>
				<spirit:displayName>UI Layout</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_utilityxitfiles</spirit:name>
				<spirit:displayName>Utility XIT/TTCL</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_AWADDR</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CONTROL_BUS_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_AWVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_AWREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_WDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CONTROL_BUS_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_WSTRB</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CONTROL_BUS_DATA_WIDTH&apos;)) div 8) - 1)">3</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_WVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_WREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_BRESP</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_BVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_BREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_ARADDR</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CONTROL_BUS_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_ARVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_ARREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_RDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CONTROL_BUS_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_RRESP</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_RVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CONTROL_BUS_RREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ap_clk</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ap_rst_n</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>interrupt</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_in_TVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_in_TREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_in_TDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>15</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:endianness>little</xilinx:endianness>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_in_TKEEP</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>3</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:endianness>little</xilinx:endianness>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_in_TSTRB</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>3</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:endianness>little</xilinx:endianness>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_in_TUSER</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:endianness>little</xilinx:endianness>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_in_TLAST</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:endianness>little</xilinx:endianness>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_in_TID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:endianness>little</xilinx:endianness>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_in_TDEST</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue>0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:endianness>little</xilinx:endianness>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_out_TVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_out_TREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_out_TDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>15</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:endianness>little</xilinx:endianness>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_out_TKEEP</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:endianness>little</xilinx:endianness>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_out_TSTRB</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:endianness>little</xilinx:endianness>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_out_TUSER</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:endianness>little</xilinx:endianness>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_out_TLAST</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:endianness>little</xilinx:endianness>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_out_TID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:endianness>little</xilinx:endianness>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>video_out_TDEST</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:endianness>little</xilinx:endianness>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
		</spirit:ports>
		<spirit:modelParameters>
			<spirit:modelParameter xsi:type="spirit:nameValueTypeType"
					spirit:dataType="integer">
				<spirit:name>C_S_AXI_CONTROL_BUS_ADDR_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_S_AXI_CONTROL_BUS_ADDR_WIDTH">8</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_S_AXI_CONTROL_BUS_DATA_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="immediate"
						spirit:id="MODELPARAM_VALUE.C_S_AXI_CONTROL_BUS_DATA_WIDTH">32</spirit:value>
			</spirit:modelParameter>
		</spirit:modelParameters>
	</spirit:model>
	<spirit:fileSets>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>constraints/image_filter_ooc.xdc</spirit:name>
				<spirit:userFileType>xdc</spirit:userFileType>
				<spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
				<spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
				<spirit:userFileType>USED_IN_implementation</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_Mat2AXIvideo.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_AXIvideo2Mat.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_0_rows_V_channel.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_Block_proc.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_1_cols_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_1_rows_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_0_cols_V_channel.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_sobel_filter_core_buff_A_val_0.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_CONTROL_BUS_s_axi.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_mul_8s_8ns_16_3.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_sobel_filter_core.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_sobel_filter_core_buff_A_val_2.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_Mat2AXIvideo.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_AXIvideo2Mat.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_0_rows_V_channel.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_Block_proc.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_1_cols_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_1_rows_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_0_cols_V_channel.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_sobel_filter_core_buff_A_val_0.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_CONTROL_BUS_s_axi.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_mul_8s_8ns_16_3.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_sobel_filter_core.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/image_filter_sobel_filter_core_buff_A_val_2.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>constraints/image_filter_ooc.xdc</spirit:name>
				<spirit:userFileType>xdc</spirit:userFileType>
				<spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
				<spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
				<spirit:userFileType>USED_IN_implementation</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_mul_8s_8ns_16_3.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_Block_proc.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_1_data_stream_0_V.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_0_data_stream_1_V.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_sobel_filter_core_buff_A_val_2.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_CONTROL_BUS_s_axi.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_1_cols_V.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_0_rows_V_channel.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_0_cols_V_channel.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_sobel_filter_core_buff_A_val_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_Mat2AXIvideo.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_0_data_stream_0_V.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_1_data_stream_1_V.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_1_rows_V.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_AXIvideo2Mat.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_sobel_filter_core.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>CHECKSUM_58fe4777</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_mul_8s_8ns_16_3.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_Block_proc.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_1_data_stream_0_V.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_0_data_stream_1_V.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_sobel_filter_core_buff_A_val_2.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_CONTROL_BUS_s_axi.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_1_cols_V.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_0_rows_V_channel.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_0_cols_V_channel.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_sobel_filter_core_buff_A_val_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_Mat2AXIvideo.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_0_data_stream_0_V.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_1_data_stream_1_V.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/FIFO_image_filter_img_1_rows_V.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_AXIvideo2Mat.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/vhdl/image_filter_sobel_filter_core.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>drivers/image_filter_v1_0/data/image_filter.mdd</spirit:name>
				<spirit:userFileType>mdd</spirit:userFileType>
				<spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>drivers/image_filter_v1_0/data/image_filter.tcl</spirit:name>
				<spirit:fileType>tclSource</spirit:fileType>
				<spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>drivers/image_filter_v1_0/src/Makefile</spirit:name>
				<spirit:userFileType>unknown</spirit:userFileType>
				<spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>drivers/image_filter_v1_0/src/ximage_filter.c</spirit:name>
				<spirit:fileType>cSource</spirit:fileType>
				<spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>drivers/image_filter_v1_0/src/ximage_filter.h</spirit:name>
				<spirit:fileType>cSource</spirit:fileType>
				<spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>drivers/image_filter_v1_0/src/ximage_filter_hw.h</spirit:name>
				<spirit:fileType>cSource</spirit:fileType>
				<spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>drivers/image_filter_v1_0/src/ximage_filter_linux.c</spirit:name>
				<spirit:fileType>cSource</spirit:fileType>
				<spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>drivers/image_filter_v1_0/src/ximage_filter_sinit.c</spirit:name>
				<spirit:fileType>cSource</spirit:fileType>
				<spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_documentation_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>doc/ReleaseNotes.txt</spirit:name>
				<spirit:userFileType>text</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_miscfiles_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>misc/logo.png</spirit:name>
				<spirit:userFileType>image</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_block_diagram_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>bd/bd.tcl</spirit:name>
				<spirit:fileType>tclSource</spirit:fileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_xpgui_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>xgui/image_filter_v1_0.tcl</spirit:name>
				<spirit:fileType>tclSource</spirit:fileType>
				<spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
				<spirit:userFileType>CHECKSUM_6a102a0e</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>misc/logo.png</spirit:name>
				<spirit:userFileType>image</spirit:userFileType>
				<spirit:userFileType>LOGO</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
	</spirit:fileSets>
	<spirit:description>An IP generated by Vivado HLS</spirit:description>
	<spirit:parameters>
		<spirit:parameter>
			<spirit:name>Component_Name</spirit:name>
			<spirit:value spirit:resolve="user"
					spirit:id="PARAM_VALUE.Component_Name"
					spirit:order="1">image_filter_v1_0</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>clk_period</spirit:name>
			<spirit:value spirit:resolve="immediate"
					spirit:id="PARAM_VALUE.clk_period"
					spirit:order="2">6.666670</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>machine</spirit:name>
			<spirit:value spirit:resolve="immediate"
					spirit:id="PARAM_VALUE.machine"
					spirit:order="3">64</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>combinational</spirit:name>
			<spirit:value spirit:resolve="immediate"
					spirit:id="PARAM_VALUE.combinational"
					spirit:order="4">0</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>latency</spirit:name>
			<spirit:value spirit:resolve="immediate"
					spirit:id="PARAM_VALUE.latency"
					spirit:order="5">15</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>II</spirit:name>
			<spirit:value spirit:resolve="immediate"
					spirit:id="PARAM_VALUE.II"
					spirit:order="6">x</spirit:value>
		</spirit:parameter>
	</spirit:parameters>
	<spirit:vendorExtensions>
		<xilinx:coreExtensions>
			<xilinx:supportedFamilies>
				<xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
			</xilinx:supportedFamilies>
			<xilinx:taxonomies>
				<xilinx:taxonomy>/VIVADO_HLS_IP</xilinx:taxonomy>
			</xilinx:taxonomies>
			<xilinx:displayName>Image_filter</xilinx:displayName>
			<xilinx:coreRevision>1501050723</xilinx:coreRevision>
			<xilinx:coreCreationDateTime>2015-01-05T01:54:09Z</xilinx:coreCreationDateTime>
		</xilinx:coreExtensions>
		<xilinx:packagingInfo>
			<xilinx:xilinxVersion>2014.4</xilinx:xilinxVersion>
		</xilinx:packagingInfo>
	</spirit:vendorExtensions>
</spirit:component>
