Reading netlist file: "F:\hardware_design\gowin_fpga_clock\impl\gwsynthesis\SPIlcd_prj.vg"
Parsing netlist file "F:\hardware_design\gowin_fpga_clock\impl\gwsynthesis\SPIlcd_prj.vg" completed
Processing netlist completed
Reading constraint file: "F:\hardware_design\gowin_fpga_clock\src\LCDQig_pre1.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "F:\hardware_design\gowin_fpga_clock\impl\pnr\SPIlcd_prj.power.html" completed
Generate file "F:\hardware_design\gowin_fpga_clock\impl\pnr\SPIlcd_prj.pin.html" completed
Generate file "F:\hardware_design\gowin_fpga_clock\impl\pnr\SPIlcd_prj.rpt.html" completed
Generate file "F:\hardware_design\gowin_fpga_clock\impl\pnr\SPIlcd_prj.rpt.txt" completed
Generate file "F:\hardware_design\gowin_fpga_clock\impl\pnr\SPIlcd_prj.tr.html" completed
Wed May 31 00:24:00 2023

