DECL|A1|member|__IO uint8_t A1; /**< I2C Address Register 1, offset: 0x0 */
DECL|A2|member|__IO uint8_t A2; /**< I2C Address Register 2, offset: 0x9 */
DECL|AADSZ|member|__IO uint32_t AADSZ; /**< AAD Size Register, offset: 0x58 */
DECL|ACKDELAY|member|__IO uint32_t ACKDELAY; /**< ACK DELAY, offset: 0x7C */
DECL|ACTIVE_DELAY|member|__IO uint32_t ACTIVE_DELAY; /**< Radio Active Early Warning, offset: 0x4 */
DECL|ADC0_BASE|macro|ADC0_BASE
DECL|ADC0_IRQn|enumerator|ADC0_IRQn = 15, /**< ADC0 interrupt */
DECL|ADC0|macro|ADC0
DECL|ADC_BASE_ADDRS|macro|ADC_BASE_ADDRS
DECL|ADC_BASE_PTRS|macro|ADC_BASE_PTRS
DECL|ADC_CFG1_ADICLK_MASK|macro|ADC_CFG1_ADICLK_MASK
DECL|ADC_CFG1_ADICLK_SHIFT|macro|ADC_CFG1_ADICLK_SHIFT
DECL|ADC_CFG1_ADICLK|macro|ADC_CFG1_ADICLK
DECL|ADC_CFG1_ADIV_MASK|macro|ADC_CFG1_ADIV_MASK
DECL|ADC_CFG1_ADIV_SHIFT|macro|ADC_CFG1_ADIV_SHIFT
DECL|ADC_CFG1_ADIV|macro|ADC_CFG1_ADIV
DECL|ADC_CFG1_ADLPC_MASK|macro|ADC_CFG1_ADLPC_MASK
DECL|ADC_CFG1_ADLPC_SHIFT|macro|ADC_CFG1_ADLPC_SHIFT
DECL|ADC_CFG1_ADLPC|macro|ADC_CFG1_ADLPC
DECL|ADC_CFG1_ADLSMP_MASK|macro|ADC_CFG1_ADLSMP_MASK
DECL|ADC_CFG1_ADLSMP_SHIFT|macro|ADC_CFG1_ADLSMP_SHIFT
DECL|ADC_CFG1_ADLSMP|macro|ADC_CFG1_ADLSMP
DECL|ADC_CFG1_MODE_MASK|macro|ADC_CFG1_MODE_MASK
DECL|ADC_CFG1_MODE_SHIFT|macro|ADC_CFG1_MODE_SHIFT
DECL|ADC_CFG1_MODE|macro|ADC_CFG1_MODE
DECL|ADC_CFG2_ADACKEN_MASK|macro|ADC_CFG2_ADACKEN_MASK
DECL|ADC_CFG2_ADACKEN_SHIFT|macro|ADC_CFG2_ADACKEN_SHIFT
DECL|ADC_CFG2_ADACKEN|macro|ADC_CFG2_ADACKEN
DECL|ADC_CFG2_ADHSC_MASK|macro|ADC_CFG2_ADHSC_MASK
DECL|ADC_CFG2_ADHSC_SHIFT|macro|ADC_CFG2_ADHSC_SHIFT
DECL|ADC_CFG2_ADHSC|macro|ADC_CFG2_ADHSC
DECL|ADC_CFG2_ADLSTS_MASK|macro|ADC_CFG2_ADLSTS_MASK
DECL|ADC_CFG2_ADLSTS_SHIFT|macro|ADC_CFG2_ADLSTS_SHIFT
DECL|ADC_CFG2_ADLSTS|macro|ADC_CFG2_ADLSTS
DECL|ADC_CFG2_MUXSEL_MASK|macro|ADC_CFG2_MUXSEL_MASK
DECL|ADC_CFG2_MUXSEL_SHIFT|macro|ADC_CFG2_MUXSEL_SHIFT
DECL|ADC_CFG2_MUXSEL|macro|ADC_CFG2_MUXSEL
DECL|ADC_CLM0_CLM0_MASK|macro|ADC_CLM0_CLM0_MASK
DECL|ADC_CLM0_CLM0_SHIFT|macro|ADC_CLM0_CLM0_SHIFT
DECL|ADC_CLM0_CLM0|macro|ADC_CLM0_CLM0
DECL|ADC_CLM1_CLM1_MASK|macro|ADC_CLM1_CLM1_MASK
DECL|ADC_CLM1_CLM1_SHIFT|macro|ADC_CLM1_CLM1_SHIFT
DECL|ADC_CLM1_CLM1|macro|ADC_CLM1_CLM1
DECL|ADC_CLM2_CLM2_MASK|macro|ADC_CLM2_CLM2_MASK
DECL|ADC_CLM2_CLM2_SHIFT|macro|ADC_CLM2_CLM2_SHIFT
DECL|ADC_CLM2_CLM2|macro|ADC_CLM2_CLM2
DECL|ADC_CLM3_CLM3_MASK|macro|ADC_CLM3_CLM3_MASK
DECL|ADC_CLM3_CLM3_SHIFT|macro|ADC_CLM3_CLM3_SHIFT
DECL|ADC_CLM3_CLM3|macro|ADC_CLM3_CLM3
DECL|ADC_CLM4_CLM4_MASK|macro|ADC_CLM4_CLM4_MASK
DECL|ADC_CLM4_CLM4_SHIFT|macro|ADC_CLM4_CLM4_SHIFT
DECL|ADC_CLM4_CLM4|macro|ADC_CLM4_CLM4
DECL|ADC_CLMD_CLMD_MASK|macro|ADC_CLMD_CLMD_MASK
DECL|ADC_CLMD_CLMD_SHIFT|macro|ADC_CLMD_CLMD_SHIFT
DECL|ADC_CLMD_CLMD|macro|ADC_CLMD_CLMD
DECL|ADC_CLMS_CLMS_MASK|macro|ADC_CLMS_CLMS_MASK
DECL|ADC_CLMS_CLMS_SHIFT|macro|ADC_CLMS_CLMS_SHIFT
DECL|ADC_CLMS_CLMS|macro|ADC_CLMS_CLMS
DECL|ADC_CLP0_CLP0_MASK|macro|ADC_CLP0_CLP0_MASK
DECL|ADC_CLP0_CLP0_SHIFT|macro|ADC_CLP0_CLP0_SHIFT
DECL|ADC_CLP0_CLP0|macro|ADC_CLP0_CLP0
DECL|ADC_CLP1_CLP1_MASK|macro|ADC_CLP1_CLP1_MASK
DECL|ADC_CLP1_CLP1_SHIFT|macro|ADC_CLP1_CLP1_SHIFT
DECL|ADC_CLP1_CLP1|macro|ADC_CLP1_CLP1
DECL|ADC_CLP2_CLP2_MASK|macro|ADC_CLP2_CLP2_MASK
DECL|ADC_CLP2_CLP2_SHIFT|macro|ADC_CLP2_CLP2_SHIFT
DECL|ADC_CLP2_CLP2|macro|ADC_CLP2_CLP2
DECL|ADC_CLP3_CLP3_MASK|macro|ADC_CLP3_CLP3_MASK
DECL|ADC_CLP3_CLP3_SHIFT|macro|ADC_CLP3_CLP3_SHIFT
DECL|ADC_CLP3_CLP3|macro|ADC_CLP3_CLP3
DECL|ADC_CLP4_CLP4_MASK|macro|ADC_CLP4_CLP4_MASK
DECL|ADC_CLP4_CLP4_SHIFT|macro|ADC_CLP4_CLP4_SHIFT
DECL|ADC_CLP4_CLP4|macro|ADC_CLP4_CLP4
DECL|ADC_CLPD_CLPD_MASK|macro|ADC_CLPD_CLPD_MASK
DECL|ADC_CLPD_CLPD_SHIFT|macro|ADC_CLPD_CLPD_SHIFT
DECL|ADC_CLPD_CLPD|macro|ADC_CLPD_CLPD
DECL|ADC_CLPS_CLPS_MASK|macro|ADC_CLPS_CLPS_MASK
DECL|ADC_CLPS_CLPS_SHIFT|macro|ADC_CLPS_CLPS_SHIFT
DECL|ADC_CLPS_CLPS|macro|ADC_CLPS_CLPS
DECL|ADC_CV1_CV_MASK|macro|ADC_CV1_CV_MASK
DECL|ADC_CV1_CV_SHIFT|macro|ADC_CV1_CV_SHIFT
DECL|ADC_CV1_CV|macro|ADC_CV1_CV
DECL|ADC_CV2_CV_MASK|macro|ADC_CV2_CV_MASK
DECL|ADC_CV2_CV_SHIFT|macro|ADC_CV2_CV_SHIFT
DECL|ADC_CV2_CV|macro|ADC_CV2_CV
DECL|ADC_IRQS|macro|ADC_IRQS
DECL|ADC_MG_MG_MASK|macro|ADC_MG_MG_MASK
DECL|ADC_MG_MG_SHIFT|macro|ADC_MG_MG_SHIFT
DECL|ADC_MG_MG|macro|ADC_MG_MG
DECL|ADC_OFS_OFS_MASK|macro|ADC_OFS_OFS_MASK
DECL|ADC_OFS_OFS_SHIFT|macro|ADC_OFS_OFS_SHIFT
DECL|ADC_OFS_OFS|macro|ADC_OFS_OFS
DECL|ADC_PG_PG_MASK|macro|ADC_PG_PG_MASK
DECL|ADC_PG_PG_SHIFT|macro|ADC_PG_PG_SHIFT
DECL|ADC_PG_PG|macro|ADC_PG_PG
DECL|ADC_R_COUNT|macro|ADC_R_COUNT
DECL|ADC_R_D_MASK|macro|ADC_R_D_MASK
DECL|ADC_R_D_SHIFT|macro|ADC_R_D_SHIFT
DECL|ADC_R_D|macro|ADC_R_D
DECL|ADC_SC1_ADCH_MASK|macro|ADC_SC1_ADCH_MASK
DECL|ADC_SC1_ADCH_SHIFT|macro|ADC_SC1_ADCH_SHIFT
DECL|ADC_SC1_ADCH|macro|ADC_SC1_ADCH
DECL|ADC_SC1_AIEN_MASK|macro|ADC_SC1_AIEN_MASK
DECL|ADC_SC1_AIEN_SHIFT|macro|ADC_SC1_AIEN_SHIFT
DECL|ADC_SC1_AIEN|macro|ADC_SC1_AIEN
DECL|ADC_SC1_COCO_MASK|macro|ADC_SC1_COCO_MASK
DECL|ADC_SC1_COCO_SHIFT|macro|ADC_SC1_COCO_SHIFT
DECL|ADC_SC1_COCO|macro|ADC_SC1_COCO
DECL|ADC_SC1_COUNT|macro|ADC_SC1_COUNT
DECL|ADC_SC1_DIFF_MASK|macro|ADC_SC1_DIFF_MASK
DECL|ADC_SC1_DIFF_SHIFT|macro|ADC_SC1_DIFF_SHIFT
DECL|ADC_SC1_DIFF|macro|ADC_SC1_DIFF
DECL|ADC_SC2_ACFE_MASK|macro|ADC_SC2_ACFE_MASK
DECL|ADC_SC2_ACFE_SHIFT|macro|ADC_SC2_ACFE_SHIFT
DECL|ADC_SC2_ACFE|macro|ADC_SC2_ACFE
DECL|ADC_SC2_ACFGT_MASK|macro|ADC_SC2_ACFGT_MASK
DECL|ADC_SC2_ACFGT_SHIFT|macro|ADC_SC2_ACFGT_SHIFT
DECL|ADC_SC2_ACFGT|macro|ADC_SC2_ACFGT
DECL|ADC_SC2_ACREN_MASK|macro|ADC_SC2_ACREN_MASK
DECL|ADC_SC2_ACREN_SHIFT|macro|ADC_SC2_ACREN_SHIFT
DECL|ADC_SC2_ACREN|macro|ADC_SC2_ACREN
DECL|ADC_SC2_ADACT_MASK|macro|ADC_SC2_ADACT_MASK
DECL|ADC_SC2_ADACT_SHIFT|macro|ADC_SC2_ADACT_SHIFT
DECL|ADC_SC2_ADACT|macro|ADC_SC2_ADACT
DECL|ADC_SC2_ADTRG_MASK|macro|ADC_SC2_ADTRG_MASK
DECL|ADC_SC2_ADTRG_SHIFT|macro|ADC_SC2_ADTRG_SHIFT
DECL|ADC_SC2_ADTRG|macro|ADC_SC2_ADTRG
DECL|ADC_SC2_DMAEN_MASK|macro|ADC_SC2_DMAEN_MASK
DECL|ADC_SC2_DMAEN_SHIFT|macro|ADC_SC2_DMAEN_SHIFT
DECL|ADC_SC2_DMAEN|macro|ADC_SC2_DMAEN
DECL|ADC_SC2_REFSEL_MASK|macro|ADC_SC2_REFSEL_MASK
DECL|ADC_SC2_REFSEL_SHIFT|macro|ADC_SC2_REFSEL_SHIFT
DECL|ADC_SC2_REFSEL|macro|ADC_SC2_REFSEL
DECL|ADC_SC3_ADCO_MASK|macro|ADC_SC3_ADCO_MASK
DECL|ADC_SC3_ADCO_SHIFT|macro|ADC_SC3_ADCO_SHIFT
DECL|ADC_SC3_ADCO|macro|ADC_SC3_ADCO
DECL|ADC_SC3_AVGE_MASK|macro|ADC_SC3_AVGE_MASK
DECL|ADC_SC3_AVGE_SHIFT|macro|ADC_SC3_AVGE_SHIFT
DECL|ADC_SC3_AVGE|macro|ADC_SC3_AVGE
DECL|ADC_SC3_AVGS_MASK|macro|ADC_SC3_AVGS_MASK
DECL|ADC_SC3_AVGS_SHIFT|macro|ADC_SC3_AVGS_SHIFT
DECL|ADC_SC3_AVGS|macro|ADC_SC3_AVGS
DECL|ADC_SC3_CALF_MASK|macro|ADC_SC3_CALF_MASK
DECL|ADC_SC3_CALF_SHIFT|macro|ADC_SC3_CALF_SHIFT
DECL|ADC_SC3_CALF|macro|ADC_SC3_CALF
DECL|ADC_SC3_CAL_MASK|macro|ADC_SC3_CAL_MASK
DECL|ADC_SC3_CAL_SHIFT|macro|ADC_SC3_CAL_SHIFT
DECL|ADC_SC3_CAL|macro|ADC_SC3_CAL
DECL|ADC_Type|typedef|} ADC_Type;
DECL|AGC_CTRL_0|member|__IO uint32_t AGC_CTRL_0; /**< AGC Control 0, offset: 0x4 */
DECL|AGC_CTRL_1|member|__IO uint32_t AGC_CTRL_1; /**< AGC Control 1, offset: 0x8 */
DECL|AGC_CTRL_2|member|__IO uint32_t AGC_CTRL_2; /**< AGC Control 2, offset: 0xC */
DECL|AGC_CTRL_3|member|__IO uint32_t AGC_CTRL_3; /**< AGC Control 3, offset: 0x10 */
DECL|AGC_GAIN_TBL_03_00|member|__IO uint32_t AGC_GAIN_TBL_03_00; /**< AGC Gain Tables Step 03..00, offset: 0x80 */
DECL|AGC_GAIN_TBL_07_04|member|__IO uint32_t AGC_GAIN_TBL_07_04; /**< AGC Gain Tables Step 07..04, offset: 0x84 */
DECL|AGC_GAIN_TBL_11_08|member|__IO uint32_t AGC_GAIN_TBL_11_08; /**< AGC Gain Tables Step 11..08, offset: 0x88 */
DECL|AGC_GAIN_TBL_15_12|member|__IO uint32_t AGC_GAIN_TBL_15_12; /**< AGC Gain Tables Step 15..12, offset: 0x8C */
DECL|AGC_GAIN_TBL_19_16|member|__IO uint32_t AGC_GAIN_TBL_19_16; /**< AGC Gain Tables Step 19..16, offset: 0x90 */
DECL|AGC_GAIN_TBL_23_20|member|__IO uint32_t AGC_GAIN_TBL_23_20; /**< AGC Gain Tables Step 23..20, offset: 0x94 */
DECL|AGC_GAIN_TBL_26_24|member|__IO uint32_t AGC_GAIN_TBL_26_24; /**< AGC Gain Tables Step 26..24, offset: 0x98 */
DECL|AGC_MAN_AGC_IDX|member|__IO uint32_t AGC_MAN_AGC_IDX; /**< AGC Manual AGC Index, offset: 0x1D0 */
DECL|AGC_STAT|member|__I uint32_t AGC_STAT; /**< AGC Status, offset: 0x14 */
DECL|ANA_TEST|member|__IO uint32_t ANA_TEST; /**< Radio Analog Test Registers, offset: 0x128 */
DECL|ANA_TRIM|member|__IO uint32_t ANA_TRIM; /**< Radio Analog Trim Registers, offset: 0x12C */
DECL|ANT_BASE_ADDRS|macro|ANT_BASE_ADDRS
DECL|ANT_BASE_PTRS|macro|ANT_BASE_PTRS
DECL|ANT_BASE|macro|ANT_BASE
DECL|ANT_CHANNEL_NUM_CHANNEL_NUM_MASK|macro|ANT_CHANNEL_NUM_CHANNEL_NUM_MASK
DECL|ANT_CHANNEL_NUM_CHANNEL_NUM_SHIFT|macro|ANT_CHANNEL_NUM_CHANNEL_NUM_SHIFT
DECL|ANT_CHANNEL_NUM_CHANNEL_NUM|macro|ANT_CHANNEL_NUM_CHANNEL_NUM
DECL|ANT_DSM_CTRL_ANT_SLEEP_EN_MASK|macro|ANT_DSM_CTRL_ANT_SLEEP_EN_MASK
DECL|ANT_DSM_CTRL_ANT_SLEEP_EN_SHIFT|macro|ANT_DSM_CTRL_ANT_SLEEP_EN_SHIFT
DECL|ANT_DSM_CTRL_ANT_SLEEP_EN|macro|ANT_DSM_CTRL_ANT_SLEEP_EN
DECL|ANT_EVENT_TMR_EVENT_TMR_ADD_MASK|macro|ANT_EVENT_TMR_EVENT_TMR_ADD_MASK
DECL|ANT_EVENT_TMR_EVENT_TMR_ADD_SHIFT|macro|ANT_EVENT_TMR_EVENT_TMR_ADD_SHIFT
DECL|ANT_EVENT_TMR_EVENT_TMR_ADD|macro|ANT_EVENT_TMR_EVENT_TMR_ADD
DECL|ANT_EVENT_TMR_EVENT_TMR_LD_MASK|macro|ANT_EVENT_TMR_EVENT_TMR_LD_MASK
DECL|ANT_EVENT_TMR_EVENT_TMR_LD_SHIFT|macro|ANT_EVENT_TMR_EVENT_TMR_LD_SHIFT
DECL|ANT_EVENT_TMR_EVENT_TMR_LD|macro|ANT_EVENT_TMR_EVENT_TMR_LD
DECL|ANT_EVENT_TMR_EVENT_TMR_MASK|macro|ANT_EVENT_TMR_EVENT_TMR_MASK
DECL|ANT_EVENT_TMR_EVENT_TMR_SHIFT|macro|ANT_EVENT_TMR_EVENT_TMR_SHIFT
DECL|ANT_EVENT_TMR_EVENT_TMR|macro|ANT_EVENT_TMR_EVENT_TMR
DECL|ANT_IRQ_CTRL_ANT_IRQ_EN_MASK|macro|ANT_IRQ_CTRL_ANT_IRQ_EN_MASK
DECL|ANT_IRQ_CTRL_ANT_IRQ_EN_SHIFT|macro|ANT_IRQ_CTRL_ANT_IRQ_EN_SHIFT
DECL|ANT_IRQ_CTRL_ANT_IRQ_EN|macro|ANT_IRQ_CTRL_ANT_IRQ_EN
DECL|ANT_IRQ_CTRL_CRC_IGNORE_MASK|macro|ANT_IRQ_CTRL_CRC_IGNORE_MASK
DECL|ANT_IRQ_CTRL_CRC_IGNORE_SHIFT|macro|ANT_IRQ_CTRL_CRC_IGNORE_SHIFT
DECL|ANT_IRQ_CTRL_CRC_IGNORE|macro|ANT_IRQ_CTRL_CRC_IGNORE
DECL|ANT_IRQ_CTRL_CRC_VALID_MASK|macro|ANT_IRQ_CTRL_CRC_VALID_MASK
DECL|ANT_IRQ_CTRL_CRC_VALID_SHIFT|macro|ANT_IRQ_CTRL_CRC_VALID_SHIFT
DECL|ANT_IRQ_CTRL_CRC_VALID|macro|ANT_IRQ_CTRL_CRC_VALID
DECL|ANT_IRQ_CTRL_NTW_ADR_IRQ_EN_MASK|macro|ANT_IRQ_CTRL_NTW_ADR_IRQ_EN_MASK
DECL|ANT_IRQ_CTRL_NTW_ADR_IRQ_EN_SHIFT|macro|ANT_IRQ_CTRL_NTW_ADR_IRQ_EN_SHIFT
DECL|ANT_IRQ_CTRL_NTW_ADR_IRQ_EN|macro|ANT_IRQ_CTRL_NTW_ADR_IRQ_EN
DECL|ANT_IRQ_CTRL_NTW_ADR_IRQ_MASK|macro|ANT_IRQ_CTRL_NTW_ADR_IRQ_MASK
DECL|ANT_IRQ_CTRL_NTW_ADR_IRQ_SHIFT|macro|ANT_IRQ_CTRL_NTW_ADR_IRQ_SHIFT
DECL|ANT_IRQ_CTRL_NTW_ADR_IRQ|macro|ANT_IRQ_CTRL_NTW_ADR_IRQ
DECL|ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_MASK|macro|ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_MASK
DECL|ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_SHIFT|macro|ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_SHIFT
DECL|ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_EN|macro|ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_EN
DECL|ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_MASK|macro|ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_MASK
DECL|ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_SHIFT|macro|ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_SHIFT
DECL|ANT_IRQ_CTRL_PLL_UNLOCK_IRQ|macro|ANT_IRQ_CTRL_PLL_UNLOCK_IRQ
DECL|ANT_IRQ_CTRL_RX_IRQ_EN_MASK|macro|ANT_IRQ_CTRL_RX_IRQ_EN_MASK
DECL|ANT_IRQ_CTRL_RX_IRQ_EN_SHIFT|macro|ANT_IRQ_CTRL_RX_IRQ_EN_SHIFT
DECL|ANT_IRQ_CTRL_RX_IRQ_EN|macro|ANT_IRQ_CTRL_RX_IRQ_EN
DECL|ANT_IRQ_CTRL_RX_IRQ_MASK|macro|ANT_IRQ_CTRL_RX_IRQ_MASK
DECL|ANT_IRQ_CTRL_RX_IRQ_SHIFT|macro|ANT_IRQ_CTRL_RX_IRQ_SHIFT
DECL|ANT_IRQ_CTRL_RX_IRQ|macro|ANT_IRQ_CTRL_RX_IRQ
DECL|ANT_IRQ_CTRL_RX_WATERMARK_IRQ_EN_MASK|macro|ANT_IRQ_CTRL_RX_WATERMARK_IRQ_EN_MASK
DECL|ANT_IRQ_CTRL_RX_WATERMARK_IRQ_EN_SHIFT|macro|ANT_IRQ_CTRL_RX_WATERMARK_IRQ_EN_SHIFT
DECL|ANT_IRQ_CTRL_RX_WATERMARK_IRQ_EN|macro|ANT_IRQ_CTRL_RX_WATERMARK_IRQ_EN
DECL|ANT_IRQ_CTRL_RX_WATERMARK_IRQ_MASK|macro|ANT_IRQ_CTRL_RX_WATERMARK_IRQ_MASK
DECL|ANT_IRQ_CTRL_RX_WATERMARK_IRQ_SHIFT|macro|ANT_IRQ_CTRL_RX_WATERMARK_IRQ_SHIFT
DECL|ANT_IRQ_CTRL_RX_WATERMARK_IRQ|macro|ANT_IRQ_CTRL_RX_WATERMARK_IRQ
DECL|ANT_IRQ_CTRL_SEQ_END_IRQ_EN_MASK|macro|ANT_IRQ_CTRL_SEQ_END_IRQ_EN_MASK
DECL|ANT_IRQ_CTRL_SEQ_END_IRQ_EN_SHIFT|macro|ANT_IRQ_CTRL_SEQ_END_IRQ_EN_SHIFT
DECL|ANT_IRQ_CTRL_SEQ_END_IRQ_EN|macro|ANT_IRQ_CTRL_SEQ_END_IRQ_EN
DECL|ANT_IRQ_CTRL_SEQ_END_IRQ_MASK|macro|ANT_IRQ_CTRL_SEQ_END_IRQ_MASK
DECL|ANT_IRQ_CTRL_SEQ_END_IRQ_SHIFT|macro|ANT_IRQ_CTRL_SEQ_END_IRQ_SHIFT
DECL|ANT_IRQ_CTRL_SEQ_END_IRQ|macro|ANT_IRQ_CTRL_SEQ_END_IRQ
DECL|ANT_IRQ_CTRL_T1_IRQ_EN_MASK|macro|ANT_IRQ_CTRL_T1_IRQ_EN_MASK
DECL|ANT_IRQ_CTRL_T1_IRQ_EN_SHIFT|macro|ANT_IRQ_CTRL_T1_IRQ_EN_SHIFT
DECL|ANT_IRQ_CTRL_T1_IRQ_EN|macro|ANT_IRQ_CTRL_T1_IRQ_EN
DECL|ANT_IRQ_CTRL_T1_IRQ_MASK|macro|ANT_IRQ_CTRL_T1_IRQ_MASK
DECL|ANT_IRQ_CTRL_T1_IRQ_SHIFT|macro|ANT_IRQ_CTRL_T1_IRQ_SHIFT
DECL|ANT_IRQ_CTRL_T1_IRQ|macro|ANT_IRQ_CTRL_T1_IRQ
DECL|ANT_IRQ_CTRL_T2_IRQ_EN_MASK|macro|ANT_IRQ_CTRL_T2_IRQ_EN_MASK
DECL|ANT_IRQ_CTRL_T2_IRQ_EN_SHIFT|macro|ANT_IRQ_CTRL_T2_IRQ_EN_SHIFT
DECL|ANT_IRQ_CTRL_T2_IRQ_EN|macro|ANT_IRQ_CTRL_T2_IRQ_EN
DECL|ANT_IRQ_CTRL_T2_IRQ_MASK|macro|ANT_IRQ_CTRL_T2_IRQ_MASK
DECL|ANT_IRQ_CTRL_T2_IRQ_SHIFT|macro|ANT_IRQ_CTRL_T2_IRQ_SHIFT
DECL|ANT_IRQ_CTRL_T2_IRQ|macro|ANT_IRQ_CTRL_T2_IRQ
DECL|ANT_IRQ_CTRL_TSM_IRQ_EN_MASK|macro|ANT_IRQ_CTRL_TSM_IRQ_EN_MASK
DECL|ANT_IRQ_CTRL_TSM_IRQ_EN_SHIFT|macro|ANT_IRQ_CTRL_TSM_IRQ_EN_SHIFT
DECL|ANT_IRQ_CTRL_TSM_IRQ_EN|macro|ANT_IRQ_CTRL_TSM_IRQ_EN
DECL|ANT_IRQ_CTRL_TSM_IRQ_MASK|macro|ANT_IRQ_CTRL_TSM_IRQ_MASK
DECL|ANT_IRQ_CTRL_TSM_IRQ_SHIFT|macro|ANT_IRQ_CTRL_TSM_IRQ_SHIFT
DECL|ANT_IRQ_CTRL_TSM_IRQ|macro|ANT_IRQ_CTRL_TSM_IRQ
DECL|ANT_IRQ_CTRL_TX_IRQ_EN_MASK|macro|ANT_IRQ_CTRL_TX_IRQ_EN_MASK
DECL|ANT_IRQ_CTRL_TX_IRQ_EN_SHIFT|macro|ANT_IRQ_CTRL_TX_IRQ_EN_SHIFT
DECL|ANT_IRQ_CTRL_TX_IRQ_EN|macro|ANT_IRQ_CTRL_TX_IRQ_EN
DECL|ANT_IRQ_CTRL_TX_IRQ_MASK|macro|ANT_IRQ_CTRL_TX_IRQ_MASK
DECL|ANT_IRQ_CTRL_TX_IRQ_SHIFT|macro|ANT_IRQ_CTRL_TX_IRQ_SHIFT
DECL|ANT_IRQ_CTRL_TX_IRQ|macro|ANT_IRQ_CTRL_TX_IRQ
DECL|ANT_IRQ_CTRL_WAKE_IRQ_EN_MASK|macro|ANT_IRQ_CTRL_WAKE_IRQ_EN_MASK
DECL|ANT_IRQ_CTRL_WAKE_IRQ_EN_SHIFT|macro|ANT_IRQ_CTRL_WAKE_IRQ_EN_SHIFT
DECL|ANT_IRQ_CTRL_WAKE_IRQ_EN|macro|ANT_IRQ_CTRL_WAKE_IRQ_EN
DECL|ANT_IRQ_CTRL_WAKE_IRQ_MASK|macro|ANT_IRQ_CTRL_WAKE_IRQ_MASK
DECL|ANT_IRQ_CTRL_WAKE_IRQ_SHIFT|macro|ANT_IRQ_CTRL_WAKE_IRQ_SHIFT
DECL|ANT_IRQ_CTRL_WAKE_IRQ|macro|ANT_IRQ_CTRL_WAKE_IRQ
DECL|ANT_NTW_ADR_0_NTW_ADR_0_MASK|macro|ANT_NTW_ADR_0_NTW_ADR_0_MASK
DECL|ANT_NTW_ADR_0_NTW_ADR_0_SHIFT|macro|ANT_NTW_ADR_0_NTW_ADR_0_SHIFT
DECL|ANT_NTW_ADR_0_NTW_ADR_0|macro|ANT_NTW_ADR_0_NTW_ADR_0
DECL|ANT_NTW_ADR_1_NTW_ADR_1_MASK|macro|ANT_NTW_ADR_1_NTW_ADR_1_MASK
DECL|ANT_NTW_ADR_1_NTW_ADR_1_SHIFT|macro|ANT_NTW_ADR_1_NTW_ADR_1_SHIFT
DECL|ANT_NTW_ADR_1_NTW_ADR_1|macro|ANT_NTW_ADR_1_NTW_ADR_1
DECL|ANT_NTW_ADR_2_NTW_ADR_2_MASK|macro|ANT_NTW_ADR_2_NTW_ADR_2_MASK
DECL|ANT_NTW_ADR_2_NTW_ADR_2_SHIFT|macro|ANT_NTW_ADR_2_NTW_ADR_2_SHIFT
DECL|ANT_NTW_ADR_2_NTW_ADR_2|macro|ANT_NTW_ADR_2_NTW_ADR_2
DECL|ANT_NTW_ADR_3_NTW_ADR_3_MASK|macro|ANT_NTW_ADR_3_NTW_ADR_3_MASK
DECL|ANT_NTW_ADR_3_NTW_ADR_3_SHIFT|macro|ANT_NTW_ADR_3_NTW_ADR_3_SHIFT
DECL|ANT_NTW_ADR_3_NTW_ADR_3|macro|ANT_NTW_ADR_3_NTW_ADR_3
DECL|ANT_NTW_ADR_CTRL_NTW_ADR0_SZ_MASK|macro|ANT_NTW_ADR_CTRL_NTW_ADR0_SZ_MASK
DECL|ANT_NTW_ADR_CTRL_NTW_ADR0_SZ_SHIFT|macro|ANT_NTW_ADR_CTRL_NTW_ADR0_SZ_SHIFT
DECL|ANT_NTW_ADR_CTRL_NTW_ADR0_SZ|macro|ANT_NTW_ADR_CTRL_NTW_ADR0_SZ
DECL|ANT_NTW_ADR_CTRL_NTW_ADR1_SZ_MASK|macro|ANT_NTW_ADR_CTRL_NTW_ADR1_SZ_MASK
DECL|ANT_NTW_ADR_CTRL_NTW_ADR1_SZ_SHIFT|macro|ANT_NTW_ADR_CTRL_NTW_ADR1_SZ_SHIFT
DECL|ANT_NTW_ADR_CTRL_NTW_ADR1_SZ|macro|ANT_NTW_ADR_CTRL_NTW_ADR1_SZ
DECL|ANT_NTW_ADR_CTRL_NTW_ADR2_SZ_MASK|macro|ANT_NTW_ADR_CTRL_NTW_ADR2_SZ_MASK
DECL|ANT_NTW_ADR_CTRL_NTW_ADR2_SZ_SHIFT|macro|ANT_NTW_ADR_CTRL_NTW_ADR2_SZ_SHIFT
DECL|ANT_NTW_ADR_CTRL_NTW_ADR2_SZ|macro|ANT_NTW_ADR_CTRL_NTW_ADR2_SZ
DECL|ANT_NTW_ADR_CTRL_NTW_ADR3_SZ_MASK|macro|ANT_NTW_ADR_CTRL_NTW_ADR3_SZ_MASK
DECL|ANT_NTW_ADR_CTRL_NTW_ADR3_SZ_SHIFT|macro|ANT_NTW_ADR_CTRL_NTW_ADR3_SZ_SHIFT
DECL|ANT_NTW_ADR_CTRL_NTW_ADR3_SZ|macro|ANT_NTW_ADR_CTRL_NTW_ADR3_SZ
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_EN_MASK|macro|ANT_NTW_ADR_CTRL_NTW_ADR_EN_MASK
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_EN_SHIFT|macro|ANT_NTW_ADR_CTRL_NTW_ADR_EN_SHIFT
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_EN|macro|ANT_NTW_ADR_CTRL_NTW_ADR_EN
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_MCH_MASK|macro|ANT_NTW_ADR_CTRL_NTW_ADR_MCH_MASK
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_MCH_SHIFT|macro|ANT_NTW_ADR_CTRL_NTW_ADR_MCH_SHIFT
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_MCH|macro|ANT_NTW_ADR_CTRL_NTW_ADR_MCH
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_THR0_MASK|macro|ANT_NTW_ADR_CTRL_NTW_ADR_THR0_MASK
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_THR0_SHIFT|macro|ANT_NTW_ADR_CTRL_NTW_ADR_THR0_SHIFT
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_THR0|macro|ANT_NTW_ADR_CTRL_NTW_ADR_THR0
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_THR1_MASK|macro|ANT_NTW_ADR_CTRL_NTW_ADR_THR1_MASK
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_THR1_SHIFT|macro|ANT_NTW_ADR_CTRL_NTW_ADR_THR1_SHIFT
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_THR1|macro|ANT_NTW_ADR_CTRL_NTW_ADR_THR1
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_THR2_MASK|macro|ANT_NTW_ADR_CTRL_NTW_ADR_THR2_MASK
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_THR2_SHIFT|macro|ANT_NTW_ADR_CTRL_NTW_ADR_THR2_SHIFT
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_THR2|macro|ANT_NTW_ADR_CTRL_NTW_ADR_THR2
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_THR3_MASK|macro|ANT_NTW_ADR_CTRL_NTW_ADR_THR3_MASK
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_THR3_SHIFT|macro|ANT_NTW_ADR_CTRL_NTW_ADR_THR3_SHIFT
DECL|ANT_NTW_ADR_CTRL_NTW_ADR_THR3|macro|ANT_NTW_ADR_CTRL_NTW_ADR_THR3
DECL|ANT_PACKET_BUFFER_COUNT|macro|ANT_PACKET_BUFFER_COUNT
DECL|ANT_PACKET_BUFFER_PACKET_BUFFER_MASK|macro|ANT_PACKET_BUFFER_PACKET_BUFFER_MASK
DECL|ANT_PACKET_BUFFER_PACKET_BUFFER_SHIFT|macro|ANT_PACKET_BUFFER_PACKET_BUFFER_SHIFT
DECL|ANT_PACKET_BUFFER_PACKET_BUFFER|macro|ANT_PACKET_BUFFER_PACKET_BUFFER
DECL|ANT_PART_ID_PART_ID_MASK|macro|ANT_PART_ID_PART_ID_MASK
DECL|ANT_PART_ID_PART_ID_SHIFT|macro|ANT_PART_ID_PART_ID_SHIFT
DECL|ANT_PART_ID_PART_ID|macro|ANT_PART_ID_PART_ID
DECL|ANT_RX_WATERMARK_BYTE_COUNTER_MASK|macro|ANT_RX_WATERMARK_BYTE_COUNTER_MASK
DECL|ANT_RX_WATERMARK_BYTE_COUNTER_SHIFT|macro|ANT_RX_WATERMARK_BYTE_COUNTER_SHIFT
DECL|ANT_RX_WATERMARK_BYTE_COUNTER|macro|ANT_RX_WATERMARK_BYTE_COUNTER
DECL|ANT_RX_WATERMARK_RX_WATERMARK_MASK|macro|ANT_RX_WATERMARK_RX_WATERMARK_MASK
DECL|ANT_RX_WATERMARK_RX_WATERMARK_SHIFT|macro|ANT_RX_WATERMARK_RX_WATERMARK_SHIFT
DECL|ANT_RX_WATERMARK_RX_WATERMARK|macro|ANT_RX_WATERMARK_RX_WATERMARK
DECL|ANT_SLEEP|member|__IO uint32_t ANT_SLEEP; /**< ANT Link Layer Sleep Time, offset: 0x10C */
DECL|ANT_T1_CMP_T1_CMP_EN_MASK|macro|ANT_T1_CMP_T1_CMP_EN_MASK
DECL|ANT_T1_CMP_T1_CMP_EN_SHIFT|macro|ANT_T1_CMP_T1_CMP_EN_SHIFT
DECL|ANT_T1_CMP_T1_CMP_EN|macro|ANT_T1_CMP_T1_CMP_EN
DECL|ANT_T1_CMP_T1_CMP_MASK|macro|ANT_T1_CMP_T1_CMP_MASK
DECL|ANT_T1_CMP_T1_CMP_SHIFT|macro|ANT_T1_CMP_T1_CMP_SHIFT
DECL|ANT_T1_CMP_T1_CMP|macro|ANT_T1_CMP_T1_CMP
DECL|ANT_T2_CMP_T2_CMP_EN_MASK|macro|ANT_T2_CMP_T2_CMP_EN_MASK
DECL|ANT_T2_CMP_T2_CMP_EN_SHIFT|macro|ANT_T2_CMP_T2_CMP_EN_SHIFT
DECL|ANT_T2_CMP_T2_CMP_EN|macro|ANT_T2_CMP_T2_CMP_EN
DECL|ANT_T2_CMP_T2_CMP_MASK|macro|ANT_T2_CMP_T2_CMP_MASK
DECL|ANT_T2_CMP_T2_CMP_SHIFT|macro|ANT_T2_CMP_T2_CMP_SHIFT
DECL|ANT_T2_CMP_T2_CMP|macro|ANT_T2_CMP_T2_CMP
DECL|ANT_TIMESTAMP_TIMESTAMP_MASK|macro|ANT_TIMESTAMP_TIMESTAMP_MASK
DECL|ANT_TIMESTAMP_TIMESTAMP_SHIFT|macro|ANT_TIMESTAMP_TIMESTAMP_SHIFT
DECL|ANT_TIMESTAMP_TIMESTAMP|macro|ANT_TIMESTAMP_TIMESTAMP
DECL|ANT_TX_POWER_TX_POWER_MASK|macro|ANT_TX_POWER_TX_POWER_MASK
DECL|ANT_TX_POWER_TX_POWER_SHIFT|macro|ANT_TX_POWER_TX_POWER_SHIFT
DECL|ANT_TX_POWER_TX_POWER|macro|ANT_TX_POWER_TX_POWER
DECL|ANT_Type|typedef|} ANT_Type;
DECL|ANT_WAKE|member|__IO uint32_t ANT_WAKE; /**< ANT Link Layer Wake Time, offset: 0x110 */
DECL|ANT_XCVR_CFG_PREAMBLE_SZ_MASK|macro|ANT_XCVR_CFG_PREAMBLE_SZ_MASK
DECL|ANT_XCVR_CFG_PREAMBLE_SZ_SHIFT|macro|ANT_XCVR_CFG_PREAMBLE_SZ_SHIFT
DECL|ANT_XCVR_CFG_PREAMBLE_SZ|macro|ANT_XCVR_CFG_PREAMBLE_SZ
DECL|ANT_XCVR_CFG_RX_DEWHITEN_DIS_MASK|macro|ANT_XCVR_CFG_RX_DEWHITEN_DIS_MASK
DECL|ANT_XCVR_CFG_RX_DEWHITEN_DIS_SHIFT|macro|ANT_XCVR_CFG_RX_DEWHITEN_DIS_SHIFT
DECL|ANT_XCVR_CFG_RX_DEWHITEN_DIS|macro|ANT_XCVR_CFG_RX_DEWHITEN_DIS
DECL|ANT_XCVR_CFG_RX_WARMUP_MASK|macro|ANT_XCVR_CFG_RX_WARMUP_MASK
DECL|ANT_XCVR_CFG_RX_WARMUP_SHIFT|macro|ANT_XCVR_CFG_RX_WARMUP_SHIFT
DECL|ANT_XCVR_CFG_RX_WARMUP|macro|ANT_XCVR_CFG_RX_WARMUP
DECL|ANT_XCVR_CFG_SW_CRC_EN_MASK|macro|ANT_XCVR_CFG_SW_CRC_EN_MASK
DECL|ANT_XCVR_CFG_SW_CRC_EN_SHIFT|macro|ANT_XCVR_CFG_SW_CRC_EN_SHIFT
DECL|ANT_XCVR_CFG_SW_CRC_EN|macro|ANT_XCVR_CFG_SW_CRC_EN
DECL|ANT_XCVR_CFG_TX_WARMUP_MASK|macro|ANT_XCVR_CFG_TX_WARMUP_MASK
DECL|ANT_XCVR_CFG_TX_WARMUP_SHIFT|macro|ANT_XCVR_CFG_TX_WARMUP_SHIFT
DECL|ANT_XCVR_CFG_TX_WARMUP|macro|ANT_XCVR_CFG_TX_WARMUP
DECL|ANT_XCVR_CFG_TX_WHITEN_DIS_MASK|macro|ANT_XCVR_CFG_TX_WHITEN_DIS_MASK
DECL|ANT_XCVR_CFG_TX_WHITEN_DIS_SHIFT|macro|ANT_XCVR_CFG_TX_WHITEN_DIS_SHIFT
DECL|ANT_XCVR_CFG_TX_WHITEN_DIS|macro|ANT_XCVR_CFG_TX_WHITEN_DIS
DECL|ANT_XCVR_CTRL_CMDDEC_CS_MASK|macro|ANT_XCVR_CTRL_CMDDEC_CS_MASK
DECL|ANT_XCVR_CTRL_CMDDEC_CS_SHIFT|macro|ANT_XCVR_CTRL_CMDDEC_CS_SHIFT
DECL|ANT_XCVR_CTRL_CMDDEC_CS|macro|ANT_XCVR_CTRL_CMDDEC_CS
DECL|ANT_XCVR_CTRL_RX_PKT_LENGTH_MASK|macro|ANT_XCVR_CTRL_RX_PKT_LENGTH_MASK
DECL|ANT_XCVR_CTRL_RX_PKT_LENGTH_SHIFT|macro|ANT_XCVR_CTRL_RX_PKT_LENGTH_SHIFT
DECL|ANT_XCVR_CTRL_RX_PKT_LENGTH|macro|ANT_XCVR_CTRL_RX_PKT_LENGTH
DECL|ANT_XCVR_CTRL_SEQCMD_MASK|macro|ANT_XCVR_CTRL_SEQCMD_MASK
DECL|ANT_XCVR_CTRL_SEQCMD_SHIFT|macro|ANT_XCVR_CTRL_SEQCMD_SHIFT
DECL|ANT_XCVR_CTRL_SEQCMD|macro|ANT_XCVR_CTRL_SEQCMD
DECL|ANT_XCVR_CTRL_TX_PKT_LENGTH_MASK|macro|ANT_XCVR_CTRL_TX_PKT_LENGTH_MASK
DECL|ANT_XCVR_CTRL_TX_PKT_LENGTH_SHIFT|macro|ANT_XCVR_CTRL_TX_PKT_LENGTH_SHIFT
DECL|ANT_XCVR_CTRL_TX_PKT_LENGTH|macro|ANT_XCVR_CTRL_TX_PKT_LENGTH
DECL|ANT_XCVR_CTRL_XCVR_BUSY_MASK|macro|ANT_XCVR_CTRL_XCVR_BUSY_MASK
DECL|ANT_XCVR_CTRL_XCVR_BUSY_SHIFT|macro|ANT_XCVR_CTRL_XCVR_BUSY_SHIFT
DECL|ANT_XCVR_CTRL_XCVR_BUSY|macro|ANT_XCVR_CTRL_XCVR_BUSY
DECL|ANT_XCVR_STS_CRC_VALID_MASK|macro|ANT_XCVR_STS_CRC_VALID_MASK
DECL|ANT_XCVR_STS_CRC_VALID_SHIFT|macro|ANT_XCVR_STS_CRC_VALID_SHIFT
DECL|ANT_XCVR_STS_CRC_VALID|macro|ANT_XCVR_STS_CRC_VALID
DECL|ANT_XCVR_STS_RSSI_MASK|macro|ANT_XCVR_STS_RSSI_MASK
DECL|ANT_XCVR_STS_RSSI_SHIFT|macro|ANT_XCVR_STS_RSSI_SHIFT
DECL|ANT_XCVR_STS_RSSI|macro|ANT_XCVR_STS_RSSI
DECL|ANT_XCVR_STS_RX_IN_PROGRESS_MASK|macro|ANT_XCVR_STS_RX_IN_PROGRESS_MASK
DECL|ANT_XCVR_STS_RX_IN_PROGRESS_SHIFT|macro|ANT_XCVR_STS_RX_IN_PROGRESS_SHIFT
DECL|ANT_XCVR_STS_RX_IN_PROGRESS|macro|ANT_XCVR_STS_RX_IN_PROGRESS
DECL|ANT_XCVR_STS_RX_IN_SEARCH_MASK|macro|ANT_XCVR_STS_RX_IN_SEARCH_MASK
DECL|ANT_XCVR_STS_RX_IN_SEARCH_SHIFT|macro|ANT_XCVR_STS_RX_IN_SEARCH_SHIFT
DECL|ANT_XCVR_STS_RX_IN_SEARCH|macro|ANT_XCVR_STS_RX_IN_SEARCH
DECL|ANT_XCVR_STS_RX_IN_WARMDN_MASK|macro|ANT_XCVR_STS_RX_IN_WARMDN_MASK
DECL|ANT_XCVR_STS_RX_IN_WARMDN_SHIFT|macro|ANT_XCVR_STS_RX_IN_WARMDN_SHIFT
DECL|ANT_XCVR_STS_RX_IN_WARMDN|macro|ANT_XCVR_STS_RX_IN_WARMDN
DECL|ANT_XCVR_STS_RX_IN_WARMUP_MASK|macro|ANT_XCVR_STS_RX_IN_WARMUP_MASK
DECL|ANT_XCVR_STS_RX_IN_WARMUP_SHIFT|macro|ANT_XCVR_STS_RX_IN_WARMUP_SHIFT
DECL|ANT_XCVR_STS_RX_IN_WARMUP|macro|ANT_XCVR_STS_RX_IN_WARMUP
DECL|ANT_XCVR_STS_RX_START_T1_PEND_MASK|macro|ANT_XCVR_STS_RX_START_T1_PEND_MASK
DECL|ANT_XCVR_STS_RX_START_T1_PEND_SHIFT|macro|ANT_XCVR_STS_RX_START_T1_PEND_SHIFT
DECL|ANT_XCVR_STS_RX_START_T1_PEND|macro|ANT_XCVR_STS_RX_START_T1_PEND
DECL|ANT_XCVR_STS_RX_START_T2_PEND_MASK|macro|ANT_XCVR_STS_RX_START_T2_PEND_MASK
DECL|ANT_XCVR_STS_RX_START_T2_PEND_SHIFT|macro|ANT_XCVR_STS_RX_START_T2_PEND_SHIFT
DECL|ANT_XCVR_STS_RX_START_T2_PEND|macro|ANT_XCVR_STS_RX_START_T2_PEND
DECL|ANT_XCVR_STS_RX_STOP_T1_PEND_MASK|macro|ANT_XCVR_STS_RX_STOP_T1_PEND_MASK
DECL|ANT_XCVR_STS_RX_STOP_T1_PEND_SHIFT|macro|ANT_XCVR_STS_RX_STOP_T1_PEND_SHIFT
DECL|ANT_XCVR_STS_RX_STOP_T1_PEND|macro|ANT_XCVR_STS_RX_STOP_T1_PEND
DECL|ANT_XCVR_STS_RX_STOP_T2_PEND_MASK|macro|ANT_XCVR_STS_RX_STOP_T2_PEND_MASK
DECL|ANT_XCVR_STS_RX_STOP_T2_PEND_SHIFT|macro|ANT_XCVR_STS_RX_STOP_T2_PEND_SHIFT
DECL|ANT_XCVR_STS_RX_STOP_T2_PEND|macro|ANT_XCVR_STS_RX_STOP_T2_PEND
DECL|ANT_XCVR_STS_TX_IN_PROGRESS_MASK|macro|ANT_XCVR_STS_TX_IN_PROGRESS_MASK
DECL|ANT_XCVR_STS_TX_IN_PROGRESS_SHIFT|macro|ANT_XCVR_STS_TX_IN_PROGRESS_SHIFT
DECL|ANT_XCVR_STS_TX_IN_PROGRESS|macro|ANT_XCVR_STS_TX_IN_PROGRESS
DECL|ANT_XCVR_STS_TX_IN_WARMDN_MASK|macro|ANT_XCVR_STS_TX_IN_WARMDN_MASK
DECL|ANT_XCVR_STS_TX_IN_WARMDN_SHIFT|macro|ANT_XCVR_STS_TX_IN_WARMDN_SHIFT
DECL|ANT_XCVR_STS_TX_IN_WARMDN|macro|ANT_XCVR_STS_TX_IN_WARMDN
DECL|ANT_XCVR_STS_TX_IN_WARMUP_MASK|macro|ANT_XCVR_STS_TX_IN_WARMUP_MASK
DECL|ANT_XCVR_STS_TX_IN_WARMUP_SHIFT|macro|ANT_XCVR_STS_TX_IN_WARMUP_SHIFT
DECL|ANT_XCVR_STS_TX_IN_WARMUP|macro|ANT_XCVR_STS_TX_IN_WARMUP
DECL|ANT_XCVR_STS_TX_START_T1_PEND_MASK|macro|ANT_XCVR_STS_TX_START_T1_PEND_MASK
DECL|ANT_XCVR_STS_TX_START_T1_PEND_SHIFT|macro|ANT_XCVR_STS_TX_START_T1_PEND_SHIFT
DECL|ANT_XCVR_STS_TX_START_T1_PEND|macro|ANT_XCVR_STS_TX_START_T1_PEND
DECL|ANT_XCVR_STS_TX_START_T2_PEND_MASK|macro|ANT_XCVR_STS_TX_START_T2_PEND_MASK
DECL|ANT_XCVR_STS_TX_START_T2_PEND_SHIFT|macro|ANT_XCVR_STS_TX_START_T2_PEND_SHIFT
DECL|ANT_XCVR_STS_TX_START_T2_PEND|macro|ANT_XCVR_STS_TX_START_T2_PEND
DECL|ANT|macro|ANT
DECL|ATCVH|member|__IO uint8_t ATCVH; /**< MCG Auto Trim Compare Value High Register, offset: 0xA */
DECL|ATCVL|member|__IO uint8_t ATCVL; /**< MCG Auto Trim Compare Value Low Register, offset: 0xB */
DECL|ATTR|member|__IO uint16_t ATTR; /**< TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 */
DECL|AUTHSTAT|member|__I uint32_t AUTHSTAT; /**< Authentication Status Register, offset: 0xFB8 */
DECL|AUXPLL_FCAL_CNT1_0|member|__I uint32_t AUXPLL_FCAL_CNT1_0; /**< Aux PLL Frequency Calibration Count 1 and 0, offset: 0x1F8 */
DECL|AUXPLL_FCAL_CNT3_2|member|__I uint32_t AUXPLL_FCAL_CNT3_2; /**< Aux PLL Frequency Calibration Count 3 and 2, offset: 0x1F4 */
DECL|AUXPLL_FCAL_CNT5_4|member|__I uint32_t AUXPLL_FCAL_CNT5_4; /**< Aux PLL Frequency Calibration Count 5 and 4, offset: 0x1F0 */
DECL|AUXPLL_FCAL_CNT6|member|__I uint32_t AUXPLL_FCAL_CNT6; /**< Aux PLL Frequency Calibration Count 6, offset: 0x1EC */
DECL|AUXPLL_FCAL_CTRL|member|__IO uint32_t AUXPLL_FCAL_CTRL; /**< Aux PLL Frequency Calibration Control, offset: 0x1E8 */
DECL|BACKKEY0|member|__I uint8_t BACKKEY0; /**< Backdoor Comparison Key 0., offset: 0x3 */
DECL|BACKKEY1|member|__I uint8_t BACKKEY1; /**< Backdoor Comparison Key 1., offset: 0x2 */
DECL|BACKKEY2|member|__I uint8_t BACKKEY2; /**< Backdoor Comparison Key 2., offset: 0x1 */
DECL|BACKKEY3|member|__I uint8_t BACKKEY3; /**< Backdoor Comparison Key 3., offset: 0x0 */
DECL|BACKKEY4|member|__I uint8_t BACKKEY4; /**< Backdoor Comparison Key 4., offset: 0x7 */
DECL|BACKKEY5|member|__I uint8_t BACKKEY5; /**< Backdoor Comparison Key 5., offset: 0x6 */
DECL|BACKKEY6|member|__I uint8_t BACKKEY6; /**< Backdoor Comparison Key 6., offset: 0x5 */
DECL|BACKKEY7|member|__I uint8_t BACKKEY7; /**< Backdoor Comparison Key 7., offset: 0x4 */
DECL|BALUN_RX|member|__IO uint32_t BALUN_RX; /**< RF Analog Balun RX Mode Control, offset: 0x2C */
DECL|BALUN_TX|member|__IO uint32_t BALUN_TX; /**< RF Analog Balun TX Mode Control, offset: 0x28 */
DECL|BASE|member|__I uint32_t BASE; /**< MTB Base Register, offset: 0xC */
DECL|BAUD|member|__IO uint32_t BAUD; /**< LPUART Baud Rate Register, offset: 0x0 */
DECL|BBA_RES_TUNE_LIN_VAL_10_8|member|__IO uint32_t BBA_RES_TUNE_LIN_VAL_10_8; /**< BBA Resistor Tune Values 10..8, offset: 0x7C */
DECL|BBA_RES_TUNE_LIN_VAL_3_0|member|__IO uint32_t BBA_RES_TUNE_LIN_VAL_3_0; /**< BBA Resistor Tune Values 3..0, offset: 0x74 */
DECL|BBA_RES_TUNE_LIN_VAL_7_4|member|__IO uint32_t BBA_RES_TUNE_LIN_VAL_7_4; /**< BBA Resistor Tune Values 7..4, offset: 0x78 */
DECL|BBA_RES_TUNE_VAL_10_8|member|__IO uint32_t BBA_RES_TUNE_VAL_10_8; /**< BBA Resistor Tune Values 10..8, offset: 0x60 */
DECL|BBA_RES_TUNE_VAL_7_0|member|__IO uint32_t BBA_RES_TUNE_VAL_7_0; /**< BBA Resistor Tune Values 7..0, offset: 0x5C */
DECL|BB_LDO_1|member|__IO uint32_t BB_LDO_1; /**< RF Analog Baseband LDO Control 1, offset: 0x0 */
DECL|BB_LDO_2|member|__IO uint32_t BB_LDO_2; /**< RF Analog Baseband LDO Control 2, offset: 0x4 */
DECL|BITER_ELINKNO|member|__IO uint16_t BITER_ELINKNO; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 */
DECL|BITER_ELINKYES|member|__IO uint16_t BITER_ELINKYES; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 */
DECL|BITRATE|member|__IO uint32_t BITRATE; /**< BIT RATE, offset: 0x88 */
DECL|BLE_ARB_CTRL|member|__IO uint32_t BLE_ARB_CTRL; /**< BLE ARBITRATION CONTROL, offset: 0x8 */
DECL|BSM_CTRL|member|__IO uint32_t BSM_CTRL; /**< BSM CONTROL, offset: 0x50 */
DECL|C0|member|__IO uint8_t C0; /**< DAC Control Register, offset: 0x21 */
DECL|C1|member|__IO uint8_t C1; /**< DAC Control Register 1, offset: 0x22 */
DECL|C1|member|__IO uint8_t C1; /**< I2C Control Register 1, offset: 0x2 */
DECL|C1|member|__IO uint8_t C1; /**< MCG Control 1 Register, offset: 0x0 */
DECL|C2|member|__IO uint8_t C2; /**< DAC Control Register 2, offset: 0x23 */
DECL|C2|member|__IO uint8_t C2; /**< I2C Control Register 2, offset: 0x5 */
DECL|C2|member|__IO uint8_t C2; /**< MCG Control 2 Register, offset: 0x1 */
DECL|C3|member|__IO uint8_t C3; /**< MCG Control 3 Register, offset: 0x2 */
DECL|C4|member|__IO uint8_t C4; /**< MCG Control 4 Register, offset: 0x3 */
DECL|C5|member|__I uint8_t C5; /**< MCG Control 5 Register, offset: 0x4 */
DECL|C6|member|__IO uint8_t C6; /**< MCG Control 6 Register, offset: 0x5 */
DECL|C7|member|__IO uint8_t C7; /**< MCG Control 7 Register, offset: 0xC */
DECL|C8|member|__IO uint8_t C8; /**< MCG Control 8 Register, offset: 0xD */
DECL|CCA2_CTRL|member|__IO uint32_t CCA2_CTRL; /**< CCA2 CONTROL, offset: 0x44 */
DECL|CCA_ED_LQI_CTRL_0|member|__IO uint32_t CCA_ED_LQI_CTRL_0; /**< RX_DIG CCA ED LQI Control Register 0, offset: 0x190 */
DECL|CCA_ED_LQI_CTRL_1|member|__IO uint32_t CCA_ED_LQI_CTRL_1; /**< RX_DIG CCA ED LQI Control Register 1, offset: 0x194 */
DECL|CCA_ED_LQI_STAT_0|member|__I uint32_t CCA_ED_LQI_STAT_0; /**< RX_DIG CCA ED LQI Status Register 0, offset: 0x198 */
DECL|CCA_LQI_CTRL|member|__IO uint32_t CCA_LQI_CTRL; /**< CCA AND LQI CONTROL, offset: 0x40 */
DECL|CCA_LQI_SRC|member|__IO uint32_t CCA_LQI_SRC; /**< 802.15.4 CCA/LQI SOURCE, offset: 0x10 */
DECL|CDNE|member|__O uint8_t CDNE; /**< Clear DONE Status Bit Register, offset: 0x1C */
DECL|CEEI|member|__O uint8_t CEEI; /**< Clear Enable Error Interrupt Register, offset: 0x18 */
DECL|CERQ|member|__O uint8_t CERQ; /**< Clear Enable Request Register, offset: 0x1A */
DECL|CERR|member|__O uint8_t CERR; /**< Clear Error Register, offset: 0x1E */
DECL|CFG1|member|__IO uint32_t CFG1; /**< ADC Configuration Register 1, offset: 0x8 */
DECL|CFG1|member|__IO uint32_t CFG1; /**< PHY CONFIGURATION REGISTER 1, offset: 0x20 */
DECL|CFG2|member|__IO uint32_t CFG2; /**< ADC Configuration Register 2, offset: 0xC */
DECL|CFG2|member|__IO uint32_t CFG2; /**< PHY CONFIGURATION REGISTER 2, offset: 0x24 */
DECL|CGH1|member|__IO uint8_t CGH1; /**< CMT Carrier Generator High Data Register 1, offset: 0x0 */
DECL|CGH2|member|__IO uint8_t CGH2; /**< CMT Carrier Generator High Data Register 2, offset: 0x2 */
DECL|CGL1|member|__IO uint8_t CGL1; /**< CMT Carrier Generator Low Data Register 1, offset: 0x1 */
DECL|CGL2|member|__IO uint8_t CGL2; /**< CMT Carrier Generator Low Data Register 2, offset: 0x3 */
DECL|CHANNEL_NUM0|member|__IO uint32_t CHANNEL_NUM0; /**< CHANNEL NUMBER 0, offset: 0x28 */
DECL|CHANNEL_NUM1|member|__IO uint32_t CHANNEL_NUM1; /**< CHANNEL NUMBER 1, offset: 0x64 */
DECL|CHANNEL_NUM|member|__IO uint32_t CHANNEL_NUM; /**< CHANNEL NUMBER, offset: 0x20 */
DECL|CHANNEL_NUM|member|__IO uint32_t CHANNEL_NUM; /**< CHANNEL NUMBER, offset: 0x20 */
DECL|CHANNEL|member|} CHANNEL[2];
DECL|CHAN_MAP|member|__IO uint32_t CHAN_MAP; /**< PLL Channel Mapping, offset: 0x8 */
DECL|CHAVID|member|__I uint32_t CHAVID; /**< CHA Version ID Register, offset: 0x4F8 */
DECL|CHCFG|member|__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset: 0x0, array step: 0x1 */
DECL|CINT|member|__O uint8_t CINT; /**< Clear Interrupt Request Register, offset: 0x1F */
DECL|CITER_ELINKNO|member|__IO uint16_t CITER_ELINKNO; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 */
DECL|CITER_ELINKYES|member|__IO uint16_t CITER_ELINKYES; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 */
DECL|CLKDIV1|member|__IO uint32_t CLKDIV1; /**< System Clock Divider Register 1, offset: 0x1044 */
DECL|CLM0|member|__IO uint32_t CLM0; /**< ADC Minus-Side General Calibration Value Register, offset: 0x6C */
DECL|CLM1|member|__IO uint32_t CLM1; /**< ADC Minus-Side General Calibration Value Register, offset: 0x68 */
DECL|CLM2|member|__IO uint32_t CLM2; /**< ADC Minus-Side General Calibration Value Register, offset: 0x64 */
DECL|CLM3|member|__IO uint32_t CLM3; /**< ADC Minus-Side General Calibration Value Register, offset: 0x60 */
DECL|CLM4|member|__IO uint32_t CLM4; /**< ADC Minus-Side General Calibration Value Register, offset: 0x5C */
DECL|CLMD|member|__IO uint32_t CLMD; /**< ADC Minus-Side General Calibration Value Register, offset: 0x54 */
DECL|CLMS|member|__IO uint32_t CLMS; /**< ADC Minus-Side General Calibration Value Register, offset: 0x58 */
DECL|CLP0|member|__IO uint32_t CLP0; /**< ADC Plus-Side General Calibration Value Register, offset: 0x4C */
DECL|CLP1|member|__IO uint32_t CLP1; /**< ADC Plus-Side General Calibration Value Register, offset: 0x48 */
DECL|CLP2|member|__IO uint32_t CLP2; /**< ADC Plus-Side General Calibration Value Register, offset: 0x44 */
DECL|CLP3|member|__IO uint32_t CLP3; /**< ADC Plus-Side General Calibration Value Register, offset: 0x40 */
DECL|CLP4|member|__IO uint32_t CLP4; /**< ADC Plus-Side General Calibration Value Register, offset: 0x3C */
DECL|CLPD|member|__IO uint32_t CLPD; /**< ADC Plus-Side General Calibration Value Register, offset: 0x34 */
DECL|CLPS|member|__IO uint32_t CLPS; /**< ADC Plus-Side General Calibration Value Register, offset: 0x38 */
DECL|CMD1|member|__IO uint8_t CMD1; /**< CMT Modulator Data Register Mark High, offset: 0x6 */
DECL|CMD2|member|__IO uint8_t CMD2; /**< CMT Modulator Data Register Mark Low, offset: 0x7 */
DECL|CMD3|member|__IO uint8_t CMD3; /**< CMT Modulator Data Register Space High, offset: 0x8 */
DECL|CMD4|member|__IO uint8_t CMD4; /**< CMT Modulator Data Register Space Low, offset: 0x9 */
DECL|CMP0_BASE|macro|CMP0_BASE
DECL|CMP0_IRQn|enumerator|CMP0_IRQn = 16, /**< CMP0 interrupt */
DECL|CMP0|macro|CMP0
DECL|CMP_BASE_ADDRS|macro|CMP_BASE_ADDRS
DECL|CMP_BASE_PTRS|macro|CMP_BASE_PTRS
DECL|CMP_CR0_FILTER_CNT_MASK|macro|CMP_CR0_FILTER_CNT_MASK
DECL|CMP_CR0_FILTER_CNT_SHIFT|macro|CMP_CR0_FILTER_CNT_SHIFT
DECL|CMP_CR0_FILTER_CNT|macro|CMP_CR0_FILTER_CNT
DECL|CMP_CR0_HYSTCTR_MASK|macro|CMP_CR0_HYSTCTR_MASK
DECL|CMP_CR0_HYSTCTR_SHIFT|macro|CMP_CR0_HYSTCTR_SHIFT
DECL|CMP_CR0_HYSTCTR|macro|CMP_CR0_HYSTCTR
DECL|CMP_CR1_COS_MASK|macro|CMP_CR1_COS_MASK
DECL|CMP_CR1_COS_SHIFT|macro|CMP_CR1_COS_SHIFT
DECL|CMP_CR1_COS|macro|CMP_CR1_COS
DECL|CMP_CR1_EN_MASK|macro|CMP_CR1_EN_MASK
DECL|CMP_CR1_EN_SHIFT|macro|CMP_CR1_EN_SHIFT
DECL|CMP_CR1_EN|macro|CMP_CR1_EN
DECL|CMP_CR1_INV_MASK|macro|CMP_CR1_INV_MASK
DECL|CMP_CR1_INV_SHIFT|macro|CMP_CR1_INV_SHIFT
DECL|CMP_CR1_INV|macro|CMP_CR1_INV
DECL|CMP_CR1_OPE_MASK|macro|CMP_CR1_OPE_MASK
DECL|CMP_CR1_OPE_SHIFT|macro|CMP_CR1_OPE_SHIFT
DECL|CMP_CR1_OPE|macro|CMP_CR1_OPE
DECL|CMP_CR1_PMODE_MASK|macro|CMP_CR1_PMODE_MASK
DECL|CMP_CR1_PMODE_SHIFT|macro|CMP_CR1_PMODE_SHIFT
DECL|CMP_CR1_PMODE|macro|CMP_CR1_PMODE
DECL|CMP_CR1_SE_MASK|macro|CMP_CR1_SE_MASK
DECL|CMP_CR1_SE_SHIFT|macro|CMP_CR1_SE_SHIFT
DECL|CMP_CR1_SE|macro|CMP_CR1_SE
DECL|CMP_CR1_TRIGM_MASK|macro|CMP_CR1_TRIGM_MASK
DECL|CMP_CR1_TRIGM_SHIFT|macro|CMP_CR1_TRIGM_SHIFT
DECL|CMP_CR1_TRIGM|macro|CMP_CR1_TRIGM
DECL|CMP_CR1_WE_MASK|macro|CMP_CR1_WE_MASK
DECL|CMP_CR1_WE_SHIFT|macro|CMP_CR1_WE_SHIFT
DECL|CMP_CR1_WE|macro|CMP_CR1_WE
DECL|CMP_DACCR_DACEN_MASK|macro|CMP_DACCR_DACEN_MASK
DECL|CMP_DACCR_DACEN_SHIFT|macro|CMP_DACCR_DACEN_SHIFT
DECL|CMP_DACCR_DACEN|macro|CMP_DACCR_DACEN
DECL|CMP_DACCR_VOSEL_MASK|macro|CMP_DACCR_VOSEL_MASK
DECL|CMP_DACCR_VOSEL_SHIFT|macro|CMP_DACCR_VOSEL_SHIFT
DECL|CMP_DACCR_VOSEL|macro|CMP_DACCR_VOSEL
DECL|CMP_DACCR_VRSEL_MASK|macro|CMP_DACCR_VRSEL_MASK
DECL|CMP_DACCR_VRSEL_SHIFT|macro|CMP_DACCR_VRSEL_SHIFT
DECL|CMP_DACCR_VRSEL|macro|CMP_DACCR_VRSEL
DECL|CMP_FPR_FILT_PER_MASK|macro|CMP_FPR_FILT_PER_MASK
DECL|CMP_FPR_FILT_PER_SHIFT|macro|CMP_FPR_FILT_PER_SHIFT
DECL|CMP_FPR_FILT_PER|macro|CMP_FPR_FILT_PER
DECL|CMP_IRQS|macro|CMP_IRQS
DECL|CMP_MUXCR_MSEL_MASK|macro|CMP_MUXCR_MSEL_MASK
DECL|CMP_MUXCR_MSEL_SHIFT|macro|CMP_MUXCR_MSEL_SHIFT
DECL|CMP_MUXCR_MSEL|macro|CMP_MUXCR_MSEL
DECL|CMP_MUXCR_PSEL_MASK|macro|CMP_MUXCR_PSEL_MASK
DECL|CMP_MUXCR_PSEL_SHIFT|macro|CMP_MUXCR_PSEL_SHIFT
DECL|CMP_MUXCR_PSEL|macro|CMP_MUXCR_PSEL
DECL|CMP_MUXCR_PSTM_MASK|macro|CMP_MUXCR_PSTM_MASK
DECL|CMP_MUXCR_PSTM_SHIFT|macro|CMP_MUXCR_PSTM_SHIFT
DECL|CMP_MUXCR_PSTM|macro|CMP_MUXCR_PSTM
DECL|CMP_SCR_CFF_MASK|macro|CMP_SCR_CFF_MASK
DECL|CMP_SCR_CFF_SHIFT|macro|CMP_SCR_CFF_SHIFT
DECL|CMP_SCR_CFF|macro|CMP_SCR_CFF
DECL|CMP_SCR_CFR_MASK|macro|CMP_SCR_CFR_MASK
DECL|CMP_SCR_CFR_SHIFT|macro|CMP_SCR_CFR_SHIFT
DECL|CMP_SCR_CFR|macro|CMP_SCR_CFR
DECL|CMP_SCR_COUT_MASK|macro|CMP_SCR_COUT_MASK
DECL|CMP_SCR_COUT_SHIFT|macro|CMP_SCR_COUT_SHIFT
DECL|CMP_SCR_COUT|macro|CMP_SCR_COUT
DECL|CMP_SCR_DMAEN_MASK|macro|CMP_SCR_DMAEN_MASK
DECL|CMP_SCR_DMAEN_SHIFT|macro|CMP_SCR_DMAEN_SHIFT
DECL|CMP_SCR_DMAEN|macro|CMP_SCR_DMAEN
DECL|CMP_SCR_IEF_MASK|macro|CMP_SCR_IEF_MASK
DECL|CMP_SCR_IEF_SHIFT|macro|CMP_SCR_IEF_SHIFT
DECL|CMP_SCR_IEF|macro|CMP_SCR_IEF
DECL|CMP_SCR_IER_MASK|macro|CMP_SCR_IER_MASK
DECL|CMP_SCR_IER_SHIFT|macro|CMP_SCR_IER_SHIFT
DECL|CMP_SCR_IER|macro|CMP_SCR_IER
DECL|CMP_Type|typedef|} CMP_Type;
DECL|CMR|member|__IO uint32_t CMR; /**< Low Power Timer Compare Register, offset: 0x8 */
DECL|CMT_BASE_ADDRS|macro|CMT_BASE_ADDRS
DECL|CMT_BASE_PTRS|macro|CMT_BASE_PTRS
DECL|CMT_BASE|macro|CMT_BASE
DECL|CMT_CGH1_PH_MASK|macro|CMT_CGH1_PH_MASK
DECL|CMT_CGH1_PH_SHIFT|macro|CMT_CGH1_PH_SHIFT
DECL|CMT_CGH1_PH|macro|CMT_CGH1_PH
DECL|CMT_CGH2_SH_MASK|macro|CMT_CGH2_SH_MASK
DECL|CMT_CGH2_SH_SHIFT|macro|CMT_CGH2_SH_SHIFT
DECL|CMT_CGH2_SH|macro|CMT_CGH2_SH
DECL|CMT_CGL1_PL_MASK|macro|CMT_CGL1_PL_MASK
DECL|CMT_CGL1_PL_SHIFT|macro|CMT_CGL1_PL_SHIFT
DECL|CMT_CGL1_PL|macro|CMT_CGL1_PL
DECL|CMT_CGL2_SL_MASK|macro|CMT_CGL2_SL_MASK
DECL|CMT_CGL2_SL_SHIFT|macro|CMT_CGL2_SL_SHIFT
DECL|CMT_CGL2_SL|macro|CMT_CGL2_SL
DECL|CMT_CMD1_MB_MASK|macro|CMT_CMD1_MB_MASK
DECL|CMT_CMD1_MB_SHIFT|macro|CMT_CMD1_MB_SHIFT
DECL|CMT_CMD1_MB|macro|CMT_CMD1_MB
DECL|CMT_CMD2_MB_MASK|macro|CMT_CMD2_MB_MASK
DECL|CMT_CMD2_MB_SHIFT|macro|CMT_CMD2_MB_SHIFT
DECL|CMT_CMD2_MB|macro|CMT_CMD2_MB
DECL|CMT_CMD3_SB_MASK|macro|CMT_CMD3_SB_MASK
DECL|CMT_CMD3_SB_SHIFT|macro|CMT_CMD3_SB_SHIFT
DECL|CMT_CMD3_SB|macro|CMT_CMD3_SB
DECL|CMT_CMD4_SB_MASK|macro|CMT_CMD4_SB_MASK
DECL|CMT_CMD4_SB_SHIFT|macro|CMT_CMD4_SB_SHIFT
DECL|CMT_CMD4_SB|macro|CMT_CMD4_SB
DECL|CMT_DMA_DMA_MASK|macro|CMT_DMA_DMA_MASK
DECL|CMT_DMA_DMA_SHIFT|macro|CMT_DMA_DMA_SHIFT
DECL|CMT_DMA_DMA|macro|CMT_DMA_DMA
DECL|CMT_IRQS|macro|CMT_IRQS
DECL|CMT_IRQn|enumerator|CMT_IRQn = 14, /**< CMT interrupt */
DECL|CMT_MSC_BASE_MASK|macro|CMT_MSC_BASE_MASK
DECL|CMT_MSC_BASE_SHIFT|macro|CMT_MSC_BASE_SHIFT
DECL|CMT_MSC_BASE|macro|CMT_MSC_BASE
DECL|CMT_MSC_CMTDIV_MASK|macro|CMT_MSC_CMTDIV_MASK
DECL|CMT_MSC_CMTDIV_SHIFT|macro|CMT_MSC_CMTDIV_SHIFT
DECL|CMT_MSC_CMTDIV|macro|CMT_MSC_CMTDIV
DECL|CMT_MSC_EOCF_MASK|macro|CMT_MSC_EOCF_MASK
DECL|CMT_MSC_EOCF_SHIFT|macro|CMT_MSC_EOCF_SHIFT
DECL|CMT_MSC_EOCF|macro|CMT_MSC_EOCF
DECL|CMT_MSC_EOCIE_MASK|macro|CMT_MSC_EOCIE_MASK
DECL|CMT_MSC_EOCIE_SHIFT|macro|CMT_MSC_EOCIE_SHIFT
DECL|CMT_MSC_EOCIE|macro|CMT_MSC_EOCIE
DECL|CMT_MSC_EXSPC_MASK|macro|CMT_MSC_EXSPC_MASK
DECL|CMT_MSC_EXSPC_SHIFT|macro|CMT_MSC_EXSPC_SHIFT
DECL|CMT_MSC_EXSPC|macro|CMT_MSC_EXSPC
DECL|CMT_MSC_FSK_MASK|macro|CMT_MSC_FSK_MASK
DECL|CMT_MSC_FSK_SHIFT|macro|CMT_MSC_FSK_SHIFT
DECL|CMT_MSC_FSK|macro|CMT_MSC_FSK
DECL|CMT_MSC_MCGEN_MASK|macro|CMT_MSC_MCGEN_MASK
DECL|CMT_MSC_MCGEN_SHIFT|macro|CMT_MSC_MCGEN_SHIFT
DECL|CMT_MSC_MCGEN|macro|CMT_MSC_MCGEN
DECL|CMT_OC_CMTPOL_MASK|macro|CMT_OC_CMTPOL_MASK
DECL|CMT_OC_CMTPOL_SHIFT|macro|CMT_OC_CMTPOL_SHIFT
DECL|CMT_OC_CMTPOL|macro|CMT_OC_CMTPOL
DECL|CMT_OC_IROL_MASK|macro|CMT_OC_IROL_MASK
DECL|CMT_OC_IROL_SHIFT|macro|CMT_OC_IROL_SHIFT
DECL|CMT_OC_IROL|macro|CMT_OC_IROL
DECL|CMT_OC_IROPEN_MASK|macro|CMT_OC_IROPEN_MASK
DECL|CMT_OC_IROPEN_SHIFT|macro|CMT_OC_IROPEN_SHIFT
DECL|CMT_OC_IROPEN|macro|CMT_OC_IROPEN
DECL|CMT_PPS_PPSDIV_MASK|macro|CMT_PPS_PPSDIV_MASK
DECL|CMT_PPS_PPSDIV_SHIFT|macro|CMT_PPS_PPSDIV_SHIFT
DECL|CMT_PPS_PPSDIV|macro|CMT_PPS_PPSDIV
DECL|CMT_Type|typedef|} CMT_Type;
DECL|CMT|macro|CMT
DECL|CNR|member|__IO uint32_t CNR; /**< Low Power Timer Counter Register, offset: 0xC */
DECL|CNT|member|__IO uint32_t CNT; /**< Counter, offset: 0x4 */
DECL|COMBINE|member|__IO uint32_t COMBINE; /**< Combine Channel Register, offset: 0x64 */
DECL|COMPARATOR|member|} COMPARATOR[2];
DECL|COMPID|member|__I uint32_t COMPID[4]; /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
DECL|COMPID|member|__I uint32_t COMPID[4]; /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
DECL|COMPID|member|__I uint32_t COMPID[4]; /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
DECL|COMP|member|__IO uint32_t COMP; /**< MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 */
DECL|COM|member|__IO uint32_t COM; /**< Command Register, offset: 0x30 */
DECL|CONF|member|__IO uint32_t CONF; /**< Configuration, offset: 0x84 */
DECL|CONTROLS|member|} CONTROLS[4];
DECL|CONTROL|member|__IO uint32_t CONTROL; /**< Radio System Control, offset: 0x0 */
DECL|COPC|member|__IO uint32_t COPC; /**< COP Control Register, offset: 0x1100 */
DECL|CORR_CTRL|member|__IO uint32_t CORR_CTRL; /**< 802.15.4 DEMOD CORRELLATOR CONTROL, offset: 0x0 */
DECL|CPO|member|__IO uint32_t CPO; /**< Compute Operation Control Register, offset: 0x40 */
DECL|CR0|member|__IO uint8_t CR0; /**< CMP Control Register 0, offset: 0x0 */
DECL|CR1|member|__IO uint8_t CR1; /**< CMP Control Register 1, offset: 0x1 */
DECL|CRCW_CFG|member|__IO uint32_t CRCW_CFG; /**< CRC/WHITENER CONTROL, offset: 0x30 */
DECL|CRC_CFG|member|__IO uint32_t CRC_CFG; /**< CRC CONFIGURATION, offset: 0x6C */
DECL|CRC_EC_MASK|member|__I uint32_t CRC_EC_MASK; /**< CRC ERROR CORRECTION MASK, offset: 0x34 */
DECL|CRC_INIT|member|__IO uint32_t CRC_INIT; /**< CRC INITIALIZATION, offset: 0x70 */
DECL|CRC_POLY|member|__IO uint32_t CRC_POLY; /**< CRC POLYNOMIAL, offset: 0x74 */
DECL|CRC_RES_OUT|member|__I uint32_t CRC_RES_OUT; /**< CRC RESULT, offset: 0x38 */
DECL|CRC_XOR_OUT|member|__IO uint32_t CRC_XOR_OUT; /**< CRC XOR OUT, offset: 0x78 */
DECL|CR|member|__IO uint32_t CR; /**< Control Register, offset: 0x0 */
DECL|CR|member|__IO uint32_t CR; /**< RTC Control Register, offset: 0x10 */
DECL|CSR|member|__IO uint16_t CSR; /**< TCD Control and Status, array offset: 0x101C, array step: 0x20 */
DECL|CSR|member|__IO uint32_t CSR; /**< Low Power Timer Control Status Register, offset: 0x0 */
DECL|CTAR_SLAVE|member|__IO uint32_t CTAR_SLAVE[1]; /**< Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 */
DECL|CTAR|member|__IO uint32_t CTAR[2]; /**< Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 */
DECL|CTL|member|__IO uint32_t CTL; /**< Control Register, offset: 0x34 */
DECL|CTRL|member|__I uint32_t CTRL; /**< MTB DWT Control Register, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< LPUART Control Register, offset: 0x8 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< TRANSCEIVER SEQUENCE MANAGER CONTROL, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< TX Digital Control, offset: 0x0 */
DECL|CTUNE_CNT1_0|member|__I uint32_t CTUNE_CNT1_0; /**< PLL Coarse Tune Counts 1 and 0, offset: 0x50 */
DECL|CTUNE_CNT3_2|member|__I uint32_t CTUNE_CNT3_2; /**< PLL Coarse Tune Counts 3 and 2, offset: 0x4C */
DECL|CTUNE_CNT5_4|member|__I uint32_t CTUNE_CNT5_4; /**< PLL Coarse Tune Counts 5 and 4, offset: 0x48 */
DECL|CTUNE_CNT6|member|__I uint32_t CTUNE_CNT6; /**< PLL Coarse Tune Count 6, offset: 0x44 */
DECL|CTUNE_CTRL|member|__IO uint32_t CTUNE_CTRL; /**< PLL Coarse Tune Control, offset: 0x40 */
DECL|CTUNE_RES|member|__I uint32_t CTUNE_RES; /**< PLL Coarse Tune Results, offset: 0x54 */
DECL|CTX|member|__IO uint32_t CTX[14]; /**< Context Register, array offset: 0x100, array step: 0x4 */
DECL|CV1|member|__IO uint32_t CV1; /**< Compare Value Registers, offset: 0x18 */
DECL|CV2|member|__IO uint32_t CV2; /**< Compare Value Registers, offset: 0x1C */
DECL|CVAL|member|__I uint32_t CVAL; /**< Current Timer Value Register, array offset: 0x104, array step: 0x10 */
DECL|CW|member|__IO uint32_t CW; /**< Clear Written Register, offset: 0x40 */
DECL|CnSC|member|__IO uint32_t CnSC; /**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8 */
DECL|CnV|member|__IO uint32_t CnV; /**< Channel (n) Value, array offset: 0x10, array step: 0x8 */
DECL|DAC0_BASE|macro|DAC0_BASE
DECL|DAC0_IRQn|enumerator|DAC0_IRQn = 25, /**< DAC0 interrupt */
DECL|DAC0|macro|DAC0
DECL|DACCR|member|__IO uint8_t DACCR; /**< DAC Control Register, offset: 0x4 */
DECL|DAC_BASE_ADDRS|macro|DAC_BASE_ADDRS
DECL|DAC_BASE_PTRS|macro|DAC_BASE_PTRS
DECL|DAC_C0_DACBBIEN_MASK|macro|DAC_C0_DACBBIEN_MASK
DECL|DAC_C0_DACBBIEN_SHIFT|macro|DAC_C0_DACBBIEN_SHIFT
DECL|DAC_C0_DACBBIEN|macro|DAC_C0_DACBBIEN
DECL|DAC_C0_DACBTIEN_MASK|macro|DAC_C0_DACBTIEN_MASK
DECL|DAC_C0_DACBTIEN_SHIFT|macro|DAC_C0_DACBTIEN_SHIFT
DECL|DAC_C0_DACBTIEN|macro|DAC_C0_DACBTIEN
DECL|DAC_C0_DACBWIEN_MASK|macro|DAC_C0_DACBWIEN_MASK
DECL|DAC_C0_DACBWIEN_SHIFT|macro|DAC_C0_DACBWIEN_SHIFT
DECL|DAC_C0_DACBWIEN|macro|DAC_C0_DACBWIEN
DECL|DAC_C0_DACEN_MASK|macro|DAC_C0_DACEN_MASK
DECL|DAC_C0_DACEN_SHIFT|macro|DAC_C0_DACEN_SHIFT
DECL|DAC_C0_DACEN|macro|DAC_C0_DACEN
DECL|DAC_C0_DACRFS_MASK|macro|DAC_C0_DACRFS_MASK
DECL|DAC_C0_DACRFS_SHIFT|macro|DAC_C0_DACRFS_SHIFT
DECL|DAC_C0_DACRFS|macro|DAC_C0_DACRFS
DECL|DAC_C0_DACSWTRG_MASK|macro|DAC_C0_DACSWTRG_MASK
DECL|DAC_C0_DACSWTRG_SHIFT|macro|DAC_C0_DACSWTRG_SHIFT
DECL|DAC_C0_DACSWTRG|macro|DAC_C0_DACSWTRG
DECL|DAC_C0_DACTRGSEL_MASK|macro|DAC_C0_DACTRGSEL_MASK
DECL|DAC_C0_DACTRGSEL_SHIFT|macro|DAC_C0_DACTRGSEL_SHIFT
DECL|DAC_C0_DACTRGSEL|macro|DAC_C0_DACTRGSEL
DECL|DAC_C0_LPEN_MASK|macro|DAC_C0_LPEN_MASK
DECL|DAC_C0_LPEN_SHIFT|macro|DAC_C0_LPEN_SHIFT
DECL|DAC_C0_LPEN|macro|DAC_C0_LPEN
DECL|DAC_C1_DACBFEN_MASK|macro|DAC_C1_DACBFEN_MASK
DECL|DAC_C1_DACBFEN_SHIFT|macro|DAC_C1_DACBFEN_SHIFT
DECL|DAC_C1_DACBFEN|macro|DAC_C1_DACBFEN
DECL|DAC_C1_DACBFMD_MASK|macro|DAC_C1_DACBFMD_MASK
DECL|DAC_C1_DACBFMD_SHIFT|macro|DAC_C1_DACBFMD_SHIFT
DECL|DAC_C1_DACBFMD|macro|DAC_C1_DACBFMD
DECL|DAC_C1_DACBFWM_MASK|macro|DAC_C1_DACBFWM_MASK
DECL|DAC_C1_DACBFWM_SHIFT|macro|DAC_C1_DACBFWM_SHIFT
DECL|DAC_C1_DACBFWM|macro|DAC_C1_DACBFWM
DECL|DAC_C1_DMAEN_MASK|macro|DAC_C1_DMAEN_MASK
DECL|DAC_C1_DMAEN_SHIFT|macro|DAC_C1_DMAEN_SHIFT
DECL|DAC_C1_DMAEN|macro|DAC_C1_DMAEN
DECL|DAC_C2_DACBFRP_MASK|macro|DAC_C2_DACBFRP_MASK
DECL|DAC_C2_DACBFRP_SHIFT|macro|DAC_C2_DACBFRP_SHIFT
DECL|DAC_C2_DACBFRP|macro|DAC_C2_DACBFRP
DECL|DAC_C2_DACBFUP_MASK|macro|DAC_C2_DACBFUP_MASK
DECL|DAC_C2_DACBFUP_SHIFT|macro|DAC_C2_DACBFUP_SHIFT
DECL|DAC_C2_DACBFUP|macro|DAC_C2_DACBFUP
DECL|DAC_DATH_COUNT|macro|DAC_DATH_COUNT
DECL|DAC_DATH_DATA1_MASK|macro|DAC_DATH_DATA1_MASK
DECL|DAC_DATH_DATA1_SHIFT|macro|DAC_DATH_DATA1_SHIFT
DECL|DAC_DATH_DATA1|macro|DAC_DATH_DATA1
DECL|DAC_DATL_COUNT|macro|DAC_DATL_COUNT
DECL|DAC_DATL_DATA0_MASK|macro|DAC_DATL_DATA0_MASK
DECL|DAC_DATL_DATA0_SHIFT|macro|DAC_DATL_DATA0_SHIFT
DECL|DAC_DATL_DATA0|macro|DAC_DATL_DATA0
DECL|DAC_IRQS|macro|DAC_IRQS
DECL|DAC_SR_DACBFRPBF_MASK|macro|DAC_SR_DACBFRPBF_MASK
DECL|DAC_SR_DACBFRPBF_SHIFT|macro|DAC_SR_DACBFRPBF_SHIFT
DECL|DAC_SR_DACBFRPBF|macro|DAC_SR_DACBFRPBF
DECL|DAC_SR_DACBFRPTF_MASK|macro|DAC_SR_DACBFRPTF_MASK
DECL|DAC_SR_DACBFRPTF_SHIFT|macro|DAC_SR_DACBFRPTF_SHIFT
DECL|DAC_SR_DACBFRPTF|macro|DAC_SR_DACBFRPTF
DECL|DAC_SR_DACBFWMF_MASK|macro|DAC_SR_DACBFWMF_MASK
DECL|DAC_SR_DACBFWMF_SHIFT|macro|DAC_SR_DACBFWMF_SHIFT
DECL|DAC_SR_DACBFWMF|macro|DAC_SR_DACBFWMF
DECL|DAC_Type|typedef|} DAC_Type;
DECL|DADDR|member|__IO uint32_t DADDR; /**< TCD Destination Address, array offset: 0x1010, array step: 0x20 */
DECL|DATA_PADDING|member|__IO uint32_t DATA_PADDING; /**< TX Data Padding, offset: 0x4 */
DECL|DATA|member|__IO uint32_t DATA; /**< LPUART Data Register, offset: 0xC */
DECL|DATA|member|__IO uint32_t DATA; /**< TSI DATA Register, offset: 0x4 */
DECL|DATH|member|__IO uint8_t DATH; /**< DAC Data High Register, array offset: 0x1, array step: 0x2 */
DECL|DATL|member|__IO uint8_t DATL; /**< DAC Data Low Register, array offset: 0x0, array step: 0x2 */
DECL|DAT|member|} DAT[2];
DECL|DCDC_BASE_ADDRS|macro|DCDC_BASE_ADDRS
DECL|DCDC_BASE_PTRS|macro|DCDC_BASE_PTRS
DECL|DCDC_BASE|macro|DCDC_BASE
DECL|DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH_MASK|macro|DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH_MASK
DECL|DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH_SHIFT|macro|DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH_SHIFT
DECL|DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH|macro|DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH
DECL|DCDC_REG0_DCDC_LESS_I_MASK|macro|DCDC_REG0_DCDC_LESS_I_MASK
DECL|DCDC_REG0_DCDC_LESS_I_SHIFT|macro|DCDC_REG0_DCDC_LESS_I_SHIFT
DECL|DCDC_REG0_DCDC_LESS_I|macro|DCDC_REG0_DCDC_LESS_I
DECL|DCDC_REG0_DCDC_LP_DF_CMP_ENABLE_MASK|macro|DCDC_REG0_DCDC_LP_DF_CMP_ENABLE_MASK
DECL|DCDC_REG0_DCDC_LP_DF_CMP_ENABLE_SHIFT|macro|DCDC_REG0_DCDC_LP_DF_CMP_ENABLE_SHIFT
DECL|DCDC_REG0_DCDC_LP_DF_CMP_ENABLE|macro|DCDC_REG0_DCDC_LP_DF_CMP_ENABLE
DECL|DCDC_REG0_DCDC_LP_STATE_HYS_H_MASK|macro|DCDC_REG0_DCDC_LP_STATE_HYS_H_MASK
DECL|DCDC_REG0_DCDC_LP_STATE_HYS_H_SHIFT|macro|DCDC_REG0_DCDC_LP_STATE_HYS_H_SHIFT
DECL|DCDC_REG0_DCDC_LP_STATE_HYS_H|macro|DCDC_REG0_DCDC_LP_STATE_HYS_H
DECL|DCDC_REG0_DCDC_LP_STATE_HYS_L_MASK|macro|DCDC_REG0_DCDC_LP_STATE_HYS_L_MASK
DECL|DCDC_REG0_DCDC_LP_STATE_HYS_L_SHIFT|macro|DCDC_REG0_DCDC_LP_STATE_HYS_L_SHIFT
DECL|DCDC_REG0_DCDC_LP_STATE_HYS_L|macro|DCDC_REG0_DCDC_LP_STATE_HYS_L
DECL|DCDC_REG0_DCDC_PWD_OSC_INT_MASK|macro|DCDC_REG0_DCDC_PWD_OSC_INT_MASK
DECL|DCDC_REG0_DCDC_PWD_OSC_INT_SHIFT|macro|DCDC_REG0_DCDC_PWD_OSC_INT_SHIFT
DECL|DCDC_REG0_DCDC_PWD_OSC_INT|macro|DCDC_REG0_DCDC_PWD_OSC_INT
DECL|DCDC_REG0_DCDC_SEL_CLK_MASK|macro|DCDC_REG0_DCDC_SEL_CLK_MASK
DECL|DCDC_REG0_DCDC_SEL_CLK_SHIFT|macro|DCDC_REG0_DCDC_SEL_CLK_SHIFT
DECL|DCDC_REG0_DCDC_SEL_CLK|macro|DCDC_REG0_DCDC_SEL_CLK
DECL|DCDC_REG0_DCDC_STS_DC_OK_MASK|macro|DCDC_REG0_DCDC_STS_DC_OK_MASK
DECL|DCDC_REG0_DCDC_STS_DC_OK_SHIFT|macro|DCDC_REG0_DCDC_STS_DC_OK_SHIFT
DECL|DCDC_REG0_DCDC_STS_DC_OK|macro|DCDC_REG0_DCDC_STS_DC_OK
DECL|DCDC_REG0_DCDC_VBAT_DIV_CTRL_MASK|macro|DCDC_REG0_DCDC_VBAT_DIV_CTRL_MASK
DECL|DCDC_REG0_DCDC_VBAT_DIV_CTRL_SHIFT|macro|DCDC_REG0_DCDC_VBAT_DIV_CTRL_SHIFT
DECL|DCDC_REG0_DCDC_VBAT_DIV_CTRL|macro|DCDC_REG0_DCDC_VBAT_DIV_CTRL
DECL|DCDC_REG0_DCDC_XTALOK_DISABLE_MASK|macro|DCDC_REG0_DCDC_XTALOK_DISABLE_MASK
DECL|DCDC_REG0_DCDC_XTALOK_DISABLE_SHIFT|macro|DCDC_REG0_DCDC_XTALOK_DISABLE_SHIFT
DECL|DCDC_REG0_DCDC_XTALOK_DISABLE|macro|DCDC_REG0_DCDC_XTALOK_DISABLE
DECL|DCDC_REG0_HYST_LP_CMP_DISABLE_MASK|macro|DCDC_REG0_HYST_LP_CMP_DISABLE_MASK
DECL|DCDC_REG0_HYST_LP_CMP_DISABLE_SHIFT|macro|DCDC_REG0_HYST_LP_CMP_DISABLE_SHIFT
DECL|DCDC_REG0_HYST_LP_CMP_DISABLE|macro|DCDC_REG0_HYST_LP_CMP_DISABLE
DECL|DCDC_REG0_HYST_LP_COMP_ADJ_MASK|macro|DCDC_REG0_HYST_LP_COMP_ADJ_MASK
DECL|DCDC_REG0_HYST_LP_COMP_ADJ_SHIFT|macro|DCDC_REG0_HYST_LP_COMP_ADJ_SHIFT
DECL|DCDC_REG0_HYST_LP_COMP_ADJ|macro|DCDC_REG0_HYST_LP_COMP_ADJ
DECL|DCDC_REG0_OFFSET_RSNS_LP_ADJ_MASK|macro|DCDC_REG0_OFFSET_RSNS_LP_ADJ_MASK
DECL|DCDC_REG0_OFFSET_RSNS_LP_ADJ_SHIFT|macro|DCDC_REG0_OFFSET_RSNS_LP_ADJ_SHIFT
DECL|DCDC_REG0_OFFSET_RSNS_LP_ADJ|macro|DCDC_REG0_OFFSET_RSNS_LP_ADJ
DECL|DCDC_REG0_OFFSET_RSNS_LP_DISABLE_MASK|macro|DCDC_REG0_OFFSET_RSNS_LP_DISABLE_MASK
DECL|DCDC_REG0_OFFSET_RSNS_LP_DISABLE_SHIFT|macro|DCDC_REG0_OFFSET_RSNS_LP_DISABLE_SHIFT
DECL|DCDC_REG0_OFFSET_RSNS_LP_DISABLE|macro|DCDC_REG0_OFFSET_RSNS_LP_DISABLE
DECL|DCDC_REG0_PSWITCH_STATUS_MASK|macro|DCDC_REG0_PSWITCH_STATUS_MASK
DECL|DCDC_REG0_PSWITCH_STATUS_SHIFT|macro|DCDC_REG0_PSWITCH_STATUS_SHIFT
DECL|DCDC_REG0_PSWITCH_STATUS|macro|DCDC_REG0_PSWITCH_STATUS
DECL|DCDC_REG0_PWD_CMP_OFFSET_MASK|macro|DCDC_REG0_PWD_CMP_OFFSET_MASK
DECL|DCDC_REG0_PWD_CMP_OFFSET_SHIFT|macro|DCDC_REG0_PWD_CMP_OFFSET_SHIFT
DECL|DCDC_REG0_PWD_CMP_OFFSET|macro|DCDC_REG0_PWD_CMP_OFFSET
DECL|DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP_MASK|macro|DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP_MASK
DECL|DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP_SHIFT|macro|DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP_SHIFT
DECL|DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP|macro|DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP
DECL|DCDC_REG0_VLPS_CONFIG_DCDC_HP_MASK|macro|DCDC_REG0_VLPS_CONFIG_DCDC_HP_MASK
DECL|DCDC_REG0_VLPS_CONFIG_DCDC_HP_SHIFT|macro|DCDC_REG0_VLPS_CONFIG_DCDC_HP_SHIFT
DECL|DCDC_REG0_VLPS_CONFIG_DCDC_HP|macro|DCDC_REG0_VLPS_CONFIG_DCDC_HP
DECL|DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH_MASK|macro|DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH_MASK
DECL|DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH_SHIFT|macro|DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH_SHIFT
DECL|DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH|macro|DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH
DECL|DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH_MASK|macro|DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH_MASK
DECL|DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH_SHIFT|macro|DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH_SHIFT
DECL|DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH|macro|DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH
DECL|DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST_MASK|macro|DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST_MASK
DECL|DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST_SHIFT|macro|DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST_SHIFT
DECL|DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST|macro|DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST
DECL|DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST_MASK|macro|DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST_MASK
DECL|DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST_SHIFT|macro|DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST_SHIFT
DECL|DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST|macro|DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST
DECL|DCDC_REG1_POSLIMIT_BOOST_IN_MASK|macro|DCDC_REG1_POSLIMIT_BOOST_IN_MASK
DECL|DCDC_REG1_POSLIMIT_BOOST_IN_SHIFT|macro|DCDC_REG1_POSLIMIT_BOOST_IN_SHIFT
DECL|DCDC_REG1_POSLIMIT_BOOST_IN|macro|DCDC_REG1_POSLIMIT_BOOST_IN
DECL|DCDC_REG1_POSLIMIT_BUCK_IN_MASK|macro|DCDC_REG1_POSLIMIT_BUCK_IN_MASK
DECL|DCDC_REG1_POSLIMIT_BUCK_IN_SHIFT|macro|DCDC_REG1_POSLIMIT_BUCK_IN_SHIFT
DECL|DCDC_REG1_POSLIMIT_BUCK_IN|macro|DCDC_REG1_POSLIMIT_BUCK_IN
DECL|DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL_MASK|macro|DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL_MASK
DECL|DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL_SHIFT|macro|DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL_SHIFT
DECL|DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL|macro|DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL
DECL|DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ_MASK|macro|DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ_MASK
DECL|DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ_SHIFT|macro|DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ_SHIFT
DECL|DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ|macro|DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ
DECL|DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN_MASK|macro|DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN_MASK
DECL|DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN_SHIFT|macro|DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN_SHIFT
DECL|DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN|macro|DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN
DECL|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_MASK|macro|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_MASK
DECL|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_PULSED_MASK|macro|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_PULSED_MASK
DECL|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_PULSED_SHIFT|macro|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_PULSED_SHIFT
DECL|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_PULSED|macro|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_PULSED
DECL|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_SHIFT|macro|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_SHIFT
DECL|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK|macro|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK
DECL|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_MASK|macro|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_MASK
DECL|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_PULSED_MASK|macro|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_PULSED_MASK
DECL|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_PULSED_SHIFT|macro|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_PULSED_SHIFT
DECL|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_PULSED|macro|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_PULSED
DECL|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_SHIFT|macro|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_SHIFT
DECL|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS|macro|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS
DECL|DCDC_REG3_DCDC_MINPWR_HALF_FETS_MASK|macro|DCDC_REG3_DCDC_MINPWR_HALF_FETS_MASK
DECL|DCDC_REG3_DCDC_MINPWR_HALF_FETS_PULSED_MASK|macro|DCDC_REG3_DCDC_MINPWR_HALF_FETS_PULSED_MASK
DECL|DCDC_REG3_DCDC_MINPWR_HALF_FETS_PULSED_SHIFT|macro|DCDC_REG3_DCDC_MINPWR_HALF_FETS_PULSED_SHIFT
DECL|DCDC_REG3_DCDC_MINPWR_HALF_FETS_PULSED|macro|DCDC_REG3_DCDC_MINPWR_HALF_FETS_PULSED
DECL|DCDC_REG3_DCDC_MINPWR_HALF_FETS_SHIFT|macro|DCDC_REG3_DCDC_MINPWR_HALF_FETS_SHIFT
DECL|DCDC_REG3_DCDC_MINPWR_HALF_FETS|macro|DCDC_REG3_DCDC_MINPWR_HALF_FETS
DECL|DCDC_REG3_DCDC_VDD1P5CTRL_ADJTN_MASK|macro|DCDC_REG3_DCDC_VDD1P5CTRL_ADJTN_MASK
DECL|DCDC_REG3_DCDC_VDD1P5CTRL_ADJTN_SHIFT|macro|DCDC_REG3_DCDC_VDD1P5CTRL_ADJTN_SHIFT
DECL|DCDC_REG3_DCDC_VDD1P5CTRL_ADJTN|macro|DCDC_REG3_DCDC_VDD1P5CTRL_ADJTN
DECL|DCDC_REG3_DCDC_VDD1P5CTRL_DISABLE_STEP_MASK|macro|DCDC_REG3_DCDC_VDD1P5CTRL_DISABLE_STEP_MASK
DECL|DCDC_REG3_DCDC_VDD1P5CTRL_DISABLE_STEP_SHIFT|macro|DCDC_REG3_DCDC_VDD1P5CTRL_DISABLE_STEP_SHIFT
DECL|DCDC_REG3_DCDC_VDD1P5CTRL_DISABLE_STEP|macro|DCDC_REG3_DCDC_VDD1P5CTRL_DISABLE_STEP
DECL|DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BOOST_MASK|macro|DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BOOST_MASK
DECL|DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BOOST_SHIFT|macro|DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BOOST_SHIFT
DECL|DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BOOST|macro|DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BOOST
DECL|DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BUCK_MASK|macro|DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BUCK_MASK
DECL|DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BUCK_SHIFT|macro|DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BUCK_SHIFT
DECL|DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BUCK|macro|DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BUCK
DECL|DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP_MASK|macro|DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP_MASK
DECL|DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP_SHIFT|macro|DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP_SHIFT
DECL|DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP|macro|DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP
DECL|DCDC_REG3_DCDC_VDD1P8CTRL_TRG_MASK|macro|DCDC_REG3_DCDC_VDD1P8CTRL_TRG_MASK
DECL|DCDC_REG3_DCDC_VDD1P8CTRL_TRG_SHIFT|macro|DCDC_REG3_DCDC_VDD1P8CTRL_TRG_SHIFT
DECL|DCDC_REG3_DCDC_VDD1P8CTRL_TRG|macro|DCDC_REG3_DCDC_VDD1P8CTRL_TRG
DECL|DCDC_REG4_DCDC_SW_SHUTDOWN_MASK|macro|DCDC_REG4_DCDC_SW_SHUTDOWN_MASK
DECL|DCDC_REG4_DCDC_SW_SHUTDOWN_SHIFT|macro|DCDC_REG4_DCDC_SW_SHUTDOWN_SHIFT
DECL|DCDC_REG4_DCDC_SW_SHUTDOWN|macro|DCDC_REG4_DCDC_SW_SHUTDOWN
DECL|DCDC_REG4_UNLOCK_MASK|macro|DCDC_REG4_UNLOCK_MASK
DECL|DCDC_REG4_UNLOCK_SHIFT|macro|DCDC_REG4_UNLOCK_SHIFT
DECL|DCDC_REG4_UNLOCK|macro|DCDC_REG4_UNLOCK
DECL|DCDC_REG6_PSWITCH_INT_CLEAR_MASK|macro|DCDC_REG6_PSWITCH_INT_CLEAR_MASK
DECL|DCDC_REG6_PSWITCH_INT_CLEAR_SHIFT|macro|DCDC_REG6_PSWITCH_INT_CLEAR_SHIFT
DECL|DCDC_REG6_PSWITCH_INT_CLEAR|macro|DCDC_REG6_PSWITCH_INT_CLEAR
DECL|DCDC_REG6_PSWITCH_INT_FALL_EN_MASK|macro|DCDC_REG6_PSWITCH_INT_FALL_EN_MASK
DECL|DCDC_REG6_PSWITCH_INT_FALL_EN_SHIFT|macro|DCDC_REG6_PSWITCH_INT_FALL_EN_SHIFT
DECL|DCDC_REG6_PSWITCH_INT_FALL_EN|macro|DCDC_REG6_PSWITCH_INT_FALL_EN
DECL|DCDC_REG6_PSWITCH_INT_MUTE_MASK|macro|DCDC_REG6_PSWITCH_INT_MUTE_MASK
DECL|DCDC_REG6_PSWITCH_INT_MUTE_SHIFT|macro|DCDC_REG6_PSWITCH_INT_MUTE_SHIFT
DECL|DCDC_REG6_PSWITCH_INT_MUTE|macro|DCDC_REG6_PSWITCH_INT_MUTE
DECL|DCDC_REG6_PSWITCH_INT_RISE_EN_MASK|macro|DCDC_REG6_PSWITCH_INT_RISE_EN_MASK
DECL|DCDC_REG6_PSWITCH_INT_RISE_EN_SHIFT|macro|DCDC_REG6_PSWITCH_INT_RISE_EN_SHIFT
DECL|DCDC_REG6_PSWITCH_INT_RISE_EN|macro|DCDC_REG6_PSWITCH_INT_RISE_EN
DECL|DCDC_REG6_PSWITCH_INT_STS_MASK|macro|DCDC_REG6_PSWITCH_INT_STS_MASK
DECL|DCDC_REG6_PSWITCH_INT_STS_SHIFT|macro|DCDC_REG6_PSWITCH_INT_STS_SHIFT
DECL|DCDC_REG6_PSWITCH_INT_STS|macro|DCDC_REG6_PSWITCH_INT_STS
DECL|DCDC_REG7_INTEGRATOR_VALUE_MASK|macro|DCDC_REG7_INTEGRATOR_VALUE_MASK
DECL|DCDC_REG7_INTEGRATOR_VALUE_SEL_MASK|macro|DCDC_REG7_INTEGRATOR_VALUE_SEL_MASK
DECL|DCDC_REG7_INTEGRATOR_VALUE_SEL_SHIFT|macro|DCDC_REG7_INTEGRATOR_VALUE_SEL_SHIFT
DECL|DCDC_REG7_INTEGRATOR_VALUE_SEL|macro|DCDC_REG7_INTEGRATOR_VALUE_SEL
DECL|DCDC_REG7_INTEGRATOR_VALUE_SHIFT|macro|DCDC_REG7_INTEGRATOR_VALUE_SHIFT
DECL|DCDC_REG7_INTEGRATOR_VALUE|macro|DCDC_REG7_INTEGRATOR_VALUE
DECL|DCDC_REG7_PULSE_RUN_SPEEDUP_MASK|macro|DCDC_REG7_PULSE_RUN_SPEEDUP_MASK
DECL|DCDC_REG7_PULSE_RUN_SPEEDUP_SHIFT|macro|DCDC_REG7_PULSE_RUN_SPEEDUP_SHIFT
DECL|DCDC_REG7_PULSE_RUN_SPEEDUP|macro|DCDC_REG7_PULSE_RUN_SPEEDUP
DECL|DCDC_Type|typedef|} DCDC_Type;
DECL|DCDC|macro|DCDC
DECL|DCHPRI0|member|__IO uint8_t DCHPRI0; /**< Channel n Priority Register, offset: 0x103 */
DECL|DCHPRI1|member|__IO uint8_t DCHPRI1; /**< Channel n Priority Register, offset: 0x102 */
DECL|DCHPRI2|member|__IO uint8_t DCHPRI2; /**< Channel n Priority Register, offset: 0x101 */
DECL|DCHPRI3|member|__IO uint8_t DCHPRI3; /**< Channel n Priority Register, offset: 0x100 */
DECL|DCOC_BBA_STEP|member|__IO uint32_t DCOC_BBA_STEP; /**< DCOC BBA DAC Step, offset: 0x10C */
DECL|DCOC_CAL_ALPHA|member|__I uint32_t DCOC_CAL_ALPHA; /**< DCOC Calibration Alpha, offset: 0x168 */
DECL|DCOC_CAL_BETA_I|member|__I uint32_t DCOC_CAL_BETA_I; /**< DCOC Calibration Beta I, offset: 0x170 */
DECL|DCOC_CAL_BETA_Q|member|__I uint32_t DCOC_CAL_BETA_Q; /**< DCOC Calibration Beta Q, offset: 0x16C */
DECL|DCOC_CAL_GAIN|member|__IO uint32_t DCOC_CAL_GAIN; /**< DCOC Calibration Gain, offset: 0x34 */
DECL|DCOC_CAL_GAMMA|member|__I uint32_t DCOC_CAL_GAMMA; /**< DCOC Calibration Gamma, offset: 0x174 */
DECL|DCOC_CAL_IIR|member|__IO uint32_t DCOC_CAL_IIR; /**< DCOC Calibration IIR, offset: 0x178 */
DECL|DCOC_CAL_RCP|member|__IO uint32_t DCOC_CAL_RCP; /**< DCOC Calibration Reciprocals, offset: 0x40 */
DECL|DCOC_CAL|member|__I uint32_t DCOC_CAL[3]; /**< DCOC Calibration Result, array offset: 0x180, array step: 0x4 */
DECL|DCOC_CTRL_0|member|__IO uint32_t DCOC_CTRL_0; /**< DCOC Control 0, offset: 0x24 */
DECL|DCOC_CTRL_1|member|__IO uint32_t DCOC_CTRL_1; /**< DCOC Control 1, offset: 0x28 */
DECL|DCOC_DAC_INIT|member|__IO uint32_t DCOC_DAC_INIT; /**< DCOC DAC Initialization, offset: 0x2C */
DECL|DCOC_DC_EST|member|__I uint32_t DCOC_DC_EST; /**< DCOC DC Estimate, offset: 0x3C */
DECL|DCOC_DIG_MAN|member|__IO uint32_t DCOC_DIG_MAN; /**< DCOC Digital Correction Manual Override, offset: 0x30 */
DECL|DCOC_OFFSET|member|__IO uint32_t DCOC_OFFSET[27]; /**< DCOC Offset, array offset: 0xA0, array step: 0x4 */
DECL|DCOC_STAT|member|__I uint32_t DCOC_STAT; /**< DCOC Status, offset: 0x38 */
DECL|DCOC_TZA_STEP_0|member|__IO uint32_t DCOC_TZA_STEP_0; /**< DCOC TZA DAC Step 0, offset: 0x110 */
DECL|DCOC_TZA_STEP_10|member|__IO uint32_t DCOC_TZA_STEP_10; /**< DCOC TZA DAC Step 10, offset: 0x138 */
DECL|DCOC_TZA_STEP_1|member|__IO uint32_t DCOC_TZA_STEP_1; /**< DCOC TZA DAC Step 1, offset: 0x114 */
DECL|DCOC_TZA_STEP_2|member|__IO uint32_t DCOC_TZA_STEP_2; /**< DCOC TZA DAC Step 2, offset: 0x118 */
DECL|DCOC_TZA_STEP_3|member|__IO uint32_t DCOC_TZA_STEP_3; /**< DCOC TZA DAC Step 3, offset: 0x11C */
DECL|DCOC_TZA_STEP_4|member|__IO uint32_t DCOC_TZA_STEP_4; /**< DCOC TZA DAC Step 4, offset: 0x120 */
DECL|DCOC_TZA_STEP_5|member|__IO uint32_t DCOC_TZA_STEP_5; /**< DCOC TZA DAC Step 5, offset: 0x124 */
DECL|DCOC_TZA_STEP_6|member|__IO uint32_t DCOC_TZA_STEP_6; /**< DCOC TZA DAC Step 6, offset: 0x128 */
DECL|DCOC_TZA_STEP_7|member|__IO uint32_t DCOC_TZA_STEP_7; /**< DCOC TZA DAC Step 7, offset: 0x12C */
DECL|DCOC_TZA_STEP_8|member|__IO uint32_t DCOC_TZA_STEP_8; /**< DCOC TZA DAC Step 5, offset: 0x130 */
DECL|DCOC_TZA_STEP_9|member|__IO uint32_t DCOC_TZA_STEP_9; /**< DCOC TZA DAC Step 9, offset: 0x134 */
DECL|DC_RESID_CTRL|member|__IO uint32_t DC_RESID_CTRL; /**< DC Residual Control, offset: 0x1D4 */
DECL|DC_RESID_EST|member|__I uint32_t DC_RESID_EST; /**< DC Residual Estimate, offset: 0x1D8 */
DECL|DELAY_MATCH|member|__IO uint32_t DELAY_MATCH; /**< PLL Delay Matching, offset: 0x3C */
DECL|DEVICEARCH|member|__I uint32_t DEVICEARCH; /**< Device Architecture Register, offset: 0xFBC */
DECL|DEVICECFG|member|__I uint32_t DEVICECFG; /**< Device Configuration Register, offset: 0xFC8 */
DECL|DEVICECFG|member|__I uint32_t DEVICECFG; /**< Device Configuration Register, offset: 0xFC8 */
DECL|DEVICETYPID|member|__I uint32_t DEVICETYPID; /**< Device Type Identifier Register, offset: 0xFCC */
DECL|DEVICETYPID|member|__I uint32_t DEVICETYPID; /**< Device Type Identifier Register, offset: 0xFCC */
DECL|DFT_OBSV_1|member|__I uint32_t DFT_OBSV_1; /**< RF Analog DFT Observation Register 1, offset: 0x30 */
DECL|DFT_OBSV_2|member|__IO uint32_t DFT_OBSV_2; /**< RF Analog DFT Observation Register 2, offset: 0x34 */
DECL|DFT_PATTERN|member|__IO uint32_t DFT_PATTERN; /**< TX DFT Modulation Pattern, offset: 0x18 */
DECL|DLAST_SGA|member|__IO uint32_t DLAST_SGA; /**< TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 */
DECL|DMA0_IRQn|enumerator|DMA0_IRQn = 0, /**< DMA channel 0 transfer complete */
DECL|DMA0|macro|DMA0
DECL|DMA1_IRQn|enumerator|DMA1_IRQn = 1, /**< DMA channel 1 transfer complete */
DECL|DMA2_IRQn|enumerator|DMA2_IRQn = 2, /**< DMA channel 2 transfer complete */
DECL|DMA3_IRQn|enumerator|DMA3_IRQn = 3, /**< DMA channel 3 transfer complete */
DECL|DMAMUX0_BASE|macro|DMAMUX0_BASE
DECL|DMAMUX0|macro|DMAMUX0
DECL|DMAMUX_BASE_ADDRS|macro|DMAMUX_BASE_ADDRS
DECL|DMAMUX_BASE_PTRS|macro|DMAMUX_BASE_PTRS
DECL|DMAMUX_CHCFG_COUNT|macro|DMAMUX_CHCFG_COUNT
DECL|DMAMUX_CHCFG_ENBL_MASK|macro|DMAMUX_CHCFG_ENBL_MASK
DECL|DMAMUX_CHCFG_ENBL_SHIFT|macro|DMAMUX_CHCFG_ENBL_SHIFT
DECL|DMAMUX_CHCFG_ENBL|macro|DMAMUX_CHCFG_ENBL
DECL|DMAMUX_CHCFG_SOURCE_MASK|macro|DMAMUX_CHCFG_SOURCE_MASK
DECL|DMAMUX_CHCFG_SOURCE_SHIFT|macro|DMAMUX_CHCFG_SOURCE_SHIFT
DECL|DMAMUX_CHCFG_SOURCE|macro|DMAMUX_CHCFG_SOURCE
DECL|DMAMUX_CHCFG_TRIG_MASK|macro|DMAMUX_CHCFG_TRIG_MASK
DECL|DMAMUX_CHCFG_TRIG_SHIFT|macro|DMAMUX_CHCFG_TRIG_SHIFT
DECL|DMAMUX_CHCFG_TRIG|macro|DMAMUX_CHCFG_TRIG
DECL|DMAMUX_Type|typedef|} DMAMUX_Type;
DECL|DMA_ATTR_COUNT|macro|DMA_ATTR_COUNT
DECL|DMA_ATTR_DMOD_MASK|macro|DMA_ATTR_DMOD_MASK
DECL|DMA_ATTR_DMOD_SHIFT|macro|DMA_ATTR_DMOD_SHIFT
DECL|DMA_ATTR_DMOD|macro|DMA_ATTR_DMOD
DECL|DMA_ATTR_DSIZE_MASK|macro|DMA_ATTR_DSIZE_MASK
DECL|DMA_ATTR_DSIZE_SHIFT|macro|DMA_ATTR_DSIZE_SHIFT
DECL|DMA_ATTR_DSIZE|macro|DMA_ATTR_DSIZE
DECL|DMA_ATTR_SMOD_MASK|macro|DMA_ATTR_SMOD_MASK
DECL|DMA_ATTR_SMOD_SHIFT|macro|DMA_ATTR_SMOD_SHIFT
DECL|DMA_ATTR_SMOD|macro|DMA_ATTR_SMOD
DECL|DMA_ATTR_SSIZE_MASK|macro|DMA_ATTR_SSIZE_MASK
DECL|DMA_ATTR_SSIZE_SHIFT|macro|DMA_ATTR_SSIZE_SHIFT
DECL|DMA_ATTR_SSIZE|macro|DMA_ATTR_SSIZE
DECL|DMA_BASE_ADDRS|macro|DMA_BASE_ADDRS
DECL|DMA_BASE_PTRS|macro|DMA_BASE_PTRS
DECL|DMA_BASE|macro|DMA_BASE
DECL|DMA_BITER_ELINKNO_BITER_MASK|macro|DMA_BITER_ELINKNO_BITER_MASK
DECL|DMA_BITER_ELINKNO_BITER_SHIFT|macro|DMA_BITER_ELINKNO_BITER_SHIFT
DECL|DMA_BITER_ELINKNO_BITER|macro|DMA_BITER_ELINKNO_BITER
DECL|DMA_BITER_ELINKNO_COUNT|macro|DMA_BITER_ELINKNO_COUNT
DECL|DMA_BITER_ELINKNO_ELINK_MASK|macro|DMA_BITER_ELINKNO_ELINK_MASK
DECL|DMA_BITER_ELINKNO_ELINK_SHIFT|macro|DMA_BITER_ELINKNO_ELINK_SHIFT
DECL|DMA_BITER_ELINKNO_ELINK|macro|DMA_BITER_ELINKNO_ELINK
DECL|DMA_BITER_ELINKYES_BITER_MASK|macro|DMA_BITER_ELINKYES_BITER_MASK
DECL|DMA_BITER_ELINKYES_BITER_SHIFT|macro|DMA_BITER_ELINKYES_BITER_SHIFT
DECL|DMA_BITER_ELINKYES_BITER|macro|DMA_BITER_ELINKYES_BITER
DECL|DMA_BITER_ELINKYES_COUNT|macro|DMA_BITER_ELINKYES_COUNT
DECL|DMA_BITER_ELINKYES_ELINK_MASK|macro|DMA_BITER_ELINKYES_ELINK_MASK
DECL|DMA_BITER_ELINKYES_ELINK_SHIFT|macro|DMA_BITER_ELINKYES_ELINK_SHIFT
DECL|DMA_BITER_ELINKYES_ELINK|macro|DMA_BITER_ELINKYES_ELINK
DECL|DMA_BITER_ELINKYES_LINKCH_MASK|macro|DMA_BITER_ELINKYES_LINKCH_MASK
DECL|DMA_BITER_ELINKYES_LINKCH_SHIFT|macro|DMA_BITER_ELINKYES_LINKCH_SHIFT
DECL|DMA_BITER_ELINKYES_LINKCH|macro|DMA_BITER_ELINKYES_LINKCH
DECL|DMA_CDNE_CADN_MASK|macro|DMA_CDNE_CADN_MASK
DECL|DMA_CDNE_CADN_SHIFT|macro|DMA_CDNE_CADN_SHIFT
DECL|DMA_CDNE_CADN|macro|DMA_CDNE_CADN
DECL|DMA_CDNE_CDNE_MASK|macro|DMA_CDNE_CDNE_MASK
DECL|DMA_CDNE_CDNE_SHIFT|macro|DMA_CDNE_CDNE_SHIFT
DECL|DMA_CDNE_CDNE|macro|DMA_CDNE_CDNE
DECL|DMA_CDNE_NOP_MASK|macro|DMA_CDNE_NOP_MASK
DECL|DMA_CDNE_NOP_SHIFT|macro|DMA_CDNE_NOP_SHIFT
DECL|DMA_CDNE_NOP|macro|DMA_CDNE_NOP
DECL|DMA_CEEI_CAEE_MASK|macro|DMA_CEEI_CAEE_MASK
DECL|DMA_CEEI_CAEE_SHIFT|macro|DMA_CEEI_CAEE_SHIFT
DECL|DMA_CEEI_CAEE|macro|DMA_CEEI_CAEE
DECL|DMA_CEEI_CEEI_MASK|macro|DMA_CEEI_CEEI_MASK
DECL|DMA_CEEI_CEEI_SHIFT|macro|DMA_CEEI_CEEI_SHIFT
DECL|DMA_CEEI_CEEI|macro|DMA_CEEI_CEEI
DECL|DMA_CEEI_NOP_MASK|macro|DMA_CEEI_NOP_MASK
DECL|DMA_CEEI_NOP_SHIFT|macro|DMA_CEEI_NOP_SHIFT
DECL|DMA_CEEI_NOP|macro|DMA_CEEI_NOP
DECL|DMA_CERQ_CAER_MASK|macro|DMA_CERQ_CAER_MASK
DECL|DMA_CERQ_CAER_SHIFT|macro|DMA_CERQ_CAER_SHIFT
DECL|DMA_CERQ_CAER|macro|DMA_CERQ_CAER
DECL|DMA_CERQ_CERQ_MASK|macro|DMA_CERQ_CERQ_MASK
DECL|DMA_CERQ_CERQ_SHIFT|macro|DMA_CERQ_CERQ_SHIFT
DECL|DMA_CERQ_CERQ|macro|DMA_CERQ_CERQ
DECL|DMA_CERQ_NOP_MASK|macro|DMA_CERQ_NOP_MASK
DECL|DMA_CERQ_NOP_SHIFT|macro|DMA_CERQ_NOP_SHIFT
DECL|DMA_CERQ_NOP|macro|DMA_CERQ_NOP
DECL|DMA_CERR_CAEI_MASK|macro|DMA_CERR_CAEI_MASK
DECL|DMA_CERR_CAEI_SHIFT|macro|DMA_CERR_CAEI_SHIFT
DECL|DMA_CERR_CAEI|macro|DMA_CERR_CAEI
DECL|DMA_CERR_CERR_MASK|macro|DMA_CERR_CERR_MASK
DECL|DMA_CERR_CERR_SHIFT|macro|DMA_CERR_CERR_SHIFT
DECL|DMA_CERR_CERR|macro|DMA_CERR_CERR
DECL|DMA_CERR_NOP_MASK|macro|DMA_CERR_NOP_MASK
DECL|DMA_CERR_NOP_SHIFT|macro|DMA_CERR_NOP_SHIFT
DECL|DMA_CERR_NOP|macro|DMA_CERR_NOP
DECL|DMA_CHN_IRQS|macro|DMA_CHN_IRQS
DECL|DMA_CINT_CAIR_MASK|macro|DMA_CINT_CAIR_MASK
DECL|DMA_CINT_CAIR_SHIFT|macro|DMA_CINT_CAIR_SHIFT
DECL|DMA_CINT_CAIR|macro|DMA_CINT_CAIR
DECL|DMA_CINT_CINT_MASK|macro|DMA_CINT_CINT_MASK
DECL|DMA_CINT_CINT_SHIFT|macro|DMA_CINT_CINT_SHIFT
DECL|DMA_CINT_CINT|macro|DMA_CINT_CINT
DECL|DMA_CINT_NOP_MASK|macro|DMA_CINT_NOP_MASK
DECL|DMA_CINT_NOP_SHIFT|macro|DMA_CINT_NOP_SHIFT
DECL|DMA_CINT_NOP|macro|DMA_CINT_NOP
DECL|DMA_CITER_ELINKNO_CITER_MASK|macro|DMA_CITER_ELINKNO_CITER_MASK
DECL|DMA_CITER_ELINKNO_CITER_SHIFT|macro|DMA_CITER_ELINKNO_CITER_SHIFT
DECL|DMA_CITER_ELINKNO_CITER|macro|DMA_CITER_ELINKNO_CITER
DECL|DMA_CITER_ELINKNO_COUNT|macro|DMA_CITER_ELINKNO_COUNT
DECL|DMA_CITER_ELINKNO_ELINK_MASK|macro|DMA_CITER_ELINKNO_ELINK_MASK
DECL|DMA_CITER_ELINKNO_ELINK_SHIFT|macro|DMA_CITER_ELINKNO_ELINK_SHIFT
DECL|DMA_CITER_ELINKNO_ELINK|macro|DMA_CITER_ELINKNO_ELINK
DECL|DMA_CITER_ELINKYES_CITER_MASK|macro|DMA_CITER_ELINKYES_CITER_MASK
DECL|DMA_CITER_ELINKYES_CITER_SHIFT|macro|DMA_CITER_ELINKYES_CITER_SHIFT
DECL|DMA_CITER_ELINKYES_CITER|macro|DMA_CITER_ELINKYES_CITER
DECL|DMA_CITER_ELINKYES_COUNT|macro|DMA_CITER_ELINKYES_COUNT
DECL|DMA_CITER_ELINKYES_ELINK_MASK|macro|DMA_CITER_ELINKYES_ELINK_MASK
DECL|DMA_CITER_ELINKYES_ELINK_SHIFT|macro|DMA_CITER_ELINKYES_ELINK_SHIFT
DECL|DMA_CITER_ELINKYES_ELINK|macro|DMA_CITER_ELINKYES_ELINK
DECL|DMA_CITER_ELINKYES_LINKCH_MASK|macro|DMA_CITER_ELINKYES_LINKCH_MASK
DECL|DMA_CITER_ELINKYES_LINKCH_SHIFT|macro|DMA_CITER_ELINKYES_LINKCH_SHIFT
DECL|DMA_CITER_ELINKYES_LINKCH|macro|DMA_CITER_ELINKYES_LINKCH
DECL|DMA_CR_ACTIVE_MASK|macro|DMA_CR_ACTIVE_MASK
DECL|DMA_CR_ACTIVE_SHIFT|macro|DMA_CR_ACTIVE_SHIFT
DECL|DMA_CR_ACTIVE|macro|DMA_CR_ACTIVE
DECL|DMA_CR_CLM_MASK|macro|DMA_CR_CLM_MASK
DECL|DMA_CR_CLM_SHIFT|macro|DMA_CR_CLM_SHIFT
DECL|DMA_CR_CLM|macro|DMA_CR_CLM
DECL|DMA_CR_CX_MASK|macro|DMA_CR_CX_MASK
DECL|DMA_CR_CX_SHIFT|macro|DMA_CR_CX_SHIFT
DECL|DMA_CR_CX|macro|DMA_CR_CX
DECL|DMA_CR_ECX_MASK|macro|DMA_CR_ECX_MASK
DECL|DMA_CR_ECX_SHIFT|macro|DMA_CR_ECX_SHIFT
DECL|DMA_CR_ECX|macro|DMA_CR_ECX
DECL|DMA_CR_EDBG_MASK|macro|DMA_CR_EDBG_MASK
DECL|DMA_CR_EDBG_SHIFT|macro|DMA_CR_EDBG_SHIFT
DECL|DMA_CR_EDBG|macro|DMA_CR_EDBG
DECL|DMA_CR_EMLM_MASK|macro|DMA_CR_EMLM_MASK
DECL|DMA_CR_EMLM_SHIFT|macro|DMA_CR_EMLM_SHIFT
DECL|DMA_CR_EMLM|macro|DMA_CR_EMLM
DECL|DMA_CR_ERCA_MASK|macro|DMA_CR_ERCA_MASK
DECL|DMA_CR_ERCA_SHIFT|macro|DMA_CR_ERCA_SHIFT
DECL|DMA_CR_ERCA|macro|DMA_CR_ERCA
DECL|DMA_CR_HALT_MASK|macro|DMA_CR_HALT_MASK
DECL|DMA_CR_HALT_SHIFT|macro|DMA_CR_HALT_SHIFT
DECL|DMA_CR_HALT|macro|DMA_CR_HALT
DECL|DMA_CR_HOE_MASK|macro|DMA_CR_HOE_MASK
DECL|DMA_CR_HOE_SHIFT|macro|DMA_CR_HOE_SHIFT
DECL|DMA_CR_HOE|macro|DMA_CR_HOE
DECL|DMA_CSR_ACTIVE_MASK|macro|DMA_CSR_ACTIVE_MASK
DECL|DMA_CSR_ACTIVE_SHIFT|macro|DMA_CSR_ACTIVE_SHIFT
DECL|DMA_CSR_ACTIVE|macro|DMA_CSR_ACTIVE
DECL|DMA_CSR_BWC_MASK|macro|DMA_CSR_BWC_MASK
DECL|DMA_CSR_BWC_SHIFT|macro|DMA_CSR_BWC_SHIFT
DECL|DMA_CSR_BWC|macro|DMA_CSR_BWC
DECL|DMA_CSR_COUNT|macro|DMA_CSR_COUNT
DECL|DMA_CSR_DONE_MASK|macro|DMA_CSR_DONE_MASK
DECL|DMA_CSR_DONE_SHIFT|macro|DMA_CSR_DONE_SHIFT
DECL|DMA_CSR_DONE|macro|DMA_CSR_DONE
DECL|DMA_CSR_DREQ_MASK|macro|DMA_CSR_DREQ_MASK
DECL|DMA_CSR_DREQ_SHIFT|macro|DMA_CSR_DREQ_SHIFT
DECL|DMA_CSR_DREQ|macro|DMA_CSR_DREQ
DECL|DMA_CSR_ESG_MASK|macro|DMA_CSR_ESG_MASK
DECL|DMA_CSR_ESG_SHIFT|macro|DMA_CSR_ESG_SHIFT
DECL|DMA_CSR_ESG|macro|DMA_CSR_ESG
DECL|DMA_CSR_INTHALF_MASK|macro|DMA_CSR_INTHALF_MASK
DECL|DMA_CSR_INTHALF_SHIFT|macro|DMA_CSR_INTHALF_SHIFT
DECL|DMA_CSR_INTHALF|macro|DMA_CSR_INTHALF
DECL|DMA_CSR_INTMAJOR_MASK|macro|DMA_CSR_INTMAJOR_MASK
DECL|DMA_CSR_INTMAJOR_SHIFT|macro|DMA_CSR_INTMAJOR_SHIFT
DECL|DMA_CSR_INTMAJOR|macro|DMA_CSR_INTMAJOR
DECL|DMA_CSR_MAJORELINK_MASK|macro|DMA_CSR_MAJORELINK_MASK
DECL|DMA_CSR_MAJORELINK_SHIFT|macro|DMA_CSR_MAJORELINK_SHIFT
DECL|DMA_CSR_MAJORELINK|macro|DMA_CSR_MAJORELINK
DECL|DMA_CSR_MAJORLINKCH_MASK|macro|DMA_CSR_MAJORLINKCH_MASK
DECL|DMA_CSR_MAJORLINKCH_SHIFT|macro|DMA_CSR_MAJORLINKCH_SHIFT
DECL|DMA_CSR_MAJORLINKCH|macro|DMA_CSR_MAJORLINKCH
DECL|DMA_CSR_START_MASK|macro|DMA_CSR_START_MASK
DECL|DMA_CSR_START_SHIFT|macro|DMA_CSR_START_SHIFT
DECL|DMA_CSR_START|macro|DMA_CSR_START
DECL|DMA_CTRL|member|__IO uint32_t DMA_CTRL; /**< TRANSCEIVER DMA CONTROL, offset: 0x14 */
DECL|DMA_DADDR_COUNT|macro|DMA_DADDR_COUNT
DECL|DMA_DADDR_DADDR_MASK|macro|DMA_DADDR_DADDR_MASK
DECL|DMA_DADDR_DADDR_SHIFT|macro|DMA_DADDR_DADDR_SHIFT
DECL|DMA_DADDR_DADDR|macro|DMA_DADDR_DADDR
DECL|DMA_DATA|member|__I uint32_t DMA_DATA; /**< TRANSCEIVER DMA DATA, offset: 0x18 */
DECL|DMA_DCHPRI0_CHPRI_MASK|macro|DMA_DCHPRI0_CHPRI_MASK
DECL|DMA_DCHPRI0_CHPRI_SHIFT|macro|DMA_DCHPRI0_CHPRI_SHIFT
DECL|DMA_DCHPRI0_CHPRI|macro|DMA_DCHPRI0_CHPRI
DECL|DMA_DCHPRI0_DPA_MASK|macro|DMA_DCHPRI0_DPA_MASK
DECL|DMA_DCHPRI0_DPA_SHIFT|macro|DMA_DCHPRI0_DPA_SHIFT
DECL|DMA_DCHPRI0_DPA|macro|DMA_DCHPRI0_DPA
DECL|DMA_DCHPRI0_ECP_MASK|macro|DMA_DCHPRI0_ECP_MASK
DECL|DMA_DCHPRI0_ECP_SHIFT|macro|DMA_DCHPRI0_ECP_SHIFT
DECL|DMA_DCHPRI0_ECP|macro|DMA_DCHPRI0_ECP
DECL|DMA_DCHPRI1_CHPRI_MASK|macro|DMA_DCHPRI1_CHPRI_MASK
DECL|DMA_DCHPRI1_CHPRI_SHIFT|macro|DMA_DCHPRI1_CHPRI_SHIFT
DECL|DMA_DCHPRI1_CHPRI|macro|DMA_DCHPRI1_CHPRI
DECL|DMA_DCHPRI1_DPA_MASK|macro|DMA_DCHPRI1_DPA_MASK
DECL|DMA_DCHPRI1_DPA_SHIFT|macro|DMA_DCHPRI1_DPA_SHIFT
DECL|DMA_DCHPRI1_DPA|macro|DMA_DCHPRI1_DPA
DECL|DMA_DCHPRI1_ECP_MASK|macro|DMA_DCHPRI1_ECP_MASK
DECL|DMA_DCHPRI1_ECP_SHIFT|macro|DMA_DCHPRI1_ECP_SHIFT
DECL|DMA_DCHPRI1_ECP|macro|DMA_DCHPRI1_ECP
DECL|DMA_DCHPRI2_CHPRI_MASK|macro|DMA_DCHPRI2_CHPRI_MASK
DECL|DMA_DCHPRI2_CHPRI_SHIFT|macro|DMA_DCHPRI2_CHPRI_SHIFT
DECL|DMA_DCHPRI2_CHPRI|macro|DMA_DCHPRI2_CHPRI
DECL|DMA_DCHPRI2_DPA_MASK|macro|DMA_DCHPRI2_DPA_MASK
DECL|DMA_DCHPRI2_DPA_SHIFT|macro|DMA_DCHPRI2_DPA_SHIFT
DECL|DMA_DCHPRI2_DPA|macro|DMA_DCHPRI2_DPA
DECL|DMA_DCHPRI2_ECP_MASK|macro|DMA_DCHPRI2_ECP_MASK
DECL|DMA_DCHPRI2_ECP_SHIFT|macro|DMA_DCHPRI2_ECP_SHIFT
DECL|DMA_DCHPRI2_ECP|macro|DMA_DCHPRI2_ECP
DECL|DMA_DCHPRI3_CHPRI_MASK|macro|DMA_DCHPRI3_CHPRI_MASK
DECL|DMA_DCHPRI3_CHPRI_SHIFT|macro|DMA_DCHPRI3_CHPRI_SHIFT
DECL|DMA_DCHPRI3_CHPRI|macro|DMA_DCHPRI3_CHPRI
DECL|DMA_DCHPRI3_DPA_MASK|macro|DMA_DCHPRI3_DPA_MASK
DECL|DMA_DCHPRI3_DPA_SHIFT|macro|DMA_DCHPRI3_DPA_SHIFT
DECL|DMA_DCHPRI3_DPA|macro|DMA_DCHPRI3_DPA
DECL|DMA_DCHPRI3_ECP_MASK|macro|DMA_DCHPRI3_ECP_MASK
DECL|DMA_DCHPRI3_ECP_SHIFT|macro|DMA_DCHPRI3_ECP_SHIFT
DECL|DMA_DCHPRI3_ECP|macro|DMA_DCHPRI3_ECP
DECL|DMA_DLAST_SGA_COUNT|macro|DMA_DLAST_SGA_COUNT
DECL|DMA_DLAST_SGA_DLASTSGA_MASK|macro|DMA_DLAST_SGA_DLASTSGA_MASK
DECL|DMA_DLAST_SGA_DLASTSGA_SHIFT|macro|DMA_DLAST_SGA_DLASTSGA_SHIFT
DECL|DMA_DLAST_SGA_DLASTSGA|macro|DMA_DLAST_SGA_DLASTSGA
DECL|DMA_DOFF_COUNT|macro|DMA_DOFF_COUNT
DECL|DMA_DOFF_DOFF_MASK|macro|DMA_DOFF_DOFF_MASK
DECL|DMA_DOFF_DOFF_SHIFT|macro|DMA_DOFF_DOFF_SHIFT
DECL|DMA_DOFF_DOFF|macro|DMA_DOFF_DOFF
DECL|DMA_EARS_EDREQ_0_MASK|macro|DMA_EARS_EDREQ_0_MASK
DECL|DMA_EARS_EDREQ_0_SHIFT|macro|DMA_EARS_EDREQ_0_SHIFT
DECL|DMA_EARS_EDREQ_0|macro|DMA_EARS_EDREQ_0
DECL|DMA_EARS_EDREQ_1_MASK|macro|DMA_EARS_EDREQ_1_MASK
DECL|DMA_EARS_EDREQ_1_SHIFT|macro|DMA_EARS_EDREQ_1_SHIFT
DECL|DMA_EARS_EDREQ_1|macro|DMA_EARS_EDREQ_1
DECL|DMA_EARS_EDREQ_2_MASK|macro|DMA_EARS_EDREQ_2_MASK
DECL|DMA_EARS_EDREQ_2_SHIFT|macro|DMA_EARS_EDREQ_2_SHIFT
DECL|DMA_EARS_EDREQ_2|macro|DMA_EARS_EDREQ_2
DECL|DMA_EARS_EDREQ_3_MASK|macro|DMA_EARS_EDREQ_3_MASK
DECL|DMA_EARS_EDREQ_3_SHIFT|macro|DMA_EARS_EDREQ_3_SHIFT
DECL|DMA_EARS_EDREQ_3|macro|DMA_EARS_EDREQ_3
DECL|DMA_EEI_EEI0_MASK|macro|DMA_EEI_EEI0_MASK
DECL|DMA_EEI_EEI0_SHIFT|macro|DMA_EEI_EEI0_SHIFT
DECL|DMA_EEI_EEI0|macro|DMA_EEI_EEI0
DECL|DMA_EEI_EEI1_MASK|macro|DMA_EEI_EEI1_MASK
DECL|DMA_EEI_EEI1_SHIFT|macro|DMA_EEI_EEI1_SHIFT
DECL|DMA_EEI_EEI1|macro|DMA_EEI_EEI1
DECL|DMA_EEI_EEI2_MASK|macro|DMA_EEI_EEI2_MASK
DECL|DMA_EEI_EEI2_SHIFT|macro|DMA_EEI_EEI2_SHIFT
DECL|DMA_EEI_EEI2|macro|DMA_EEI_EEI2
DECL|DMA_EEI_EEI3_MASK|macro|DMA_EEI_EEI3_MASK
DECL|DMA_EEI_EEI3_SHIFT|macro|DMA_EEI_EEI3_SHIFT
DECL|DMA_EEI_EEI3|macro|DMA_EEI_EEI3
DECL|DMA_ERQ_ERQ0_MASK|macro|DMA_ERQ_ERQ0_MASK
DECL|DMA_ERQ_ERQ0_SHIFT|macro|DMA_ERQ_ERQ0_SHIFT
DECL|DMA_ERQ_ERQ0|macro|DMA_ERQ_ERQ0
DECL|DMA_ERQ_ERQ1_MASK|macro|DMA_ERQ_ERQ1_MASK
DECL|DMA_ERQ_ERQ1_SHIFT|macro|DMA_ERQ_ERQ1_SHIFT
DECL|DMA_ERQ_ERQ1|macro|DMA_ERQ_ERQ1
DECL|DMA_ERQ_ERQ2_MASK|macro|DMA_ERQ_ERQ2_MASK
DECL|DMA_ERQ_ERQ2_SHIFT|macro|DMA_ERQ_ERQ2_SHIFT
DECL|DMA_ERQ_ERQ2|macro|DMA_ERQ_ERQ2
DECL|DMA_ERQ_ERQ3_MASK|macro|DMA_ERQ_ERQ3_MASK
DECL|DMA_ERQ_ERQ3_SHIFT|macro|DMA_ERQ_ERQ3_SHIFT
DECL|DMA_ERQ_ERQ3|macro|DMA_ERQ_ERQ3
DECL|DMA_ERR_ERR0_MASK|macro|DMA_ERR_ERR0_MASK
DECL|DMA_ERR_ERR0_SHIFT|macro|DMA_ERR_ERR0_SHIFT
DECL|DMA_ERR_ERR0|macro|DMA_ERR_ERR0
DECL|DMA_ERR_ERR1_MASK|macro|DMA_ERR_ERR1_MASK
DECL|DMA_ERR_ERR1_SHIFT|macro|DMA_ERR_ERR1_SHIFT
DECL|DMA_ERR_ERR1|macro|DMA_ERR_ERR1
DECL|DMA_ERR_ERR2_MASK|macro|DMA_ERR_ERR2_MASK
DECL|DMA_ERR_ERR2_SHIFT|macro|DMA_ERR_ERR2_SHIFT
DECL|DMA_ERR_ERR2|macro|DMA_ERR_ERR2
DECL|DMA_ERR_ERR3_MASK|macro|DMA_ERR_ERR3_MASK
DECL|DMA_ERR_ERR3_SHIFT|macro|DMA_ERR_ERR3_SHIFT
DECL|DMA_ERR_ERR3|macro|DMA_ERR_ERR3
DECL|DMA_ES_CPE_MASK|macro|DMA_ES_CPE_MASK
DECL|DMA_ES_CPE_SHIFT|macro|DMA_ES_CPE_SHIFT
DECL|DMA_ES_CPE|macro|DMA_ES_CPE
DECL|DMA_ES_DAE_MASK|macro|DMA_ES_DAE_MASK
DECL|DMA_ES_DAE_SHIFT|macro|DMA_ES_DAE_SHIFT
DECL|DMA_ES_DAE|macro|DMA_ES_DAE
DECL|DMA_ES_DBE_MASK|macro|DMA_ES_DBE_MASK
DECL|DMA_ES_DBE_SHIFT|macro|DMA_ES_DBE_SHIFT
DECL|DMA_ES_DBE|macro|DMA_ES_DBE
DECL|DMA_ES_DOE_MASK|macro|DMA_ES_DOE_MASK
DECL|DMA_ES_DOE_SHIFT|macro|DMA_ES_DOE_SHIFT
DECL|DMA_ES_DOE|macro|DMA_ES_DOE
DECL|DMA_ES_ECX_MASK|macro|DMA_ES_ECX_MASK
DECL|DMA_ES_ECX_SHIFT|macro|DMA_ES_ECX_SHIFT
DECL|DMA_ES_ECX|macro|DMA_ES_ECX
DECL|DMA_ES_ERRCHN_MASK|macro|DMA_ES_ERRCHN_MASK
DECL|DMA_ES_ERRCHN_SHIFT|macro|DMA_ES_ERRCHN_SHIFT
DECL|DMA_ES_ERRCHN|macro|DMA_ES_ERRCHN
DECL|DMA_ES_NCE_MASK|macro|DMA_ES_NCE_MASK
DECL|DMA_ES_NCE_SHIFT|macro|DMA_ES_NCE_SHIFT
DECL|DMA_ES_NCE|macro|DMA_ES_NCE
DECL|DMA_ES_SAE_MASK|macro|DMA_ES_SAE_MASK
DECL|DMA_ES_SAE_SHIFT|macro|DMA_ES_SAE_SHIFT
DECL|DMA_ES_SAE|macro|DMA_ES_SAE
DECL|DMA_ES_SBE_MASK|macro|DMA_ES_SBE_MASK
DECL|DMA_ES_SBE_SHIFT|macro|DMA_ES_SBE_SHIFT
DECL|DMA_ES_SBE|macro|DMA_ES_SBE
DECL|DMA_ES_SGE_MASK|macro|DMA_ES_SGE_MASK
DECL|DMA_ES_SGE_SHIFT|macro|DMA_ES_SGE_SHIFT
DECL|DMA_ES_SGE|macro|DMA_ES_SGE
DECL|DMA_ES_SOE_MASK|macro|DMA_ES_SOE_MASK
DECL|DMA_ES_SOE_SHIFT|macro|DMA_ES_SOE_SHIFT
DECL|DMA_ES_SOE|macro|DMA_ES_SOE
DECL|DMA_ES_VLD_MASK|macro|DMA_ES_VLD_MASK
DECL|DMA_ES_VLD_SHIFT|macro|DMA_ES_VLD_SHIFT
DECL|DMA_ES_VLD|macro|DMA_ES_VLD
DECL|DMA_HRS_HRS0_MASK|macro|DMA_HRS_HRS0_MASK
DECL|DMA_HRS_HRS0_SHIFT|macro|DMA_HRS_HRS0_SHIFT
DECL|DMA_HRS_HRS0|macro|DMA_HRS_HRS0
DECL|DMA_HRS_HRS1_MASK|macro|DMA_HRS_HRS1_MASK
DECL|DMA_HRS_HRS1_SHIFT|macro|DMA_HRS_HRS1_SHIFT
DECL|DMA_HRS_HRS1|macro|DMA_HRS_HRS1
DECL|DMA_HRS_HRS2_MASK|macro|DMA_HRS_HRS2_MASK
DECL|DMA_HRS_HRS2_SHIFT|macro|DMA_HRS_HRS2_SHIFT
DECL|DMA_HRS_HRS2|macro|DMA_HRS_HRS2
DECL|DMA_HRS_HRS3_MASK|macro|DMA_HRS_HRS3_MASK
DECL|DMA_HRS_HRS3_SHIFT|macro|DMA_HRS_HRS3_SHIFT
DECL|DMA_HRS_HRS3|macro|DMA_HRS_HRS3
DECL|DMA_INT_INT0_MASK|macro|DMA_INT_INT0_MASK
DECL|DMA_INT_INT0_SHIFT|macro|DMA_INT_INT0_SHIFT
DECL|DMA_INT_INT0|macro|DMA_INT_INT0
DECL|DMA_INT_INT1_MASK|macro|DMA_INT_INT1_MASK
DECL|DMA_INT_INT1_SHIFT|macro|DMA_INT_INT1_SHIFT
DECL|DMA_INT_INT1|macro|DMA_INT_INT1
DECL|DMA_INT_INT2_MASK|macro|DMA_INT_INT2_MASK
DECL|DMA_INT_INT2_SHIFT|macro|DMA_INT_INT2_SHIFT
DECL|DMA_INT_INT2|macro|DMA_INT_INT2
DECL|DMA_INT_INT3_MASK|macro|DMA_INT_INT3_MASK
DECL|DMA_INT_INT3_SHIFT|macro|DMA_INT_INT3_SHIFT
DECL|DMA_INT_INT3|macro|DMA_INT_INT3
DECL|DMA_NBYTES_MLNO_COUNT|macro|DMA_NBYTES_MLNO_COUNT
DECL|DMA_NBYTES_MLNO_NBYTES_MASK|macro|DMA_NBYTES_MLNO_NBYTES_MASK
DECL|DMA_NBYTES_MLNO_NBYTES_SHIFT|macro|DMA_NBYTES_MLNO_NBYTES_SHIFT
DECL|DMA_NBYTES_MLNO_NBYTES|macro|DMA_NBYTES_MLNO_NBYTES
DECL|DMA_NBYTES_MLOFFNO_COUNT|macro|DMA_NBYTES_MLOFFNO_COUNT
DECL|DMA_NBYTES_MLOFFNO_DMLOE_MASK|macro|DMA_NBYTES_MLOFFNO_DMLOE_MASK
DECL|DMA_NBYTES_MLOFFNO_DMLOE_SHIFT|macro|DMA_NBYTES_MLOFFNO_DMLOE_SHIFT
DECL|DMA_NBYTES_MLOFFNO_DMLOE|macro|DMA_NBYTES_MLOFFNO_DMLOE
DECL|DMA_NBYTES_MLOFFNO_NBYTES_MASK|macro|DMA_NBYTES_MLOFFNO_NBYTES_MASK
DECL|DMA_NBYTES_MLOFFNO_NBYTES_SHIFT|macro|DMA_NBYTES_MLOFFNO_NBYTES_SHIFT
DECL|DMA_NBYTES_MLOFFNO_NBYTES|macro|DMA_NBYTES_MLOFFNO_NBYTES
DECL|DMA_NBYTES_MLOFFNO_SMLOE_MASK|macro|DMA_NBYTES_MLOFFNO_SMLOE_MASK
DECL|DMA_NBYTES_MLOFFNO_SMLOE_SHIFT|macro|DMA_NBYTES_MLOFFNO_SMLOE_SHIFT
DECL|DMA_NBYTES_MLOFFNO_SMLOE|macro|DMA_NBYTES_MLOFFNO_SMLOE
DECL|DMA_NBYTES_MLOFFYES_COUNT|macro|DMA_NBYTES_MLOFFYES_COUNT
DECL|DMA_NBYTES_MLOFFYES_DMLOE_MASK|macro|DMA_NBYTES_MLOFFYES_DMLOE_MASK
DECL|DMA_NBYTES_MLOFFYES_DMLOE_SHIFT|macro|DMA_NBYTES_MLOFFYES_DMLOE_SHIFT
DECL|DMA_NBYTES_MLOFFYES_DMLOE|macro|DMA_NBYTES_MLOFFYES_DMLOE
DECL|DMA_NBYTES_MLOFFYES_MLOFF_MASK|macro|DMA_NBYTES_MLOFFYES_MLOFF_MASK
DECL|DMA_NBYTES_MLOFFYES_MLOFF_SHIFT|macro|DMA_NBYTES_MLOFFYES_MLOFF_SHIFT
DECL|DMA_NBYTES_MLOFFYES_MLOFF|macro|DMA_NBYTES_MLOFFYES_MLOFF
DECL|DMA_NBYTES_MLOFFYES_NBYTES_MASK|macro|DMA_NBYTES_MLOFFYES_NBYTES_MASK
DECL|DMA_NBYTES_MLOFFYES_NBYTES_SHIFT|macro|DMA_NBYTES_MLOFFYES_NBYTES_SHIFT
DECL|DMA_NBYTES_MLOFFYES_NBYTES|macro|DMA_NBYTES_MLOFFYES_NBYTES
DECL|DMA_NBYTES_MLOFFYES_SMLOE_MASK|macro|DMA_NBYTES_MLOFFYES_SMLOE_MASK
DECL|DMA_NBYTES_MLOFFYES_SMLOE_SHIFT|macro|DMA_NBYTES_MLOFFYES_SMLOE_SHIFT
DECL|DMA_NBYTES_MLOFFYES_SMLOE|macro|DMA_NBYTES_MLOFFYES_SMLOE
DECL|DMA_SADDR_COUNT|macro|DMA_SADDR_COUNT
DECL|DMA_SADDR_SADDR_MASK|macro|DMA_SADDR_SADDR_MASK
DECL|DMA_SADDR_SADDR_SHIFT|macro|DMA_SADDR_SADDR_SHIFT
DECL|DMA_SADDR_SADDR|macro|DMA_SADDR_SADDR
DECL|DMA_SEEI_NOP_MASK|macro|DMA_SEEI_NOP_MASK
DECL|DMA_SEEI_NOP_SHIFT|macro|DMA_SEEI_NOP_SHIFT
DECL|DMA_SEEI_NOP|macro|DMA_SEEI_NOP
DECL|DMA_SEEI_SAEE_MASK|macro|DMA_SEEI_SAEE_MASK
DECL|DMA_SEEI_SAEE_SHIFT|macro|DMA_SEEI_SAEE_SHIFT
DECL|DMA_SEEI_SAEE|macro|DMA_SEEI_SAEE
DECL|DMA_SEEI_SEEI_MASK|macro|DMA_SEEI_SEEI_MASK
DECL|DMA_SEEI_SEEI_SHIFT|macro|DMA_SEEI_SEEI_SHIFT
DECL|DMA_SEEI_SEEI|macro|DMA_SEEI_SEEI
DECL|DMA_SERQ_NOP_MASK|macro|DMA_SERQ_NOP_MASK
DECL|DMA_SERQ_NOP_SHIFT|macro|DMA_SERQ_NOP_SHIFT
DECL|DMA_SERQ_NOP|macro|DMA_SERQ_NOP
DECL|DMA_SERQ_SAER_MASK|macro|DMA_SERQ_SAER_MASK
DECL|DMA_SERQ_SAER_SHIFT|macro|DMA_SERQ_SAER_SHIFT
DECL|DMA_SERQ_SAER|macro|DMA_SERQ_SAER
DECL|DMA_SERQ_SERQ_MASK|macro|DMA_SERQ_SERQ_MASK
DECL|DMA_SERQ_SERQ_SHIFT|macro|DMA_SERQ_SERQ_SHIFT
DECL|DMA_SERQ_SERQ|macro|DMA_SERQ_SERQ
DECL|DMA_SLAST_COUNT|macro|DMA_SLAST_COUNT
DECL|DMA_SLAST_SLAST_MASK|macro|DMA_SLAST_SLAST_MASK
DECL|DMA_SLAST_SLAST_SHIFT|macro|DMA_SLAST_SLAST_SHIFT
DECL|DMA_SLAST_SLAST|macro|DMA_SLAST_SLAST
DECL|DMA_SOFF_COUNT|macro|DMA_SOFF_COUNT
DECL|DMA_SOFF_SOFF_MASK|macro|DMA_SOFF_SOFF_MASK
DECL|DMA_SOFF_SOFF_SHIFT|macro|DMA_SOFF_SOFF_SHIFT
DECL|DMA_SOFF_SOFF|macro|DMA_SOFF_SOFF
DECL|DMA_SSRT_NOP_MASK|macro|DMA_SSRT_NOP_MASK
DECL|DMA_SSRT_NOP_SHIFT|macro|DMA_SSRT_NOP_SHIFT
DECL|DMA_SSRT_NOP|macro|DMA_SSRT_NOP
DECL|DMA_SSRT_SAST_MASK|macro|DMA_SSRT_SAST_MASK
DECL|DMA_SSRT_SAST_SHIFT|macro|DMA_SSRT_SAST_SHIFT
DECL|DMA_SSRT_SAST|macro|DMA_SSRT_SAST
DECL|DMA_SSRT_SSRT_MASK|macro|DMA_SSRT_SSRT_MASK
DECL|DMA_SSRT_SSRT_SHIFT|macro|DMA_SSRT_SSRT_SHIFT
DECL|DMA_SSRT_SSRT|macro|DMA_SSRT_SSRT
DECL|DMA_Type|typedef|} DMA_Type;
DECL|DMA|member|__IO uint8_t DMA; /**< CMT Direct Memory Access Register, offset: 0xB */
DECL|DOFF|member|__IO uint16_t DOFF; /**< TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 */
DECL|DSM_CONTROL|member|__IO uint32_t DSM_CONTROL; /**< Deep Sleep Timer Control, offset: 0x104 */
DECL|DSM_CTRL|member|__IO uint32_t DSM_CTRL; /**< DSM CONTROL, offset: 0x40 */
DECL|DSM_CTRL|member|__IO uint32_t DSM_CTRL; /**< DSM CONTROL, offset: 0x40 */
DECL|DSM_CTRL|member|__IO uint32_t DSM_CTRL; /**< DSM CONTROL, offset: 0x4C */
DECL|DSM_OSC_OFFSET|member|__IO uint32_t DSM_OSC_OFFSET; /**< Deep Sleep Wakeup Time Offset, offset: 0x108 */
DECL|DSM_TIMER|member|__I uint32_t DSM_TIMER; /**< Deep Sleep Timer, offset: 0x100 */
DECL|DSPI0|macro|DSPI0
DECL|DSPI1|macro|DSPI1
DECL|DS|member|__IO uint32_t DS; /**< Data Size Register, offset: 0x10 */
DECL|DTEST_CTRL|member|__IO uint32_t DTEST_CTRL; /**< DIGITAL TEST MUX CONTROL, offset: 0x1C */
DECL|DUAL_PAN_CTRL|member|__IO uint32_t DUAL_PAN_CTRL; /**< DUAL PAN CONTROL, offset: 0x60 */
DECL|D|member|__IO uint8_t D; /**< I2C Data I/O register, offset: 0x4 */
DECL|EARS|member|__IO uint32_t EARS; /**< Enable Asynchronous Request in Stop Register, offset: 0x44 */
DECL|EEI|member|__IO uint32_t EEI; /**< Enable Error Interrupt Register, offset: 0x14 */
DECL|EL_CFG|member|__IO uint32_t EL_CFG; /**< PHY EARLY/LATE CONFIGURATION REGISTER, offset: 0x28 */
DECL|END_OF_SEQ|member|__IO uint32_t END_OF_SEQ; /**< TSM END OF SEQUENCE, offset: 0x4 */
DECL|ENTRY|member|__I uint32_t ENTRY[3]; /**< Entry, array offset: 0x0, array step: 0x4 */
DECL|ENT|member|__I uint32_t ENT[16]; /**< Entropy Read Register, array offset: 0x40, array step: 0x4 */
DECL|ERQ|member|__IO uint32_t ERQ; /**< Enable Request Register, offset: 0xC */
DECL|ERR|member|__IO uint32_t ERR; /**< Error Register, offset: 0x2C */
DECL|ESTA|member|__I uint32_t ESTA; /**< Error Status Register, offset: 0x4C */
DECL|ES|member|__I uint32_t ES; /**< Error Status Register, offset: 0x4 */
DECL|EVENT_TMR|member|__IO uint32_t EVENT_TMR; /**< EVENT TIMER, offset: 0x4 */
DECL|EVENT_TMR|member|__IO uint32_t EVENT_TMR; /**< EVENT TIMER, offset: 0x4 */
DECL|EVENT_TMR|member|__IO uint32_t EVENT_TMR; /**< EVENT TIMER, offset: 0x8 */
DECL|F1|member|__IO uint8_t F1; /**< LLWU Flag 1 register, offset: 0x5 */
DECL|F2|member|__IO uint8_t F2; /**< LLWU Flag 2 register, offset: 0x6 */
DECL|F3|member|__I uint8_t F3; /**< LLWU Flag 3 register, offset: 0x7 */
DECL|FACSN|member|__I uint8_t FACSN; /**< Flash Access Segment Number Register, offset: 0x2B */
DECL|FACSS|member|__I uint8_t FACSS; /**< Flash Access Segment Size Register, offset: 0x28 */
DECL|FAD_CTRL|member|__IO uint32_t FAD_CTRL; /**< FAD CONTROL, offset: 0x24 */
DECL|FAD_THR|member|__IO uint32_t FAD_THR; /**< FAD CORRELATOR THRESHOLD, offset: 0x14 */
DECL|FAST_CTRL1|member|__IO uint32_t FAST_CTRL1; /**< TSM FAST WARMUP CONTROL REGISTER 1, offset: 0x28 */
DECL|FAST_CTRL2|member|__IO uint32_t FAST_CTRL2; /**< TSM FAST WARMUP CONTROL REGISTER 2, offset: 0x2C */
DECL|FCCOB0|member|__IO uint8_t FCCOB0; /**< Flash Common Command Object Registers, offset: 0x7 */
DECL|FCCOB1|member|__IO uint8_t FCCOB1; /**< Flash Common Command Object Registers, offset: 0x6 */
DECL|FCCOB2|member|__IO uint8_t FCCOB2; /**< Flash Common Command Object Registers, offset: 0x5 */
DECL|FCCOB3|member|__IO uint8_t FCCOB3; /**< Flash Common Command Object Registers, offset: 0x4 */
DECL|FCCOB4|member|__IO uint8_t FCCOB4; /**< Flash Common Command Object Registers, offset: 0xB */
DECL|FCCOB5|member|__IO uint8_t FCCOB5; /**< Flash Common Command Object Registers, offset: 0xA */
DECL|FCCOB6|member|__IO uint8_t FCCOB6; /**< Flash Common Command Object Registers, offset: 0x9 */
DECL|FCCOB7|member|__IO uint8_t FCCOB7; /**< Flash Common Command Object Registers, offset: 0x8 */
DECL|FCCOB8|member|__IO uint8_t FCCOB8; /**< Flash Common Command Object Registers, offset: 0xF */
DECL|FCCOB9|member|__IO uint8_t FCCOB9; /**< Flash Common Command Object Registers, offset: 0xE */
DECL|FCCOBA|member|__IO uint8_t FCCOBA; /**< Flash Common Command Object Registers, offset: 0xD */
DECL|FCCOBB|member|__IO uint8_t FCCOBB; /**< Flash Common Command Object Registers, offset: 0xC */
DECL|FCFG1|member|__IO uint32_t FCFG1; /**< Flash Configuration Register 1, offset: 0x104C */
DECL|FCFG2|member|__I uint32_t FCFG2; /**< Flash Configuration Register 2, offset: 0x1050 */
DECL|FCNFG|member|__IO uint8_t FCNFG; /**< Flash Configuration Register, offset: 0x1 */
DECL|FCT|member|__IO uint32_t FCT; /**< MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 */
DECL|FGPIOA_BASE|macro|FGPIOA_BASE
DECL|FGPIOA|macro|FGPIOA
DECL|FGPIOB_BASE|macro|FGPIOB_BASE
DECL|FGPIOB|macro|FGPIOB
DECL|FGPIOC_BASE|macro|FGPIOC_BASE
DECL|FGPIOC|macro|FGPIOC
DECL|FGPIO_BASE_ADDRS|macro|FGPIO_BASE_ADDRS
DECL|FGPIO_BASE_PTRS|macro|FGPIO_BASE_PTRS
DECL|FGPIO_PCOR_PTCO_MASK|macro|FGPIO_PCOR_PTCO_MASK
DECL|FGPIO_PCOR_PTCO_SHIFT|macro|FGPIO_PCOR_PTCO_SHIFT
DECL|FGPIO_PCOR_PTCO|macro|FGPIO_PCOR_PTCO
DECL|FGPIO_PDDR_PDD_MASK|macro|FGPIO_PDDR_PDD_MASK
DECL|FGPIO_PDDR_PDD_SHIFT|macro|FGPIO_PDDR_PDD_SHIFT
DECL|FGPIO_PDDR_PDD|macro|FGPIO_PDDR_PDD
DECL|FGPIO_PDIR_PDI_MASK|macro|FGPIO_PDIR_PDI_MASK
DECL|FGPIO_PDIR_PDI_SHIFT|macro|FGPIO_PDIR_PDI_SHIFT
DECL|FGPIO_PDIR_PDI|macro|FGPIO_PDIR_PDI
DECL|FGPIO_PDOR_PDO_MASK|macro|FGPIO_PDOR_PDO_MASK
DECL|FGPIO_PDOR_PDO_SHIFT|macro|FGPIO_PDOR_PDO_SHIFT
DECL|FGPIO_PDOR_PDO|macro|FGPIO_PDOR_PDO
DECL|FGPIO_PSOR_PTSO_MASK|macro|FGPIO_PSOR_PTSO_MASK
DECL|FGPIO_PSOR_PTSO_SHIFT|macro|FGPIO_PSOR_PTSO_SHIFT
DECL|FGPIO_PSOR_PTSO|macro|FGPIO_PSOR_PTSO
DECL|FGPIO_PTOR_PTTO_MASK|macro|FGPIO_PTOR_PTTO_MASK
DECL|FGPIO_PTOR_PTTO_SHIFT|macro|FGPIO_PTOR_PTTO_SHIFT
DECL|FGPIO_PTOR_PTTO|macro|FGPIO_PTOR_PTTO
DECL|FGPIO_Type|typedef|} FGPIO_Type;
DECL|FIFOSTA|member|__I uint32_t FIFOSTA; /**< FIFO Status Register, offset: 0x7C0 */
DECL|FILT1|member|__IO uint8_t FILT1; /**< LLWU Pin Filter 1 register, offset: 0x8 */
DECL|FILT2|member|__IO uint8_t FILT2; /**< LLWU Pin Filter 2 register, offset: 0x9 */
DECL|FILTERFAIL_CODE|member|__IO uint32_t FILTERFAIL_CODE; /**< FILTER FAIL CODE, offset: 0x80 */
DECL|FILTER|member|__IO uint32_t FILTER; /**< Filter Control, offset: 0x78 */
DECL|FLOW|member|__IO uint32_t FLOW; /**< MTB Flow Register, offset: 0x8 */
DECL|FLT|member|__IO uint8_t FLT; /**< I2C Programmable Input Glitch Filter Register, offset: 0x6 */
DECL|FOPT|member|__I uint8_t FOPT; /**< Flash Option Register, offset: 0x3 */
DECL|FOPT|member|__I uint8_t FOPT; /**< Non-volatile Flash Option Register, offset: 0xD */
DECL|FPROT0|member|__I uint8_t FPROT0; /**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB */
DECL|FPROT0|member|__IO uint8_t FPROT0; /**< Program Flash Protection Registers, offset: 0x13 */
DECL|FPROT1|member|__I uint8_t FPROT1; /**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA */
DECL|FPROT1|member|__IO uint8_t FPROT1; /**< Program Flash Protection Registers, offset: 0x12 */
DECL|FPROT2|member|__I uint8_t FPROT2; /**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 */
DECL|FPROT2|member|__IO uint8_t FPROT2; /**< Program Flash Protection Registers, offset: 0x11 */
DECL|FPROT3|member|__I uint8_t FPROT3; /**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 */
DECL|FPROT3|member|__IO uint8_t FPROT3; /**< Program Flash Protection Registers, offset: 0x10 */
DECL|FPR|member|__IO uint8_t FPR; /**< CMP Filter Period Register, offset: 0x2 */
DECL|FRQCNT|member|__I uint32_t FRQCNT; /**< Frequency Count Register, offset: 0x1C */
DECL|FRQMAX|member|__IO uint32_t FRQMAX; /**< Frequency Count Maximum Limit Register, offset: 0x1C */
DECL|FRQMIN|member|__IO uint32_t FRQMIN; /**< Frequency Count Minimum Limit Register, offset: 0x18 */
DECL|FSEC|member|__I uint8_t FSEC; /**< Flash Security Register, offset: 0x2 */
DECL|FSEC|member|__I uint8_t FSEC; /**< Non-volatile Flash Security Register, offset: 0xC */
DECL|FSK_SCALE|member|__IO uint32_t FSK_SCALE; /**< TX FSK Modulation Levels, offset: 0x14 */
DECL|FSTAT|member|__IO uint8_t FSTAT; /**< Flash Status Register, offset: 0x0 */
DECL|FTFA_BASE_ADDRS|macro|FTFA_BASE_ADDRS
DECL|FTFA_BASE_PTRS|macro|FTFA_BASE_PTRS
DECL|FTFA_BASE|macro|FTFA_BASE
DECL|FTFA_COMMAND_COMPLETE_IRQS|macro|FTFA_COMMAND_COMPLETE_IRQS
DECL|FTFA_FACSN_NUMSG_MASK|macro|FTFA_FACSN_NUMSG_MASK
DECL|FTFA_FACSN_NUMSG_SHIFT|macro|FTFA_FACSN_NUMSG_SHIFT
DECL|FTFA_FACSN_NUMSG|macro|FTFA_FACSN_NUMSG
DECL|FTFA_FACSS_SGSIZE_MASK|macro|FTFA_FACSS_SGSIZE_MASK
DECL|FTFA_FACSS_SGSIZE_SHIFT|macro|FTFA_FACSS_SGSIZE_SHIFT
DECL|FTFA_FACSS_SGSIZE|macro|FTFA_FACSS_SGSIZE
DECL|FTFA_FCCOB0_CCOBn_MASK|macro|FTFA_FCCOB0_CCOBn_MASK
DECL|FTFA_FCCOB0_CCOBn_SHIFT|macro|FTFA_FCCOB0_CCOBn_SHIFT
DECL|FTFA_FCCOB0_CCOBn|macro|FTFA_FCCOB0_CCOBn
DECL|FTFA_FCCOB1_CCOBn_MASK|macro|FTFA_FCCOB1_CCOBn_MASK
DECL|FTFA_FCCOB1_CCOBn_SHIFT|macro|FTFA_FCCOB1_CCOBn_SHIFT
DECL|FTFA_FCCOB1_CCOBn|macro|FTFA_FCCOB1_CCOBn
DECL|FTFA_FCCOB2_CCOBn_MASK|macro|FTFA_FCCOB2_CCOBn_MASK
DECL|FTFA_FCCOB2_CCOBn_SHIFT|macro|FTFA_FCCOB2_CCOBn_SHIFT
DECL|FTFA_FCCOB2_CCOBn|macro|FTFA_FCCOB2_CCOBn
DECL|FTFA_FCCOB3_CCOBn_MASK|macro|FTFA_FCCOB3_CCOBn_MASK
DECL|FTFA_FCCOB3_CCOBn_SHIFT|macro|FTFA_FCCOB3_CCOBn_SHIFT
DECL|FTFA_FCCOB3_CCOBn|macro|FTFA_FCCOB3_CCOBn
DECL|FTFA_FCCOB4_CCOBn_MASK|macro|FTFA_FCCOB4_CCOBn_MASK
DECL|FTFA_FCCOB4_CCOBn_SHIFT|macro|FTFA_FCCOB4_CCOBn_SHIFT
DECL|FTFA_FCCOB4_CCOBn|macro|FTFA_FCCOB4_CCOBn
DECL|FTFA_FCCOB5_CCOBn_MASK|macro|FTFA_FCCOB5_CCOBn_MASK
DECL|FTFA_FCCOB5_CCOBn_SHIFT|macro|FTFA_FCCOB5_CCOBn_SHIFT
DECL|FTFA_FCCOB5_CCOBn|macro|FTFA_FCCOB5_CCOBn
DECL|FTFA_FCCOB6_CCOBn_MASK|macro|FTFA_FCCOB6_CCOBn_MASK
DECL|FTFA_FCCOB6_CCOBn_SHIFT|macro|FTFA_FCCOB6_CCOBn_SHIFT
DECL|FTFA_FCCOB6_CCOBn|macro|FTFA_FCCOB6_CCOBn
DECL|FTFA_FCCOB7_CCOBn_MASK|macro|FTFA_FCCOB7_CCOBn_MASK
DECL|FTFA_FCCOB7_CCOBn_SHIFT|macro|FTFA_FCCOB7_CCOBn_SHIFT
DECL|FTFA_FCCOB7_CCOBn|macro|FTFA_FCCOB7_CCOBn
DECL|FTFA_FCCOB8_CCOBn_MASK|macro|FTFA_FCCOB8_CCOBn_MASK
DECL|FTFA_FCCOB8_CCOBn_SHIFT|macro|FTFA_FCCOB8_CCOBn_SHIFT
DECL|FTFA_FCCOB8_CCOBn|macro|FTFA_FCCOB8_CCOBn
DECL|FTFA_FCCOB9_CCOBn_MASK|macro|FTFA_FCCOB9_CCOBn_MASK
DECL|FTFA_FCCOB9_CCOBn_SHIFT|macro|FTFA_FCCOB9_CCOBn_SHIFT
DECL|FTFA_FCCOB9_CCOBn|macro|FTFA_FCCOB9_CCOBn
DECL|FTFA_FCCOBA_CCOBn_MASK|macro|FTFA_FCCOBA_CCOBn_MASK
DECL|FTFA_FCCOBA_CCOBn_SHIFT|macro|FTFA_FCCOBA_CCOBn_SHIFT
DECL|FTFA_FCCOBA_CCOBn|macro|FTFA_FCCOBA_CCOBn
DECL|FTFA_FCCOBB_CCOBn_MASK|macro|FTFA_FCCOBB_CCOBn_MASK
DECL|FTFA_FCCOBB_CCOBn_SHIFT|macro|FTFA_FCCOBB_CCOBn_SHIFT
DECL|FTFA_FCCOBB_CCOBn|macro|FTFA_FCCOBB_CCOBn
DECL|FTFA_FCNFG_CCIE_MASK|macro|FTFA_FCNFG_CCIE_MASK
DECL|FTFA_FCNFG_CCIE_SHIFT|macro|FTFA_FCNFG_CCIE_SHIFT
DECL|FTFA_FCNFG_CCIE|macro|FTFA_FCNFG_CCIE
DECL|FTFA_FCNFG_ERSAREQ_MASK|macro|FTFA_FCNFG_ERSAREQ_MASK
DECL|FTFA_FCNFG_ERSAREQ_SHIFT|macro|FTFA_FCNFG_ERSAREQ_SHIFT
DECL|FTFA_FCNFG_ERSAREQ|macro|FTFA_FCNFG_ERSAREQ
DECL|FTFA_FCNFG_ERSSUSP_MASK|macro|FTFA_FCNFG_ERSSUSP_MASK
DECL|FTFA_FCNFG_ERSSUSP_SHIFT|macro|FTFA_FCNFG_ERSSUSP_SHIFT
DECL|FTFA_FCNFG_ERSSUSP|macro|FTFA_FCNFG_ERSSUSP
DECL|FTFA_FCNFG_RDCOLLIE_MASK|macro|FTFA_FCNFG_RDCOLLIE_MASK
DECL|FTFA_FCNFG_RDCOLLIE_SHIFT|macro|FTFA_FCNFG_RDCOLLIE_SHIFT
DECL|FTFA_FCNFG_RDCOLLIE|macro|FTFA_FCNFG_RDCOLLIE
DECL|FTFA_FOPT_OPT_MASK|macro|FTFA_FOPT_OPT_MASK
DECL|FTFA_FOPT_OPT_SHIFT|macro|FTFA_FOPT_OPT_SHIFT
DECL|FTFA_FOPT_OPT|macro|FTFA_FOPT_OPT
DECL|FTFA_FPROT0_PROT_MASK|macro|FTFA_FPROT0_PROT_MASK
DECL|FTFA_FPROT0_PROT_SHIFT|macro|FTFA_FPROT0_PROT_SHIFT
DECL|FTFA_FPROT0_PROT|macro|FTFA_FPROT0_PROT
DECL|FTFA_FPROT1_PROT_MASK|macro|FTFA_FPROT1_PROT_MASK
DECL|FTFA_FPROT1_PROT_SHIFT|macro|FTFA_FPROT1_PROT_SHIFT
DECL|FTFA_FPROT1_PROT|macro|FTFA_FPROT1_PROT
DECL|FTFA_FPROT2_PROT_MASK|macro|FTFA_FPROT2_PROT_MASK
DECL|FTFA_FPROT2_PROT_SHIFT|macro|FTFA_FPROT2_PROT_SHIFT
DECL|FTFA_FPROT2_PROT|macro|FTFA_FPROT2_PROT
DECL|FTFA_FPROT3_PROT_MASK|macro|FTFA_FPROT3_PROT_MASK
DECL|FTFA_FPROT3_PROT_SHIFT|macro|FTFA_FPROT3_PROT_SHIFT
DECL|FTFA_FPROT3_PROT|macro|FTFA_FPROT3_PROT
DECL|FTFA_FSEC_FSLACC_MASK|macro|FTFA_FSEC_FSLACC_MASK
DECL|FTFA_FSEC_FSLACC_SHIFT|macro|FTFA_FSEC_FSLACC_SHIFT
DECL|FTFA_FSEC_FSLACC|macro|FTFA_FSEC_FSLACC
DECL|FTFA_FSEC_KEYEN_MASK|macro|FTFA_FSEC_KEYEN_MASK
DECL|FTFA_FSEC_KEYEN_SHIFT|macro|FTFA_FSEC_KEYEN_SHIFT
DECL|FTFA_FSEC_KEYEN|macro|FTFA_FSEC_KEYEN
DECL|FTFA_FSEC_MEEN_MASK|macro|FTFA_FSEC_MEEN_MASK
DECL|FTFA_FSEC_MEEN_SHIFT|macro|FTFA_FSEC_MEEN_SHIFT
DECL|FTFA_FSEC_MEEN|macro|FTFA_FSEC_MEEN
DECL|FTFA_FSEC_SEC_MASK|macro|FTFA_FSEC_SEC_MASK
DECL|FTFA_FSEC_SEC_SHIFT|macro|FTFA_FSEC_SEC_SHIFT
DECL|FTFA_FSEC_SEC|macro|FTFA_FSEC_SEC
DECL|FTFA_FSTAT_ACCERR_MASK|macro|FTFA_FSTAT_ACCERR_MASK
DECL|FTFA_FSTAT_ACCERR_SHIFT|macro|FTFA_FSTAT_ACCERR_SHIFT
DECL|FTFA_FSTAT_ACCERR|macro|FTFA_FSTAT_ACCERR
DECL|FTFA_FSTAT_CCIF_MASK|macro|FTFA_FSTAT_CCIF_MASK
DECL|FTFA_FSTAT_CCIF_SHIFT|macro|FTFA_FSTAT_CCIF_SHIFT
DECL|FTFA_FSTAT_CCIF|macro|FTFA_FSTAT_CCIF
DECL|FTFA_FSTAT_FPVIOL_MASK|macro|FTFA_FSTAT_FPVIOL_MASK
DECL|FTFA_FSTAT_FPVIOL_SHIFT|macro|FTFA_FSTAT_FPVIOL_SHIFT
DECL|FTFA_FSTAT_FPVIOL|macro|FTFA_FSTAT_FPVIOL
DECL|FTFA_FSTAT_MGSTAT0_MASK|macro|FTFA_FSTAT_MGSTAT0_MASK
DECL|FTFA_FSTAT_MGSTAT0_SHIFT|macro|FTFA_FSTAT_MGSTAT0_SHIFT
DECL|FTFA_FSTAT_MGSTAT0|macro|FTFA_FSTAT_MGSTAT0
DECL|FTFA_FSTAT_RDCOLERR_MASK|macro|FTFA_FSTAT_RDCOLERR_MASK
DECL|FTFA_FSTAT_RDCOLERR_SHIFT|macro|FTFA_FSTAT_RDCOLERR_SHIFT
DECL|FTFA_FSTAT_RDCOLERR|macro|FTFA_FSTAT_RDCOLERR
DECL|FTFA_FlashConfig_BASE|macro|FTFA_FlashConfig_BASE
DECL|FTFA_FlashConfig|macro|FTFA_FlashConfig
DECL|FTFA_IRQn|enumerator|FTFA_IRQn = 5, /**< Command complete and read collision */
DECL|FTFA_SACCH0_SA_MASK|macro|FTFA_SACCH0_SA_MASK
DECL|FTFA_SACCH0_SA_SHIFT|macro|FTFA_SACCH0_SA_SHIFT
DECL|FTFA_SACCH0_SA|macro|FTFA_SACCH0_SA
DECL|FTFA_SACCH1_SA_MASK|macro|FTFA_SACCH1_SA_MASK
DECL|FTFA_SACCH1_SA_SHIFT|macro|FTFA_SACCH1_SA_SHIFT
DECL|FTFA_SACCH1_SA|macro|FTFA_SACCH1_SA
DECL|FTFA_SACCH2_SA_MASK|macro|FTFA_SACCH2_SA_MASK
DECL|FTFA_SACCH2_SA_SHIFT|macro|FTFA_SACCH2_SA_SHIFT
DECL|FTFA_SACCH2_SA|macro|FTFA_SACCH2_SA
DECL|FTFA_SACCH3_SA_MASK|macro|FTFA_SACCH3_SA_MASK
DECL|FTFA_SACCH3_SA_SHIFT|macro|FTFA_SACCH3_SA_SHIFT
DECL|FTFA_SACCH3_SA|macro|FTFA_SACCH3_SA
DECL|FTFA_SACCL0_SA_MASK|macro|FTFA_SACCL0_SA_MASK
DECL|FTFA_SACCL0_SA_SHIFT|macro|FTFA_SACCL0_SA_SHIFT
DECL|FTFA_SACCL0_SA|macro|FTFA_SACCL0_SA
DECL|FTFA_SACCL1_SA_MASK|macro|FTFA_SACCL1_SA_MASK
DECL|FTFA_SACCL1_SA_SHIFT|macro|FTFA_SACCL1_SA_SHIFT
DECL|FTFA_SACCL1_SA|macro|FTFA_SACCL1_SA
DECL|FTFA_SACCL2_SA_MASK|macro|FTFA_SACCL2_SA_MASK
DECL|FTFA_SACCL2_SA_SHIFT|macro|FTFA_SACCL2_SA_SHIFT
DECL|FTFA_SACCL2_SA|macro|FTFA_SACCL2_SA
DECL|FTFA_SACCL3_SA_MASK|macro|FTFA_SACCL3_SA_MASK
DECL|FTFA_SACCL3_SA_SHIFT|macro|FTFA_SACCL3_SA_SHIFT
DECL|FTFA_SACCL3_SA|macro|FTFA_SACCL3_SA
DECL|FTFA_Type|typedef|} FTFA_Type;
DECL|FTFA_XACCH0_XA_MASK|macro|FTFA_XACCH0_XA_MASK
DECL|FTFA_XACCH0_XA_SHIFT|macro|FTFA_XACCH0_XA_SHIFT
DECL|FTFA_XACCH0_XA|macro|FTFA_XACCH0_XA
DECL|FTFA_XACCH1_XA_MASK|macro|FTFA_XACCH1_XA_MASK
DECL|FTFA_XACCH1_XA_SHIFT|macro|FTFA_XACCH1_XA_SHIFT
DECL|FTFA_XACCH1_XA|macro|FTFA_XACCH1_XA
DECL|FTFA_XACCH2_XA_MASK|macro|FTFA_XACCH2_XA_MASK
DECL|FTFA_XACCH2_XA_SHIFT|macro|FTFA_XACCH2_XA_SHIFT
DECL|FTFA_XACCH2_XA|macro|FTFA_XACCH2_XA
DECL|FTFA_XACCH3_XA_MASK|macro|FTFA_XACCH3_XA_MASK
DECL|FTFA_XACCH3_XA_SHIFT|macro|FTFA_XACCH3_XA_SHIFT
DECL|FTFA_XACCH3_XA|macro|FTFA_XACCH3_XA
DECL|FTFA_XACCL0_XA_MASK|macro|FTFA_XACCL0_XA_MASK
DECL|FTFA_XACCL0_XA_SHIFT|macro|FTFA_XACCL0_XA_SHIFT
DECL|FTFA_XACCL0_XA|macro|FTFA_XACCL0_XA
DECL|FTFA_XACCL1_XA_MASK|macro|FTFA_XACCL1_XA_MASK
DECL|FTFA_XACCL1_XA_SHIFT|macro|FTFA_XACCL1_XA_SHIFT
DECL|FTFA_XACCL1_XA|macro|FTFA_XACCL1_XA
DECL|FTFA_XACCL2_XA_MASK|macro|FTFA_XACCL2_XA_MASK
DECL|FTFA_XACCL2_XA_SHIFT|macro|FTFA_XACCL2_XA_SHIFT
DECL|FTFA_XACCL2_XA|macro|FTFA_XACCL2_XA
DECL|FTFA_XACCL3_XA_MASK|macro|FTFA_XACCL3_XA_MASK
DECL|FTFA_XACCL3_XA_SHIFT|macro|FTFA_XACCL3_XA_SHIFT
DECL|FTFA_XACCL3_XA|macro|FTFA_XACCL3_XA
DECL|FTFA|macro|FTFA
DECL|F|member|__IO uint8_t F; /**< I2C Frequency Divider register, offset: 0x1 */
DECL|GENCS|member|__IO uint32_t GENCS; /**< TSI General Control and Status Register, offset: 0x0 */
DECL|GENFSK_BASE_ADDRS|macro|GENFSK_BASE_ADDRS
DECL|GENFSK_BASE_PTRS|macro|GENFSK_BASE_PTRS
DECL|GENFSK_BASE|macro|GENFSK_BASE
DECL|GENFSK_BITRATE_BITRATE_MASK|macro|GENFSK_BITRATE_BITRATE_MASK
DECL|GENFSK_BITRATE_BITRATE_SHIFT|macro|GENFSK_BITRATE_BITRATE_SHIFT
DECL|GENFSK_BITRATE_BITRATE|macro|GENFSK_BITRATE_BITRATE
DECL|GENFSK_CHANNEL_NUM_CHANNEL_NUM_MASK|macro|GENFSK_CHANNEL_NUM_CHANNEL_NUM_MASK
DECL|GENFSK_CHANNEL_NUM_CHANNEL_NUM_SHIFT|macro|GENFSK_CHANNEL_NUM_CHANNEL_NUM_SHIFT
DECL|GENFSK_CHANNEL_NUM_CHANNEL_NUM|macro|GENFSK_CHANNEL_NUM_CHANNEL_NUM
DECL|GENFSK_CRC_CFG_CRC_BYTE_ORD_MASK|macro|GENFSK_CRC_CFG_CRC_BYTE_ORD_MASK
DECL|GENFSK_CRC_CFG_CRC_BYTE_ORD_SHIFT|macro|GENFSK_CRC_CFG_CRC_BYTE_ORD_SHIFT
DECL|GENFSK_CRC_CFG_CRC_BYTE_ORD|macro|GENFSK_CRC_CFG_CRC_BYTE_ORD
DECL|GENFSK_CRC_CFG_CRC_REF_IN_MASK|macro|GENFSK_CRC_CFG_CRC_REF_IN_MASK
DECL|GENFSK_CRC_CFG_CRC_REF_IN_SHIFT|macro|GENFSK_CRC_CFG_CRC_REF_IN_SHIFT
DECL|GENFSK_CRC_CFG_CRC_REF_IN|macro|GENFSK_CRC_CFG_CRC_REF_IN
DECL|GENFSK_CRC_CFG_CRC_REF_OUT_MASK|macro|GENFSK_CRC_CFG_CRC_REF_OUT_MASK
DECL|GENFSK_CRC_CFG_CRC_REF_OUT_SHIFT|macro|GENFSK_CRC_CFG_CRC_REF_OUT_SHIFT
DECL|GENFSK_CRC_CFG_CRC_REF_OUT|macro|GENFSK_CRC_CFG_CRC_REF_OUT
DECL|GENFSK_CRC_CFG_CRC_START_BYTE_MASK|macro|GENFSK_CRC_CFG_CRC_START_BYTE_MASK
DECL|GENFSK_CRC_CFG_CRC_START_BYTE_SHIFT|macro|GENFSK_CRC_CFG_CRC_START_BYTE_SHIFT
DECL|GENFSK_CRC_CFG_CRC_START_BYTE|macro|GENFSK_CRC_CFG_CRC_START_BYTE
DECL|GENFSK_CRC_CFG_CRC_SZ_MASK|macro|GENFSK_CRC_CFG_CRC_SZ_MASK
DECL|GENFSK_CRC_CFG_CRC_SZ_SHIFT|macro|GENFSK_CRC_CFG_CRC_SZ_SHIFT
DECL|GENFSK_CRC_CFG_CRC_SZ|macro|GENFSK_CRC_CFG_CRC_SZ
DECL|GENFSK_CRC_INIT_CRC_SEED_MASK|macro|GENFSK_CRC_INIT_CRC_SEED_MASK
DECL|GENFSK_CRC_INIT_CRC_SEED_SHIFT|macro|GENFSK_CRC_INIT_CRC_SEED_SHIFT
DECL|GENFSK_CRC_INIT_CRC_SEED|macro|GENFSK_CRC_INIT_CRC_SEED
DECL|GENFSK_CRC_POLY_CRC_POLY_MASK|macro|GENFSK_CRC_POLY_CRC_POLY_MASK
DECL|GENFSK_CRC_POLY_CRC_POLY_SHIFT|macro|GENFSK_CRC_POLY_CRC_POLY_SHIFT
DECL|GENFSK_CRC_POLY_CRC_POLY|macro|GENFSK_CRC_POLY_CRC_POLY
DECL|GENFSK_CRC_XOR_OUT_CRC_XOR_OUT_MASK|macro|GENFSK_CRC_XOR_OUT_CRC_XOR_OUT_MASK
DECL|GENFSK_CRC_XOR_OUT_CRC_XOR_OUT_SHIFT|macro|GENFSK_CRC_XOR_OUT_CRC_XOR_OUT_SHIFT
DECL|GENFSK_CRC_XOR_OUT_CRC_XOR_OUT|macro|GENFSK_CRC_XOR_OUT_CRC_XOR_OUT
DECL|GENFSK_DSM_CTRL_GENERIC_FSK_SLEEP_EN_MASK|macro|GENFSK_DSM_CTRL_GENERIC_FSK_SLEEP_EN_MASK
DECL|GENFSK_DSM_CTRL_GENERIC_FSK_SLEEP_EN_SHIFT|macro|GENFSK_DSM_CTRL_GENERIC_FSK_SLEEP_EN_SHIFT
DECL|GENFSK_DSM_CTRL_GENERIC_FSK_SLEEP_EN|macro|GENFSK_DSM_CTRL_GENERIC_FSK_SLEEP_EN
DECL|GENFSK_EVENT_TMR_EVENT_TMR_ADD_MASK|macro|GENFSK_EVENT_TMR_EVENT_TMR_ADD_MASK
DECL|GENFSK_EVENT_TMR_EVENT_TMR_ADD_SHIFT|macro|GENFSK_EVENT_TMR_EVENT_TMR_ADD_SHIFT
DECL|GENFSK_EVENT_TMR_EVENT_TMR_ADD|macro|GENFSK_EVENT_TMR_EVENT_TMR_ADD
DECL|GENFSK_EVENT_TMR_EVENT_TMR_LD_MASK|macro|GENFSK_EVENT_TMR_EVENT_TMR_LD_MASK
DECL|GENFSK_EVENT_TMR_EVENT_TMR_LD_SHIFT|macro|GENFSK_EVENT_TMR_EVENT_TMR_LD_SHIFT
DECL|GENFSK_EVENT_TMR_EVENT_TMR_LD|macro|GENFSK_EVENT_TMR_EVENT_TMR_LD
DECL|GENFSK_EVENT_TMR_EVENT_TMR_MASK|macro|GENFSK_EVENT_TMR_EVENT_TMR_MASK
DECL|GENFSK_EVENT_TMR_EVENT_TMR_SHIFT|macro|GENFSK_EVENT_TMR_EVENT_TMR_SHIFT
DECL|GENFSK_EVENT_TMR_EVENT_TMR|macro|GENFSK_EVENT_TMR_EVENT_TMR
DECL|GENFSK_H0_CFG_H0_MASK_MASK|macro|GENFSK_H0_CFG_H0_MASK_MASK
DECL|GENFSK_H0_CFG_H0_MASK_SHIFT|macro|GENFSK_H0_CFG_H0_MASK_SHIFT
DECL|GENFSK_H0_CFG_H0_MASK|macro|GENFSK_H0_CFG_H0_MASK
DECL|GENFSK_H0_CFG_H0_MATCH_MASK|macro|GENFSK_H0_CFG_H0_MATCH_MASK
DECL|GENFSK_H0_CFG_H0_MATCH_SHIFT|macro|GENFSK_H0_CFG_H0_MATCH_SHIFT
DECL|GENFSK_H0_CFG_H0_MATCH|macro|GENFSK_H0_CFG_H0_MATCH
DECL|GENFSK_H1_CFG_H1_MASK_MASK|macro|GENFSK_H1_CFG_H1_MASK_MASK
DECL|GENFSK_H1_CFG_H1_MASK_SHIFT|macro|GENFSK_H1_CFG_H1_MASK_SHIFT
DECL|GENFSK_H1_CFG_H1_MASK|macro|GENFSK_H1_CFG_H1_MASK
DECL|GENFSK_H1_CFG_H1_MATCH_MASK|macro|GENFSK_H1_CFG_H1_MATCH_MASK
DECL|GENFSK_H1_CFG_H1_MATCH_SHIFT|macro|GENFSK_H1_CFG_H1_MATCH_SHIFT
DECL|GENFSK_H1_CFG_H1_MATCH|macro|GENFSK_H1_CFG_H1_MATCH
DECL|GENFSK_IRQ_CTRL_CRC_IGNORE_MASK|macro|GENFSK_IRQ_CTRL_CRC_IGNORE_MASK
DECL|GENFSK_IRQ_CTRL_CRC_IGNORE_SHIFT|macro|GENFSK_IRQ_CTRL_CRC_IGNORE_SHIFT
DECL|GENFSK_IRQ_CTRL_CRC_IGNORE|macro|GENFSK_IRQ_CTRL_CRC_IGNORE
DECL|GENFSK_IRQ_CTRL_CRC_VALID_MASK|macro|GENFSK_IRQ_CTRL_CRC_VALID_MASK
DECL|GENFSK_IRQ_CTRL_CRC_VALID_SHIFT|macro|GENFSK_IRQ_CTRL_CRC_VALID_SHIFT
DECL|GENFSK_IRQ_CTRL_CRC_VALID|macro|GENFSK_IRQ_CTRL_CRC_VALID
DECL|GENFSK_IRQ_CTRL_GENERIC_FSK_IRQ_EN_MASK|macro|GENFSK_IRQ_CTRL_GENERIC_FSK_IRQ_EN_MASK
DECL|GENFSK_IRQ_CTRL_GENERIC_FSK_IRQ_EN_SHIFT|macro|GENFSK_IRQ_CTRL_GENERIC_FSK_IRQ_EN_SHIFT
DECL|GENFSK_IRQ_CTRL_GENERIC_FSK_IRQ_EN|macro|GENFSK_IRQ_CTRL_GENERIC_FSK_IRQ_EN
DECL|GENFSK_IRQ_CTRL_NTW_ADR_IRQ_EN_MASK|macro|GENFSK_IRQ_CTRL_NTW_ADR_IRQ_EN_MASK
DECL|GENFSK_IRQ_CTRL_NTW_ADR_IRQ_EN_SHIFT|macro|GENFSK_IRQ_CTRL_NTW_ADR_IRQ_EN_SHIFT
DECL|GENFSK_IRQ_CTRL_NTW_ADR_IRQ_EN|macro|GENFSK_IRQ_CTRL_NTW_ADR_IRQ_EN
DECL|GENFSK_IRQ_CTRL_NTW_ADR_IRQ_MASK|macro|GENFSK_IRQ_CTRL_NTW_ADR_IRQ_MASK
DECL|GENFSK_IRQ_CTRL_NTW_ADR_IRQ_SHIFT|macro|GENFSK_IRQ_CTRL_NTW_ADR_IRQ_SHIFT
DECL|GENFSK_IRQ_CTRL_NTW_ADR_IRQ|macro|GENFSK_IRQ_CTRL_NTW_ADR_IRQ
DECL|GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_MASK|macro|GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_MASK
DECL|GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_SHIFT|macro|GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_SHIFT
DECL|GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_EN|macro|GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_EN
DECL|GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_MASK|macro|GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_MASK
DECL|GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_SHIFT|macro|GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_SHIFT
DECL|GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ|macro|GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ
DECL|GENFSK_IRQ_CTRL_RX_IRQ_EN_MASK|macro|GENFSK_IRQ_CTRL_RX_IRQ_EN_MASK
DECL|GENFSK_IRQ_CTRL_RX_IRQ_EN_SHIFT|macro|GENFSK_IRQ_CTRL_RX_IRQ_EN_SHIFT
DECL|GENFSK_IRQ_CTRL_RX_IRQ_EN|macro|GENFSK_IRQ_CTRL_RX_IRQ_EN
DECL|GENFSK_IRQ_CTRL_RX_IRQ_MASK|macro|GENFSK_IRQ_CTRL_RX_IRQ_MASK
DECL|GENFSK_IRQ_CTRL_RX_IRQ_SHIFT|macro|GENFSK_IRQ_CTRL_RX_IRQ_SHIFT
DECL|GENFSK_IRQ_CTRL_RX_IRQ|macro|GENFSK_IRQ_CTRL_RX_IRQ
DECL|GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_EN_MASK|macro|GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_EN_MASK
DECL|GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_EN_SHIFT|macro|GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_EN_SHIFT
DECL|GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_EN|macro|GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_EN
DECL|GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_MASK|macro|GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_MASK
DECL|GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_SHIFT|macro|GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_SHIFT
DECL|GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ|macro|GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ
DECL|GENFSK_IRQ_CTRL_SEQ_END_IRQ_EN_MASK|macro|GENFSK_IRQ_CTRL_SEQ_END_IRQ_EN_MASK
DECL|GENFSK_IRQ_CTRL_SEQ_END_IRQ_EN_SHIFT|macro|GENFSK_IRQ_CTRL_SEQ_END_IRQ_EN_SHIFT
DECL|GENFSK_IRQ_CTRL_SEQ_END_IRQ_EN|macro|GENFSK_IRQ_CTRL_SEQ_END_IRQ_EN
DECL|GENFSK_IRQ_CTRL_SEQ_END_IRQ_MASK|macro|GENFSK_IRQ_CTRL_SEQ_END_IRQ_MASK
DECL|GENFSK_IRQ_CTRL_SEQ_END_IRQ_SHIFT|macro|GENFSK_IRQ_CTRL_SEQ_END_IRQ_SHIFT
DECL|GENFSK_IRQ_CTRL_SEQ_END_IRQ|macro|GENFSK_IRQ_CTRL_SEQ_END_IRQ
DECL|GENFSK_IRQ_CTRL_T1_IRQ_EN_MASK|macro|GENFSK_IRQ_CTRL_T1_IRQ_EN_MASK
DECL|GENFSK_IRQ_CTRL_T1_IRQ_EN_SHIFT|macro|GENFSK_IRQ_CTRL_T1_IRQ_EN_SHIFT
DECL|GENFSK_IRQ_CTRL_T1_IRQ_EN|macro|GENFSK_IRQ_CTRL_T1_IRQ_EN
DECL|GENFSK_IRQ_CTRL_T1_IRQ_MASK|macro|GENFSK_IRQ_CTRL_T1_IRQ_MASK
DECL|GENFSK_IRQ_CTRL_T1_IRQ_SHIFT|macro|GENFSK_IRQ_CTRL_T1_IRQ_SHIFT
DECL|GENFSK_IRQ_CTRL_T1_IRQ|macro|GENFSK_IRQ_CTRL_T1_IRQ
DECL|GENFSK_IRQ_CTRL_T2_IRQ_EN_MASK|macro|GENFSK_IRQ_CTRL_T2_IRQ_EN_MASK
DECL|GENFSK_IRQ_CTRL_T2_IRQ_EN_SHIFT|macro|GENFSK_IRQ_CTRL_T2_IRQ_EN_SHIFT
DECL|GENFSK_IRQ_CTRL_T2_IRQ_EN|macro|GENFSK_IRQ_CTRL_T2_IRQ_EN
DECL|GENFSK_IRQ_CTRL_T2_IRQ_MASK|macro|GENFSK_IRQ_CTRL_T2_IRQ_MASK
DECL|GENFSK_IRQ_CTRL_T2_IRQ_SHIFT|macro|GENFSK_IRQ_CTRL_T2_IRQ_SHIFT
DECL|GENFSK_IRQ_CTRL_T2_IRQ|macro|GENFSK_IRQ_CTRL_T2_IRQ
DECL|GENFSK_IRQ_CTRL_TSM_IRQ_EN_MASK|macro|GENFSK_IRQ_CTRL_TSM_IRQ_EN_MASK
DECL|GENFSK_IRQ_CTRL_TSM_IRQ_EN_SHIFT|macro|GENFSK_IRQ_CTRL_TSM_IRQ_EN_SHIFT
DECL|GENFSK_IRQ_CTRL_TSM_IRQ_EN|macro|GENFSK_IRQ_CTRL_TSM_IRQ_EN
DECL|GENFSK_IRQ_CTRL_TSM_IRQ_MASK|macro|GENFSK_IRQ_CTRL_TSM_IRQ_MASK
DECL|GENFSK_IRQ_CTRL_TSM_IRQ_SHIFT|macro|GENFSK_IRQ_CTRL_TSM_IRQ_SHIFT
DECL|GENFSK_IRQ_CTRL_TSM_IRQ|macro|GENFSK_IRQ_CTRL_TSM_IRQ
DECL|GENFSK_IRQ_CTRL_TX_IRQ_EN_MASK|macro|GENFSK_IRQ_CTRL_TX_IRQ_EN_MASK
DECL|GENFSK_IRQ_CTRL_TX_IRQ_EN_SHIFT|macro|GENFSK_IRQ_CTRL_TX_IRQ_EN_SHIFT
DECL|GENFSK_IRQ_CTRL_TX_IRQ_EN|macro|GENFSK_IRQ_CTRL_TX_IRQ_EN
DECL|GENFSK_IRQ_CTRL_TX_IRQ_MASK|macro|GENFSK_IRQ_CTRL_TX_IRQ_MASK
DECL|GENFSK_IRQ_CTRL_TX_IRQ_SHIFT|macro|GENFSK_IRQ_CTRL_TX_IRQ_SHIFT
DECL|GENFSK_IRQ_CTRL_TX_IRQ|macro|GENFSK_IRQ_CTRL_TX_IRQ
DECL|GENFSK_IRQ_CTRL_WAKE_IRQ_EN_MASK|macro|GENFSK_IRQ_CTRL_WAKE_IRQ_EN_MASK
DECL|GENFSK_IRQ_CTRL_WAKE_IRQ_EN_SHIFT|macro|GENFSK_IRQ_CTRL_WAKE_IRQ_EN_SHIFT
DECL|GENFSK_IRQ_CTRL_WAKE_IRQ_EN|macro|GENFSK_IRQ_CTRL_WAKE_IRQ_EN
DECL|GENFSK_IRQ_CTRL_WAKE_IRQ_MASK|macro|GENFSK_IRQ_CTRL_WAKE_IRQ_MASK
DECL|GENFSK_IRQ_CTRL_WAKE_IRQ_SHIFT|macro|GENFSK_IRQ_CTRL_WAKE_IRQ_SHIFT
DECL|GENFSK_IRQ_CTRL_WAKE_IRQ|macro|GENFSK_IRQ_CTRL_WAKE_IRQ
DECL|GENFSK_NTW_ADR_0_NTW_ADR_0_MASK|macro|GENFSK_NTW_ADR_0_NTW_ADR_0_MASK
DECL|GENFSK_NTW_ADR_0_NTW_ADR_0_SHIFT|macro|GENFSK_NTW_ADR_0_NTW_ADR_0_SHIFT
DECL|GENFSK_NTW_ADR_0_NTW_ADR_0|macro|GENFSK_NTW_ADR_0_NTW_ADR_0
DECL|GENFSK_NTW_ADR_1_NTW_ADR_1_MASK|macro|GENFSK_NTW_ADR_1_NTW_ADR_1_MASK
DECL|GENFSK_NTW_ADR_1_NTW_ADR_1_SHIFT|macro|GENFSK_NTW_ADR_1_NTW_ADR_1_SHIFT
DECL|GENFSK_NTW_ADR_1_NTW_ADR_1|macro|GENFSK_NTW_ADR_1_NTW_ADR_1
DECL|GENFSK_NTW_ADR_2_NTW_ADR_2_MASK|macro|GENFSK_NTW_ADR_2_NTW_ADR_2_MASK
DECL|GENFSK_NTW_ADR_2_NTW_ADR_2_SHIFT|macro|GENFSK_NTW_ADR_2_NTW_ADR_2_SHIFT
DECL|GENFSK_NTW_ADR_2_NTW_ADR_2|macro|GENFSK_NTW_ADR_2_NTW_ADR_2
DECL|GENFSK_NTW_ADR_3_NTW_ADR_3_MASK|macro|GENFSK_NTW_ADR_3_NTW_ADR_3_MASK
DECL|GENFSK_NTW_ADR_3_NTW_ADR_3_SHIFT|macro|GENFSK_NTW_ADR_3_NTW_ADR_3_SHIFT
DECL|GENFSK_NTW_ADR_3_NTW_ADR_3|macro|GENFSK_NTW_ADR_3_NTW_ADR_3
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR0_SZ_MASK|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR0_SZ_MASK
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR0_SZ_SHIFT|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR0_SZ_SHIFT
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR0_SZ|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR0_SZ
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR1_SZ_MASK|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR1_SZ_MASK
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR1_SZ_SHIFT|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR1_SZ_SHIFT
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR1_SZ|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR1_SZ
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR2_SZ_MASK|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR2_SZ_MASK
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR2_SZ_SHIFT|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR2_SZ_SHIFT
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR2_SZ|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR2_SZ
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR3_SZ_MASK|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR3_SZ_MASK
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR3_SZ_SHIFT|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR3_SZ_SHIFT
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR3_SZ|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR3_SZ
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_EN_MASK|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_EN_MASK
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_EN_SHIFT|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_EN_SHIFT
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_EN|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_EN
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_MCH_MASK|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_MCH_MASK
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_MCH_SHIFT|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_MCH_SHIFT
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_MCH|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_MCH
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR0_MASK|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR0_MASK
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR0_SHIFT|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR0_SHIFT
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR0|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR0
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR1_MASK|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR1_MASK
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR1_SHIFT|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR1_SHIFT
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR1|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR1
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR2_MASK|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR2_MASK
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR2_SHIFT|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR2_SHIFT
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR2|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR2
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR3_MASK|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR3_MASK
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR3_SHIFT|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR3_SHIFT
DECL|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR3|macro|GENFSK_NTW_ADR_CTRL_NTW_ADR_THR3
DECL|GENFSK_PACKET_CFG_H0_FAIL_MASK|macro|GENFSK_PACKET_CFG_H0_FAIL_MASK
DECL|GENFSK_PACKET_CFG_H0_FAIL_SHIFT|macro|GENFSK_PACKET_CFG_H0_FAIL_SHIFT
DECL|GENFSK_PACKET_CFG_H0_FAIL|macro|GENFSK_PACKET_CFG_H0_FAIL
DECL|GENFSK_PACKET_CFG_H0_SZ_MASK|macro|GENFSK_PACKET_CFG_H0_SZ_MASK
DECL|GENFSK_PACKET_CFG_H0_SZ_SHIFT|macro|GENFSK_PACKET_CFG_H0_SZ_SHIFT
DECL|GENFSK_PACKET_CFG_H0_SZ|macro|GENFSK_PACKET_CFG_H0_SZ
DECL|GENFSK_PACKET_CFG_H1_FAIL_MASK|macro|GENFSK_PACKET_CFG_H1_FAIL_MASK
DECL|GENFSK_PACKET_CFG_H1_FAIL_SHIFT|macro|GENFSK_PACKET_CFG_H1_FAIL_SHIFT
DECL|GENFSK_PACKET_CFG_H1_FAIL|macro|GENFSK_PACKET_CFG_H1_FAIL
DECL|GENFSK_PACKET_CFG_H1_SZ_MASK|macro|GENFSK_PACKET_CFG_H1_SZ_MASK
DECL|GENFSK_PACKET_CFG_H1_SZ_SHIFT|macro|GENFSK_PACKET_CFG_H1_SZ_SHIFT
DECL|GENFSK_PACKET_CFG_H1_SZ|macro|GENFSK_PACKET_CFG_H1_SZ
DECL|GENFSK_PACKET_CFG_LENGTH_ADJ_MASK|macro|GENFSK_PACKET_CFG_LENGTH_ADJ_MASK
DECL|GENFSK_PACKET_CFG_LENGTH_ADJ_SHIFT|macro|GENFSK_PACKET_CFG_LENGTH_ADJ_SHIFT
DECL|GENFSK_PACKET_CFG_LENGTH_ADJ|macro|GENFSK_PACKET_CFG_LENGTH_ADJ
DECL|GENFSK_PACKET_CFG_LENGTH_BIT_ORD_MASK|macro|GENFSK_PACKET_CFG_LENGTH_BIT_ORD_MASK
DECL|GENFSK_PACKET_CFG_LENGTH_BIT_ORD_SHIFT|macro|GENFSK_PACKET_CFG_LENGTH_BIT_ORD_SHIFT
DECL|GENFSK_PACKET_CFG_LENGTH_BIT_ORD|macro|GENFSK_PACKET_CFG_LENGTH_BIT_ORD
DECL|GENFSK_PACKET_CFG_LENGTH_FAIL_MASK|macro|GENFSK_PACKET_CFG_LENGTH_FAIL_MASK
DECL|GENFSK_PACKET_CFG_LENGTH_FAIL_SHIFT|macro|GENFSK_PACKET_CFG_LENGTH_FAIL_SHIFT
DECL|GENFSK_PACKET_CFG_LENGTH_FAIL|macro|GENFSK_PACKET_CFG_LENGTH_FAIL
DECL|GENFSK_PACKET_CFG_LENGTH_SZ_MASK|macro|GENFSK_PACKET_CFG_LENGTH_SZ_MASK
DECL|GENFSK_PACKET_CFG_LENGTH_SZ_SHIFT|macro|GENFSK_PACKET_CFG_LENGTH_SZ_SHIFT
DECL|GENFSK_PACKET_CFG_LENGTH_SZ|macro|GENFSK_PACKET_CFG_LENGTH_SZ
DECL|GENFSK_PACKET_CFG_SYNC_ADDR_SZ_MASK|macro|GENFSK_PACKET_CFG_SYNC_ADDR_SZ_MASK
DECL|GENFSK_PACKET_CFG_SYNC_ADDR_SZ_SHIFT|macro|GENFSK_PACKET_CFG_SYNC_ADDR_SZ_SHIFT
DECL|GENFSK_PACKET_CFG_SYNC_ADDR_SZ|macro|GENFSK_PACKET_CFG_SYNC_ADDR_SZ
DECL|GENFSK_PART_ID_PART_ID_MASK|macro|GENFSK_PART_ID_PART_ID_MASK
DECL|GENFSK_PART_ID_PART_ID_SHIFT|macro|GENFSK_PART_ID_PART_ID_SHIFT
DECL|GENFSK_PART_ID_PART_ID|macro|GENFSK_PART_ID_PART_ID
DECL|GENFSK_PB_PARTITION_PB_PARTITION_MASK|macro|GENFSK_PB_PARTITION_PB_PARTITION_MASK
DECL|GENFSK_PB_PARTITION_PB_PARTITION_SHIFT|macro|GENFSK_PB_PARTITION_PB_PARTITION_SHIFT
DECL|GENFSK_PB_PARTITION_PB_PARTITION|macro|GENFSK_PB_PARTITION_PB_PARTITION
DECL|GENFSK_RX_WATERMARK_BYTE_COUNTER_MASK|macro|GENFSK_RX_WATERMARK_BYTE_COUNTER_MASK
DECL|GENFSK_RX_WATERMARK_BYTE_COUNTER_SHIFT|macro|GENFSK_RX_WATERMARK_BYTE_COUNTER_SHIFT
DECL|GENFSK_RX_WATERMARK_BYTE_COUNTER|macro|GENFSK_RX_WATERMARK_BYTE_COUNTER
DECL|GENFSK_RX_WATERMARK_RX_WATERMARK_MASK|macro|GENFSK_RX_WATERMARK_RX_WATERMARK_MASK
DECL|GENFSK_RX_WATERMARK_RX_WATERMARK_SHIFT|macro|GENFSK_RX_WATERMARK_RX_WATERMARK_SHIFT
DECL|GENFSK_RX_WATERMARK_RX_WATERMARK|macro|GENFSK_RX_WATERMARK_RX_WATERMARK
DECL|GENFSK_T1_CMP_T1_CMP_EN_MASK|macro|GENFSK_T1_CMP_T1_CMP_EN_MASK
DECL|GENFSK_T1_CMP_T1_CMP_EN_SHIFT|macro|GENFSK_T1_CMP_T1_CMP_EN_SHIFT
DECL|GENFSK_T1_CMP_T1_CMP_EN|macro|GENFSK_T1_CMP_T1_CMP_EN
DECL|GENFSK_T1_CMP_T1_CMP_MASK|macro|GENFSK_T1_CMP_T1_CMP_MASK
DECL|GENFSK_T1_CMP_T1_CMP_SHIFT|macro|GENFSK_T1_CMP_T1_CMP_SHIFT
DECL|GENFSK_T1_CMP_T1_CMP|macro|GENFSK_T1_CMP_T1_CMP
DECL|GENFSK_T2_CMP_T2_CMP_EN_MASK|macro|GENFSK_T2_CMP_T2_CMP_EN_MASK
DECL|GENFSK_T2_CMP_T2_CMP_EN_SHIFT|macro|GENFSK_T2_CMP_T2_CMP_EN_SHIFT
DECL|GENFSK_T2_CMP_T2_CMP_EN|macro|GENFSK_T2_CMP_T2_CMP_EN
DECL|GENFSK_T2_CMP_T2_CMP_MASK|macro|GENFSK_T2_CMP_T2_CMP_MASK
DECL|GENFSK_T2_CMP_T2_CMP_SHIFT|macro|GENFSK_T2_CMP_T2_CMP_SHIFT
DECL|GENFSK_T2_CMP_T2_CMP|macro|GENFSK_T2_CMP_T2_CMP
DECL|GENFSK_TIMESTAMP_TIMESTAMP_MASK|macro|GENFSK_TIMESTAMP_TIMESTAMP_MASK
DECL|GENFSK_TIMESTAMP_TIMESTAMP_SHIFT|macro|GENFSK_TIMESTAMP_TIMESTAMP_SHIFT
DECL|GENFSK_TIMESTAMP_TIMESTAMP|macro|GENFSK_TIMESTAMP_TIMESTAMP
DECL|GENFSK_TX_POWER_TX_POWER_MASK|macro|GENFSK_TX_POWER_TX_POWER_MASK
DECL|GENFSK_TX_POWER_TX_POWER_SHIFT|macro|GENFSK_TX_POWER_TX_POWER_SHIFT
DECL|GENFSK_TX_POWER_TX_POWER|macro|GENFSK_TX_POWER_TX_POWER
DECL|GENFSK_Type|typedef|} GENFSK_Type;
DECL|GENFSK_WHITEN_CFG_MANCHESTER_EN_MASK|macro|GENFSK_WHITEN_CFG_MANCHESTER_EN_MASK
DECL|GENFSK_WHITEN_CFG_MANCHESTER_EN_SHIFT|macro|GENFSK_WHITEN_CFG_MANCHESTER_EN_SHIFT
DECL|GENFSK_WHITEN_CFG_MANCHESTER_EN|macro|GENFSK_WHITEN_CFG_MANCHESTER_EN
DECL|GENFSK_WHITEN_CFG_MANCHESTER_INV_MASK|macro|GENFSK_WHITEN_CFG_MANCHESTER_INV_MASK
DECL|GENFSK_WHITEN_CFG_MANCHESTER_INV_SHIFT|macro|GENFSK_WHITEN_CFG_MANCHESTER_INV_SHIFT
DECL|GENFSK_WHITEN_CFG_MANCHESTER_INV|macro|GENFSK_WHITEN_CFG_MANCHESTER_INV
DECL|GENFSK_WHITEN_CFG_MANCHESTER_START_MASK|macro|GENFSK_WHITEN_CFG_MANCHESTER_START_MASK
DECL|GENFSK_WHITEN_CFG_MANCHESTER_START_SHIFT|macro|GENFSK_WHITEN_CFG_MANCHESTER_START_SHIFT
DECL|GENFSK_WHITEN_CFG_MANCHESTER_START|macro|GENFSK_WHITEN_CFG_MANCHESTER_START
DECL|GENFSK_WHITEN_CFG_WHITEN_B4_CRC_MASK|macro|GENFSK_WHITEN_CFG_WHITEN_B4_CRC_MASK
DECL|GENFSK_WHITEN_CFG_WHITEN_B4_CRC_SHIFT|macro|GENFSK_WHITEN_CFG_WHITEN_B4_CRC_SHIFT
DECL|GENFSK_WHITEN_CFG_WHITEN_B4_CRC|macro|GENFSK_WHITEN_CFG_WHITEN_B4_CRC
DECL|GENFSK_WHITEN_CFG_WHITEN_END_MASK|macro|GENFSK_WHITEN_CFG_WHITEN_END_MASK
DECL|GENFSK_WHITEN_CFG_WHITEN_END_SHIFT|macro|GENFSK_WHITEN_CFG_WHITEN_END_SHIFT
DECL|GENFSK_WHITEN_CFG_WHITEN_END|macro|GENFSK_WHITEN_CFG_WHITEN_END
DECL|GENFSK_WHITEN_CFG_WHITEN_INIT_MASK|macro|GENFSK_WHITEN_CFG_WHITEN_INIT_MASK
DECL|GENFSK_WHITEN_CFG_WHITEN_INIT_SHIFT|macro|GENFSK_WHITEN_CFG_WHITEN_INIT_SHIFT
DECL|GENFSK_WHITEN_CFG_WHITEN_INIT|macro|GENFSK_WHITEN_CFG_WHITEN_INIT
DECL|GENFSK_WHITEN_CFG_WHITEN_PAYLOAD_REINIT_MASK|macro|GENFSK_WHITEN_CFG_WHITEN_PAYLOAD_REINIT_MASK
DECL|GENFSK_WHITEN_CFG_WHITEN_PAYLOAD_REINIT_SHIFT|macro|GENFSK_WHITEN_CFG_WHITEN_PAYLOAD_REINIT_SHIFT
DECL|GENFSK_WHITEN_CFG_WHITEN_PAYLOAD_REINIT|macro|GENFSK_WHITEN_CFG_WHITEN_PAYLOAD_REINIT
DECL|GENFSK_WHITEN_CFG_WHITEN_POLY_TYPE_MASK|macro|GENFSK_WHITEN_CFG_WHITEN_POLY_TYPE_MASK
DECL|GENFSK_WHITEN_CFG_WHITEN_POLY_TYPE_SHIFT|macro|GENFSK_WHITEN_CFG_WHITEN_POLY_TYPE_SHIFT
DECL|GENFSK_WHITEN_CFG_WHITEN_POLY_TYPE|macro|GENFSK_WHITEN_CFG_WHITEN_POLY_TYPE
DECL|GENFSK_WHITEN_CFG_WHITEN_REF_IN_MASK|macro|GENFSK_WHITEN_CFG_WHITEN_REF_IN_MASK
DECL|GENFSK_WHITEN_CFG_WHITEN_REF_IN_SHIFT|macro|GENFSK_WHITEN_CFG_WHITEN_REF_IN_SHIFT
DECL|GENFSK_WHITEN_CFG_WHITEN_REF_IN|macro|GENFSK_WHITEN_CFG_WHITEN_REF_IN
DECL|GENFSK_WHITEN_CFG_WHITEN_SIZE_MASK|macro|GENFSK_WHITEN_CFG_WHITEN_SIZE_MASK
DECL|GENFSK_WHITEN_CFG_WHITEN_SIZE_SHIFT|macro|GENFSK_WHITEN_CFG_WHITEN_SIZE_SHIFT
DECL|GENFSK_WHITEN_CFG_WHITEN_SIZE|macro|GENFSK_WHITEN_CFG_WHITEN_SIZE
DECL|GENFSK_WHITEN_CFG_WHITEN_START_MASK|macro|GENFSK_WHITEN_CFG_WHITEN_START_MASK
DECL|GENFSK_WHITEN_CFG_WHITEN_START_SHIFT|macro|GENFSK_WHITEN_CFG_WHITEN_START_SHIFT
DECL|GENFSK_WHITEN_CFG_WHITEN_START|macro|GENFSK_WHITEN_CFG_WHITEN_START
DECL|GENFSK_WHITEN_POLY_WHITEN_POLY_MASK|macro|GENFSK_WHITEN_POLY_WHITEN_POLY_MASK
DECL|GENFSK_WHITEN_POLY_WHITEN_POLY_SHIFT|macro|GENFSK_WHITEN_POLY_WHITEN_POLY_SHIFT
DECL|GENFSK_WHITEN_POLY_WHITEN_POLY|macro|GENFSK_WHITEN_POLY_WHITEN_POLY
DECL|GENFSK_WHITEN_SZ_THR_LENGTH_MAX_MASK|macro|GENFSK_WHITEN_SZ_THR_LENGTH_MAX_MASK
DECL|GENFSK_WHITEN_SZ_THR_LENGTH_MAX_SHIFT|macro|GENFSK_WHITEN_SZ_THR_LENGTH_MAX_SHIFT
DECL|GENFSK_WHITEN_SZ_THR_LENGTH_MAX|macro|GENFSK_WHITEN_SZ_THR_LENGTH_MAX
DECL|GENFSK_WHITEN_SZ_THR_REC_BAD_PKT_MASK|macro|GENFSK_WHITEN_SZ_THR_REC_BAD_PKT_MASK
DECL|GENFSK_WHITEN_SZ_THR_REC_BAD_PKT_SHIFT|macro|GENFSK_WHITEN_SZ_THR_REC_BAD_PKT_SHIFT
DECL|GENFSK_WHITEN_SZ_THR_REC_BAD_PKT|macro|GENFSK_WHITEN_SZ_THR_REC_BAD_PKT
DECL|GENFSK_WHITEN_SZ_THR_WHITEN_SZ_THR_MASK|macro|GENFSK_WHITEN_SZ_THR_WHITEN_SZ_THR_MASK
DECL|GENFSK_WHITEN_SZ_THR_WHITEN_SZ_THR_SHIFT|macro|GENFSK_WHITEN_SZ_THR_WHITEN_SZ_THR_SHIFT
DECL|GENFSK_WHITEN_SZ_THR_WHITEN_SZ_THR|macro|GENFSK_WHITEN_SZ_THR_WHITEN_SZ_THR
DECL|GENFSK_XCVR_CFG_PREAMBLE_SZ_MASK|macro|GENFSK_XCVR_CFG_PREAMBLE_SZ_MASK
DECL|GENFSK_XCVR_CFG_PREAMBLE_SZ_SHIFT|macro|GENFSK_XCVR_CFG_PREAMBLE_SZ_SHIFT
DECL|GENFSK_XCVR_CFG_PREAMBLE_SZ|macro|GENFSK_XCVR_CFG_PREAMBLE_SZ
DECL|GENFSK_XCVR_CFG_RX_DEWHITEN_DIS_MASK|macro|GENFSK_XCVR_CFG_RX_DEWHITEN_DIS_MASK
DECL|GENFSK_XCVR_CFG_RX_DEWHITEN_DIS_SHIFT|macro|GENFSK_XCVR_CFG_RX_DEWHITEN_DIS_SHIFT
DECL|GENFSK_XCVR_CFG_RX_DEWHITEN_DIS|macro|GENFSK_XCVR_CFG_RX_DEWHITEN_DIS
DECL|GENFSK_XCVR_CFG_RX_WARMUP_MASK|macro|GENFSK_XCVR_CFG_RX_WARMUP_MASK
DECL|GENFSK_XCVR_CFG_RX_WARMUP_SHIFT|macro|GENFSK_XCVR_CFG_RX_WARMUP_SHIFT
DECL|GENFSK_XCVR_CFG_RX_WARMUP|macro|GENFSK_XCVR_CFG_RX_WARMUP
DECL|GENFSK_XCVR_CFG_SW_CRC_EN_MASK|macro|GENFSK_XCVR_CFG_SW_CRC_EN_MASK
DECL|GENFSK_XCVR_CFG_SW_CRC_EN_SHIFT|macro|GENFSK_XCVR_CFG_SW_CRC_EN_SHIFT
DECL|GENFSK_XCVR_CFG_SW_CRC_EN|macro|GENFSK_XCVR_CFG_SW_CRC_EN
DECL|GENFSK_XCVR_CFG_TX_WARMUP_MASK|macro|GENFSK_XCVR_CFG_TX_WARMUP_MASK
DECL|GENFSK_XCVR_CFG_TX_WARMUP_SHIFT|macro|GENFSK_XCVR_CFG_TX_WARMUP_SHIFT
DECL|GENFSK_XCVR_CFG_TX_WARMUP|macro|GENFSK_XCVR_CFG_TX_WARMUP
DECL|GENFSK_XCVR_CFG_TX_WHITEN_DIS_MASK|macro|GENFSK_XCVR_CFG_TX_WHITEN_DIS_MASK
DECL|GENFSK_XCVR_CFG_TX_WHITEN_DIS_SHIFT|macro|GENFSK_XCVR_CFG_TX_WHITEN_DIS_SHIFT
DECL|GENFSK_XCVR_CFG_TX_WHITEN_DIS|macro|GENFSK_XCVR_CFG_TX_WHITEN_DIS
DECL|GENFSK_XCVR_CTRL_CMDDEC_CS_MASK|macro|GENFSK_XCVR_CTRL_CMDDEC_CS_MASK
DECL|GENFSK_XCVR_CTRL_CMDDEC_CS_SHIFT|macro|GENFSK_XCVR_CTRL_CMDDEC_CS_SHIFT
DECL|GENFSK_XCVR_CTRL_CMDDEC_CS|macro|GENFSK_XCVR_CTRL_CMDDEC_CS
DECL|GENFSK_XCVR_CTRL_SEQCMD_MASK|macro|GENFSK_XCVR_CTRL_SEQCMD_MASK
DECL|GENFSK_XCVR_CTRL_SEQCMD_SHIFT|macro|GENFSK_XCVR_CTRL_SEQCMD_SHIFT
DECL|GENFSK_XCVR_CTRL_SEQCMD|macro|GENFSK_XCVR_CTRL_SEQCMD
DECL|GENFSK_XCVR_CTRL_XCVR_BUSY_MASK|macro|GENFSK_XCVR_CTRL_XCVR_BUSY_MASK
DECL|GENFSK_XCVR_CTRL_XCVR_BUSY_SHIFT|macro|GENFSK_XCVR_CTRL_XCVR_BUSY_SHIFT
DECL|GENFSK_XCVR_CTRL_XCVR_BUSY|macro|GENFSK_XCVR_CTRL_XCVR_BUSY
DECL|GENFSK_XCVR_STS_CRC_VALID_MASK|macro|GENFSK_XCVR_STS_CRC_VALID_MASK
DECL|GENFSK_XCVR_STS_CRC_VALID_SHIFT|macro|GENFSK_XCVR_STS_CRC_VALID_SHIFT
DECL|GENFSK_XCVR_STS_CRC_VALID|macro|GENFSK_XCVR_STS_CRC_VALID
DECL|GENFSK_XCVR_STS_LQI_MASK|macro|GENFSK_XCVR_STS_LQI_MASK
DECL|GENFSK_XCVR_STS_LQI_SHIFT|macro|GENFSK_XCVR_STS_LQI_SHIFT
DECL|GENFSK_XCVR_STS_LQI_VALID_MASK|macro|GENFSK_XCVR_STS_LQI_VALID_MASK
DECL|GENFSK_XCVR_STS_LQI_VALID_SHIFT|macro|GENFSK_XCVR_STS_LQI_VALID_SHIFT
DECL|GENFSK_XCVR_STS_LQI_VALID|macro|GENFSK_XCVR_STS_LQI_VALID
DECL|GENFSK_XCVR_STS_LQI|macro|GENFSK_XCVR_STS_LQI
DECL|GENFSK_XCVR_STS_RSSI_MASK|macro|GENFSK_XCVR_STS_RSSI_MASK
DECL|GENFSK_XCVR_STS_RSSI_SHIFT|macro|GENFSK_XCVR_STS_RSSI_SHIFT
DECL|GENFSK_XCVR_STS_RSSI|macro|GENFSK_XCVR_STS_RSSI
DECL|GENFSK_XCVR_STS_RX_IN_PROGRESS_MASK|macro|GENFSK_XCVR_STS_RX_IN_PROGRESS_MASK
DECL|GENFSK_XCVR_STS_RX_IN_PROGRESS_SHIFT|macro|GENFSK_XCVR_STS_RX_IN_PROGRESS_SHIFT
DECL|GENFSK_XCVR_STS_RX_IN_PROGRESS|macro|GENFSK_XCVR_STS_RX_IN_PROGRESS
DECL|GENFSK_XCVR_STS_RX_IN_SEARCH_MASK|macro|GENFSK_XCVR_STS_RX_IN_SEARCH_MASK
DECL|GENFSK_XCVR_STS_RX_IN_SEARCH_SHIFT|macro|GENFSK_XCVR_STS_RX_IN_SEARCH_SHIFT
DECL|GENFSK_XCVR_STS_RX_IN_SEARCH|macro|GENFSK_XCVR_STS_RX_IN_SEARCH
DECL|GENFSK_XCVR_STS_RX_IN_WARMDN_MASK|macro|GENFSK_XCVR_STS_RX_IN_WARMDN_MASK
DECL|GENFSK_XCVR_STS_RX_IN_WARMDN_SHIFT|macro|GENFSK_XCVR_STS_RX_IN_WARMDN_SHIFT
DECL|GENFSK_XCVR_STS_RX_IN_WARMDN|macro|GENFSK_XCVR_STS_RX_IN_WARMDN
DECL|GENFSK_XCVR_STS_RX_IN_WARMUP_MASK|macro|GENFSK_XCVR_STS_RX_IN_WARMUP_MASK
DECL|GENFSK_XCVR_STS_RX_IN_WARMUP_SHIFT|macro|GENFSK_XCVR_STS_RX_IN_WARMUP_SHIFT
DECL|GENFSK_XCVR_STS_RX_IN_WARMUP|macro|GENFSK_XCVR_STS_RX_IN_WARMUP
DECL|GENFSK_XCVR_STS_RX_START_T1_PEND_MASK|macro|GENFSK_XCVR_STS_RX_START_T1_PEND_MASK
DECL|GENFSK_XCVR_STS_RX_START_T1_PEND_SHIFT|macro|GENFSK_XCVR_STS_RX_START_T1_PEND_SHIFT
DECL|GENFSK_XCVR_STS_RX_START_T1_PEND|macro|GENFSK_XCVR_STS_RX_START_T1_PEND
DECL|GENFSK_XCVR_STS_RX_START_T2_PEND_MASK|macro|GENFSK_XCVR_STS_RX_START_T2_PEND_MASK
DECL|GENFSK_XCVR_STS_RX_START_T2_PEND_SHIFT|macro|GENFSK_XCVR_STS_RX_START_T2_PEND_SHIFT
DECL|GENFSK_XCVR_STS_RX_START_T2_PEND|macro|GENFSK_XCVR_STS_RX_START_T2_PEND
DECL|GENFSK_XCVR_STS_RX_STOP_T1_PEND_MASK|macro|GENFSK_XCVR_STS_RX_STOP_T1_PEND_MASK
DECL|GENFSK_XCVR_STS_RX_STOP_T1_PEND_SHIFT|macro|GENFSK_XCVR_STS_RX_STOP_T1_PEND_SHIFT
DECL|GENFSK_XCVR_STS_RX_STOP_T1_PEND|macro|GENFSK_XCVR_STS_RX_STOP_T1_PEND
DECL|GENFSK_XCVR_STS_RX_STOP_T2_PEND_MASK|macro|GENFSK_XCVR_STS_RX_STOP_T2_PEND_MASK
DECL|GENFSK_XCVR_STS_RX_STOP_T2_PEND_SHIFT|macro|GENFSK_XCVR_STS_RX_STOP_T2_PEND_SHIFT
DECL|GENFSK_XCVR_STS_RX_STOP_T2_PEND|macro|GENFSK_XCVR_STS_RX_STOP_T2_PEND
DECL|GENFSK_XCVR_STS_TX_IN_PROGRESS_MASK|macro|GENFSK_XCVR_STS_TX_IN_PROGRESS_MASK
DECL|GENFSK_XCVR_STS_TX_IN_PROGRESS_SHIFT|macro|GENFSK_XCVR_STS_TX_IN_PROGRESS_SHIFT
DECL|GENFSK_XCVR_STS_TX_IN_PROGRESS|macro|GENFSK_XCVR_STS_TX_IN_PROGRESS
DECL|GENFSK_XCVR_STS_TX_IN_WARMDN_MASK|macro|GENFSK_XCVR_STS_TX_IN_WARMDN_MASK
DECL|GENFSK_XCVR_STS_TX_IN_WARMDN_SHIFT|macro|GENFSK_XCVR_STS_TX_IN_WARMDN_SHIFT
DECL|GENFSK_XCVR_STS_TX_IN_WARMDN|macro|GENFSK_XCVR_STS_TX_IN_WARMDN
DECL|GENFSK_XCVR_STS_TX_IN_WARMUP_MASK|macro|GENFSK_XCVR_STS_TX_IN_WARMUP_MASK
DECL|GENFSK_XCVR_STS_TX_IN_WARMUP_SHIFT|macro|GENFSK_XCVR_STS_TX_IN_WARMUP_SHIFT
DECL|GENFSK_XCVR_STS_TX_IN_WARMUP|macro|GENFSK_XCVR_STS_TX_IN_WARMUP
DECL|GENFSK_XCVR_STS_TX_START_T1_PEND_MASK|macro|GENFSK_XCVR_STS_TX_START_T1_PEND_MASK
DECL|GENFSK_XCVR_STS_TX_START_T1_PEND_SHIFT|macro|GENFSK_XCVR_STS_TX_START_T1_PEND_SHIFT
DECL|GENFSK_XCVR_STS_TX_START_T1_PEND|macro|GENFSK_XCVR_STS_TX_START_T1_PEND
DECL|GENFSK_XCVR_STS_TX_START_T2_PEND_MASK|macro|GENFSK_XCVR_STS_TX_START_T2_PEND_MASK
DECL|GENFSK_XCVR_STS_TX_START_T2_PEND_SHIFT|macro|GENFSK_XCVR_STS_TX_START_T2_PEND_SHIFT
DECL|GENFSK_XCVR_STS_TX_START_T2_PEND|macro|GENFSK_XCVR_STS_TX_START_T2_PEND
DECL|GENFSK|macro|GENFSK
DECL|GEN_SLEEP|member|__IO uint32_t GEN_SLEEP; /**< Generic FSK Link Layer Sleep Time, offset: 0x11C */
DECL|GEN_WAKE|member|__IO uint32_t GEN_WAKE; /**< Generic FSK Link Layer Wake Time, offset: 0x120 */
DECL|GFSK_COEFF1|member|__IO uint32_t GFSK_COEFF1; /**< TX GFSK Filter Coefficients 1, offset: 0x10 */
DECL|GFSK_COEFF2|member|__IO uint32_t GFSK_COEFF2; /**< TX GFSK Filter Coefficients 2, offset: 0xC */
DECL|GFSK_CTRL|member|__IO uint32_t GFSK_CTRL; /**< TX GFSK Modulator Control, offset: 0x8 */
DECL|GPCHR|member|__O uint32_t GPCHR; /**< Global Pin Control High Register, offset: 0x84 */
DECL|GPCLR|member|__O uint32_t GPCLR; /**< Global Pin Control Low Register, offset: 0x80 */
DECL|GPIOA_BASE|macro|GPIOA_BASE
DECL|GPIOA|macro|GPIOA
DECL|GPIOB_BASE|macro|GPIOB_BASE
DECL|GPIOB|macro|GPIOB
DECL|GPIOC_BASE|macro|GPIOC_BASE
DECL|GPIOC|macro|GPIOC
DECL|GPIO_BASE_ADDRS|macro|GPIO_BASE_ADDRS
DECL|GPIO_BASE_PTRS|macro|GPIO_BASE_PTRS
DECL|GPIO_PCOR_PTCO_MASK|macro|GPIO_PCOR_PTCO_MASK
DECL|GPIO_PCOR_PTCO_SHIFT|macro|GPIO_PCOR_PTCO_SHIFT
DECL|GPIO_PCOR_PTCO|macro|GPIO_PCOR_PTCO
DECL|GPIO_PDDR_PDD_MASK|macro|GPIO_PDDR_PDD_MASK
DECL|GPIO_PDDR_PDD_SHIFT|macro|GPIO_PDDR_PDD_SHIFT
DECL|GPIO_PDDR_PDD|macro|GPIO_PDDR_PDD
DECL|GPIO_PDIR_PDI_MASK|macro|GPIO_PDIR_PDI_MASK
DECL|GPIO_PDIR_PDI_SHIFT|macro|GPIO_PDIR_PDI_SHIFT
DECL|GPIO_PDIR_PDI|macro|GPIO_PDIR_PDI
DECL|GPIO_PDOR_PDO_MASK|macro|GPIO_PDOR_PDO_MASK
DECL|GPIO_PDOR_PDO_SHIFT|macro|GPIO_PDOR_PDO_SHIFT
DECL|GPIO_PDOR_PDO|macro|GPIO_PDOR_PDO
DECL|GPIO_PSOR_PTSO_MASK|macro|GPIO_PSOR_PTSO_MASK
DECL|GPIO_PSOR_PTSO_SHIFT|macro|GPIO_PSOR_PTSO_SHIFT
DECL|GPIO_PSOR_PTSO|macro|GPIO_PSOR_PTSO
DECL|GPIO_PTOR_PTTO_MASK|macro|GPIO_PTOR_PTTO_MASK
DECL|GPIO_PTOR_PTTO_SHIFT|macro|GPIO_PTOR_PTTO_SHIFT
DECL|GPIO_PTOR_PTTO|macro|GPIO_PTOR_PTTO
DECL|GPIO_Type|typedef|} GPIO_Type;
DECL|H0_CFG|member|__IO uint32_t H0_CFG; /**< H0 CONFIGURATION, offset: 0x64 */
DECL|H1_CFG|member|__IO uint32_t H1_CFG; /**< H1 CONFIGURATION, offset: 0x68 */
DECL|HPMCAL_CTRL|member|__IO uint32_t HPMCAL_CTRL; /**< PLL High Port Calibration Control, offset: 0x14 */
DECL|HPM_BUMP|member|__IO uint32_t HPM_BUMP; /**< PLL HPM Analog Bump Control, offset: 0x0 */
DECL|HPM_CAL1|member|__IO uint32_t HPM_CAL1; /**< PLL High Port Calibration Result 1, offset: 0x18 */
DECL|HPM_CAL2|member|__IO uint32_t HPM_CAL2; /**< PLL High Port Calibration Result 2, offset: 0x1C */
DECL|HPM_CTRL|member|__IO uint32_t HPM_CTRL; /**< PLL High Port Modulator Control, offset: 0x10 */
DECL|HPM_SDM_RES|member|__IO uint32_t HPM_SDM_RES; /**< PLL High Port Sigma Delta Results, offset: 0x20 */
DECL|HRS|member|__I uint32_t HRS; /**< Hardware Request Status Register, offset: 0x34 */
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /**< Cortex-M0 SV Hard Fault Interrupt */
DECL|I2C0_BASE|macro|I2C0_BASE
DECL|I2C0_IRQn|enumerator|I2C0_IRQn = 8, /**< I2C0 interrupt */
DECL|I2C0|macro|I2C0
DECL|I2C1_BASE|macro|I2C1_BASE
DECL|I2C1_IRQn|enumerator|I2C1_IRQn = 9, /**< I2C1 interrupt */
DECL|I2C1|macro|I2C1
DECL|I2C_A1_AD_MASK|macro|I2C_A1_AD_MASK
DECL|I2C_A1_AD_SHIFT|macro|I2C_A1_AD_SHIFT
DECL|I2C_A1_AD|macro|I2C_A1_AD
DECL|I2C_A2_SAD_MASK|macro|I2C_A2_SAD_MASK
DECL|I2C_A2_SAD_SHIFT|macro|I2C_A2_SAD_SHIFT
DECL|I2C_A2_SAD|macro|I2C_A2_SAD
DECL|I2C_BASE_ADDRS|macro|I2C_BASE_ADDRS
DECL|I2C_BASE_PTRS|macro|I2C_BASE_PTRS
DECL|I2C_C1_DMAEN_MASK|macro|I2C_C1_DMAEN_MASK
DECL|I2C_C1_DMAEN_SHIFT|macro|I2C_C1_DMAEN_SHIFT
DECL|I2C_C1_DMAEN|macro|I2C_C1_DMAEN
DECL|I2C_C1_IICEN_MASK|macro|I2C_C1_IICEN_MASK
DECL|I2C_C1_IICEN_SHIFT|macro|I2C_C1_IICEN_SHIFT
DECL|I2C_C1_IICEN|macro|I2C_C1_IICEN
DECL|I2C_C1_IICIE_MASK|macro|I2C_C1_IICIE_MASK
DECL|I2C_C1_IICIE_SHIFT|macro|I2C_C1_IICIE_SHIFT
DECL|I2C_C1_IICIE|macro|I2C_C1_IICIE
DECL|I2C_C1_MST_MASK|macro|I2C_C1_MST_MASK
DECL|I2C_C1_MST_SHIFT|macro|I2C_C1_MST_SHIFT
DECL|I2C_C1_MST|macro|I2C_C1_MST
DECL|I2C_C1_RSTA_MASK|macro|I2C_C1_RSTA_MASK
DECL|I2C_C1_RSTA_SHIFT|macro|I2C_C1_RSTA_SHIFT
DECL|I2C_C1_RSTA|macro|I2C_C1_RSTA
DECL|I2C_C1_TXAK_MASK|macro|I2C_C1_TXAK_MASK
DECL|I2C_C1_TXAK_SHIFT|macro|I2C_C1_TXAK_SHIFT
DECL|I2C_C1_TXAK|macro|I2C_C1_TXAK
DECL|I2C_C1_TX_MASK|macro|I2C_C1_TX_MASK
DECL|I2C_C1_TX_SHIFT|macro|I2C_C1_TX_SHIFT
DECL|I2C_C1_TX|macro|I2C_C1_TX
DECL|I2C_C1_WUEN_MASK|macro|I2C_C1_WUEN_MASK
DECL|I2C_C1_WUEN_SHIFT|macro|I2C_C1_WUEN_SHIFT
DECL|I2C_C1_WUEN|macro|I2C_C1_WUEN
DECL|I2C_C2_ADEXT_MASK|macro|I2C_C2_ADEXT_MASK
DECL|I2C_C2_ADEXT_SHIFT|macro|I2C_C2_ADEXT_SHIFT
DECL|I2C_C2_ADEXT|macro|I2C_C2_ADEXT
DECL|I2C_C2_AD_MASK|macro|I2C_C2_AD_MASK
DECL|I2C_C2_AD_SHIFT|macro|I2C_C2_AD_SHIFT
DECL|I2C_C2_AD|macro|I2C_C2_AD
DECL|I2C_C2_GCAEN_MASK|macro|I2C_C2_GCAEN_MASK
DECL|I2C_C2_GCAEN_SHIFT|macro|I2C_C2_GCAEN_SHIFT
DECL|I2C_C2_GCAEN|macro|I2C_C2_GCAEN
DECL|I2C_C2_HDRS_MASK|macro|I2C_C2_HDRS_MASK
DECL|I2C_C2_HDRS_SHIFT|macro|I2C_C2_HDRS_SHIFT
DECL|I2C_C2_HDRS|macro|I2C_C2_HDRS
DECL|I2C_C2_RMEN_MASK|macro|I2C_C2_RMEN_MASK
DECL|I2C_C2_RMEN_SHIFT|macro|I2C_C2_RMEN_SHIFT
DECL|I2C_C2_RMEN|macro|I2C_C2_RMEN
DECL|I2C_C2_SBRC_MASK|macro|I2C_C2_SBRC_MASK
DECL|I2C_C2_SBRC_SHIFT|macro|I2C_C2_SBRC_SHIFT
DECL|I2C_C2_SBRC|macro|I2C_C2_SBRC
DECL|I2C_D_DATA_MASK|macro|I2C_D_DATA_MASK
DECL|I2C_D_DATA_SHIFT|macro|I2C_D_DATA_SHIFT
DECL|I2C_D_DATA|macro|I2C_D_DATA
DECL|I2C_FLT_FLT_MASK|macro|I2C_FLT_FLT_MASK
DECL|I2C_FLT_FLT_SHIFT|macro|I2C_FLT_FLT_SHIFT
DECL|I2C_FLT_FLT|macro|I2C_FLT_FLT
DECL|I2C_FLT_SHEN_MASK|macro|I2C_FLT_SHEN_MASK
DECL|I2C_FLT_SHEN_SHIFT|macro|I2C_FLT_SHEN_SHIFT
DECL|I2C_FLT_SHEN|macro|I2C_FLT_SHEN
DECL|I2C_FLT_SSIE_MASK|macro|I2C_FLT_SSIE_MASK
DECL|I2C_FLT_SSIE_SHIFT|macro|I2C_FLT_SSIE_SHIFT
DECL|I2C_FLT_SSIE|macro|I2C_FLT_SSIE
DECL|I2C_FLT_STARTF_MASK|macro|I2C_FLT_STARTF_MASK
DECL|I2C_FLT_STARTF_SHIFT|macro|I2C_FLT_STARTF_SHIFT
DECL|I2C_FLT_STARTF|macro|I2C_FLT_STARTF
DECL|I2C_FLT_STOPF_MASK|macro|I2C_FLT_STOPF_MASK
DECL|I2C_FLT_STOPF_SHIFT|macro|I2C_FLT_STOPF_SHIFT
DECL|I2C_FLT_STOPF|macro|I2C_FLT_STOPF
DECL|I2C_F_ICR_MASK|macro|I2C_F_ICR_MASK
DECL|I2C_F_ICR_SHIFT|macro|I2C_F_ICR_SHIFT
DECL|I2C_F_ICR|macro|I2C_F_ICR
DECL|I2C_F_MULT_MASK|macro|I2C_F_MULT_MASK
DECL|I2C_F_MULT_SHIFT|macro|I2C_F_MULT_SHIFT
DECL|I2C_F_MULT|macro|I2C_F_MULT
DECL|I2C_IRQS|macro|I2C_IRQS
DECL|I2C_RA_RAD_MASK|macro|I2C_RA_RAD_MASK
DECL|I2C_RA_RAD_SHIFT|macro|I2C_RA_RAD_SHIFT
DECL|I2C_RA_RAD|macro|I2C_RA_RAD
DECL|I2C_S2_DFEN_MASK|macro|I2C_S2_DFEN_MASK
DECL|I2C_S2_DFEN_SHIFT|macro|I2C_S2_DFEN_SHIFT
DECL|I2C_S2_DFEN|macro|I2C_S2_DFEN
DECL|I2C_S2_EMPTY_MASK|macro|I2C_S2_EMPTY_MASK
DECL|I2C_S2_EMPTY_SHIFT|macro|I2C_S2_EMPTY_SHIFT
DECL|I2C_S2_EMPTY|macro|I2C_S2_EMPTY
DECL|I2C_S2_ERROR_MASK|macro|I2C_S2_ERROR_MASK
DECL|I2C_S2_ERROR_SHIFT|macro|I2C_S2_ERROR_SHIFT
DECL|I2C_S2_ERROR|macro|I2C_S2_ERROR
DECL|I2C_SLTH_SSLT_MASK|macro|I2C_SLTH_SSLT_MASK
DECL|I2C_SLTH_SSLT_SHIFT|macro|I2C_SLTH_SSLT_SHIFT
DECL|I2C_SLTH_SSLT|macro|I2C_SLTH_SSLT
DECL|I2C_SLTL_SSLT_MASK|macro|I2C_SLTL_SSLT_MASK
DECL|I2C_SLTL_SSLT_SHIFT|macro|I2C_SLTL_SSLT_SHIFT
DECL|I2C_SLTL_SSLT|macro|I2C_SLTL_SSLT
DECL|I2C_SMB_ALERTEN_MASK|macro|I2C_SMB_ALERTEN_MASK
DECL|I2C_SMB_ALERTEN_SHIFT|macro|I2C_SMB_ALERTEN_SHIFT
DECL|I2C_SMB_ALERTEN|macro|I2C_SMB_ALERTEN
DECL|I2C_SMB_FACK_MASK|macro|I2C_SMB_FACK_MASK
DECL|I2C_SMB_FACK_SHIFT|macro|I2C_SMB_FACK_SHIFT
DECL|I2C_SMB_FACK|macro|I2C_SMB_FACK
DECL|I2C_SMB_SHTF1_MASK|macro|I2C_SMB_SHTF1_MASK
DECL|I2C_SMB_SHTF1_SHIFT|macro|I2C_SMB_SHTF1_SHIFT
DECL|I2C_SMB_SHTF1|macro|I2C_SMB_SHTF1
DECL|I2C_SMB_SHTF2IE_MASK|macro|I2C_SMB_SHTF2IE_MASK
DECL|I2C_SMB_SHTF2IE_SHIFT|macro|I2C_SMB_SHTF2IE_SHIFT
DECL|I2C_SMB_SHTF2IE|macro|I2C_SMB_SHTF2IE
DECL|I2C_SMB_SHTF2_MASK|macro|I2C_SMB_SHTF2_MASK
DECL|I2C_SMB_SHTF2_SHIFT|macro|I2C_SMB_SHTF2_SHIFT
DECL|I2C_SMB_SHTF2|macro|I2C_SMB_SHTF2
DECL|I2C_SMB_SIICAEN_MASK|macro|I2C_SMB_SIICAEN_MASK
DECL|I2C_SMB_SIICAEN_SHIFT|macro|I2C_SMB_SIICAEN_SHIFT
DECL|I2C_SMB_SIICAEN|macro|I2C_SMB_SIICAEN
DECL|I2C_SMB_SLTF_MASK|macro|I2C_SMB_SLTF_MASK
DECL|I2C_SMB_SLTF_SHIFT|macro|I2C_SMB_SLTF_SHIFT
DECL|I2C_SMB_SLTF|macro|I2C_SMB_SLTF
DECL|I2C_SMB_TCKSEL_MASK|macro|I2C_SMB_TCKSEL_MASK
DECL|I2C_SMB_TCKSEL_SHIFT|macro|I2C_SMB_TCKSEL_SHIFT
DECL|I2C_SMB_TCKSEL|macro|I2C_SMB_TCKSEL
DECL|I2C_S_ARBL_MASK|macro|I2C_S_ARBL_MASK
DECL|I2C_S_ARBL_SHIFT|macro|I2C_S_ARBL_SHIFT
DECL|I2C_S_ARBL|macro|I2C_S_ARBL
DECL|I2C_S_BUSY_MASK|macro|I2C_S_BUSY_MASK
DECL|I2C_S_BUSY_SHIFT|macro|I2C_S_BUSY_SHIFT
DECL|I2C_S_BUSY|macro|I2C_S_BUSY
DECL|I2C_S_IAAS_MASK|macro|I2C_S_IAAS_MASK
DECL|I2C_S_IAAS_SHIFT|macro|I2C_S_IAAS_SHIFT
DECL|I2C_S_IAAS|macro|I2C_S_IAAS
DECL|I2C_S_IICIF_MASK|macro|I2C_S_IICIF_MASK
DECL|I2C_S_IICIF_SHIFT|macro|I2C_S_IICIF_SHIFT
DECL|I2C_S_IICIF|macro|I2C_S_IICIF
DECL|I2C_S_RAM_MASK|macro|I2C_S_RAM_MASK
DECL|I2C_S_RAM_SHIFT|macro|I2C_S_RAM_SHIFT
DECL|I2C_S_RAM|macro|I2C_S_RAM
DECL|I2C_S_RXAK_MASK|macro|I2C_S_RXAK_MASK
DECL|I2C_S_RXAK_SHIFT|macro|I2C_S_RXAK_SHIFT
DECL|I2C_S_RXAK|macro|I2C_S_RXAK
DECL|I2C_S_SRW_MASK|macro|I2C_S_SRW_MASK
DECL|I2C_S_SRW_SHIFT|macro|I2C_S_SRW_SHIFT
DECL|I2C_S_SRW|macro|I2C_S_SRW
DECL|I2C_S_TCF_MASK|macro|I2C_S_TCF_MASK
DECL|I2C_S_TCF_SHIFT|macro|I2C_S_TCF_SHIFT
DECL|I2C_S_TCF|macro|I2C_S_TCF
DECL|I2C_Type|typedef|} I2C_Type;
DECL|ICVS|member|__IO uint32_t ICVS; /**< ICV Size Register, offset: 0x18 */
DECL|IER|member|__IO uint32_t IER; /**< RTC Interrupt Enable Register, offset: 0x1C */
DECL|IFIFO|member|__O uint32_t IFIFO; /**< Input Data FIFO, offset: 0x7E0 */
DECL|INT_CTRL|member|__IO uint32_t INT_CTRL; /**< Interrupt Control Register, offset: 0xB4 */
DECL|INT_MASK|member|__IO uint32_t INT_MASK; /**< Mask Register, offset: 0xB8 */
DECL|INT_STATUS|member|__IO uint32_t INT_STATUS; /**< Interrupt Status Register, offset: 0xBC */
DECL|INT|member|__IO uint32_t INT; /**< Interrupt Request Register, offset: 0x24 */
DECL|IQMC_CAL|member|__IO uint32_t IQMC_CAL; /**< IQMC Calibration, offset: 0x4C */
DECL|IQMC_CTRL|member|__IO uint32_t IQMC_CTRL; /**< IQMC Control, offset: 0x48 */
DECL|IRQSTS|member|__IO uint32_t IRQSTS; /**< INTERRUPT REQUEST STATUS, offset: 0x0 */
DECL|IRQ_CTRL|member|__IO uint32_t IRQ_CTRL; /**< IRQ CONTROL, offset: 0x0 */
DECL|IRQ_CTRL|member|__IO uint32_t IRQ_CTRL; /**< IRQ CONTROL, offset: 0x0 */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|IRQn|enum|typedef enum IRQn {
DECL|ISFR|member|__IO uint32_t ISFR; /**< Interrupt Status Flag Register, offset: 0xA0 */
DECL|KEY|member|__IO uint32_t KEY[4]; /**< Key Registers, array offset: 0x200, array step: 0x4 */
DECL|KS|member|__IO uint32_t KS; /**< Key Size Register, offset: 0x8 */
DECL|LDVAL|member|__IO uint32_t LDVAL; /**< Timer Load Value Register, array offset: 0x100, array step: 0x10 */
DECL|LENIENCY_LSB|member|__IO uint32_t LENIENCY_LSB; /**< LENIENCY LSB, offset: 0x98 */
DECL|LENIENCY_MSB|member|__IO uint32_t LENIENCY_MSB; /**< LENIENCY MSB, offset: 0x9C */
DECL|LLWU_BASE_ADDRS|macro|LLWU_BASE_ADDRS
DECL|LLWU_BASE_PTRS|macro|LLWU_BASE_PTRS
DECL|LLWU_BASE|macro|LLWU_BASE
DECL|LLWU_F1_WUF0_MASK|macro|LLWU_F1_WUF0_MASK
DECL|LLWU_F1_WUF0_SHIFT|macro|LLWU_F1_WUF0_SHIFT
DECL|LLWU_F1_WUF0|macro|LLWU_F1_WUF0
DECL|LLWU_F1_WUF1_MASK|macro|LLWU_F1_WUF1_MASK
DECL|LLWU_F1_WUF1_SHIFT|macro|LLWU_F1_WUF1_SHIFT
DECL|LLWU_F1_WUF1|macro|LLWU_F1_WUF1
DECL|LLWU_F1_WUF2_MASK|macro|LLWU_F1_WUF2_MASK
DECL|LLWU_F1_WUF2_SHIFT|macro|LLWU_F1_WUF2_SHIFT
DECL|LLWU_F1_WUF2|macro|LLWU_F1_WUF2
DECL|LLWU_F1_WUF3_MASK|macro|LLWU_F1_WUF3_MASK
DECL|LLWU_F1_WUF3_SHIFT|macro|LLWU_F1_WUF3_SHIFT
DECL|LLWU_F1_WUF3|macro|LLWU_F1_WUF3
DECL|LLWU_F1_WUF4_MASK|macro|LLWU_F1_WUF4_MASK
DECL|LLWU_F1_WUF4_SHIFT|macro|LLWU_F1_WUF4_SHIFT
DECL|LLWU_F1_WUF4|macro|LLWU_F1_WUF4
DECL|LLWU_F1_WUF5_MASK|macro|LLWU_F1_WUF5_MASK
DECL|LLWU_F1_WUF5_SHIFT|macro|LLWU_F1_WUF5_SHIFT
DECL|LLWU_F1_WUF5|macro|LLWU_F1_WUF5
DECL|LLWU_F1_WUF6_MASK|macro|LLWU_F1_WUF6_MASK
DECL|LLWU_F1_WUF6_SHIFT|macro|LLWU_F1_WUF6_SHIFT
DECL|LLWU_F1_WUF6|macro|LLWU_F1_WUF6
DECL|LLWU_F1_WUF7_MASK|macro|LLWU_F1_WUF7_MASK
DECL|LLWU_F1_WUF7_SHIFT|macro|LLWU_F1_WUF7_SHIFT
DECL|LLWU_F1_WUF7|macro|LLWU_F1_WUF7
DECL|LLWU_F2_WUF10_MASK|macro|LLWU_F2_WUF10_MASK
DECL|LLWU_F2_WUF10_SHIFT|macro|LLWU_F2_WUF10_SHIFT
DECL|LLWU_F2_WUF10|macro|LLWU_F2_WUF10
DECL|LLWU_F2_WUF11_MASK|macro|LLWU_F2_WUF11_MASK
DECL|LLWU_F2_WUF11_SHIFT|macro|LLWU_F2_WUF11_SHIFT
DECL|LLWU_F2_WUF11|macro|LLWU_F2_WUF11
DECL|LLWU_F2_WUF12_MASK|macro|LLWU_F2_WUF12_MASK
DECL|LLWU_F2_WUF12_SHIFT|macro|LLWU_F2_WUF12_SHIFT
DECL|LLWU_F2_WUF12|macro|LLWU_F2_WUF12
DECL|LLWU_F2_WUF13_MASK|macro|LLWU_F2_WUF13_MASK
DECL|LLWU_F2_WUF13_SHIFT|macro|LLWU_F2_WUF13_SHIFT
DECL|LLWU_F2_WUF13|macro|LLWU_F2_WUF13
DECL|LLWU_F2_WUF14_MASK|macro|LLWU_F2_WUF14_MASK
DECL|LLWU_F2_WUF14_SHIFT|macro|LLWU_F2_WUF14_SHIFT
DECL|LLWU_F2_WUF14|macro|LLWU_F2_WUF14
DECL|LLWU_F2_WUF15_MASK|macro|LLWU_F2_WUF15_MASK
DECL|LLWU_F2_WUF15_SHIFT|macro|LLWU_F2_WUF15_SHIFT
DECL|LLWU_F2_WUF15|macro|LLWU_F2_WUF15
DECL|LLWU_F2_WUF8_MASK|macro|LLWU_F2_WUF8_MASK
DECL|LLWU_F2_WUF8_SHIFT|macro|LLWU_F2_WUF8_SHIFT
DECL|LLWU_F2_WUF8|macro|LLWU_F2_WUF8
DECL|LLWU_F2_WUF9_MASK|macro|LLWU_F2_WUF9_MASK
DECL|LLWU_F2_WUF9_SHIFT|macro|LLWU_F2_WUF9_SHIFT
DECL|LLWU_F2_WUF9|macro|LLWU_F2_WUF9
DECL|LLWU_F3_MWUF0_MASK|macro|LLWU_F3_MWUF0_MASK
DECL|LLWU_F3_MWUF0_SHIFT|macro|LLWU_F3_MWUF0_SHIFT
DECL|LLWU_F3_MWUF0|macro|LLWU_F3_MWUF0
DECL|LLWU_F3_MWUF1_MASK|macro|LLWU_F3_MWUF1_MASK
DECL|LLWU_F3_MWUF1_SHIFT|macro|LLWU_F3_MWUF1_SHIFT
DECL|LLWU_F3_MWUF1|macro|LLWU_F3_MWUF1
DECL|LLWU_F3_MWUF2_MASK|macro|LLWU_F3_MWUF2_MASK
DECL|LLWU_F3_MWUF2_SHIFT|macro|LLWU_F3_MWUF2_SHIFT
DECL|LLWU_F3_MWUF2|macro|LLWU_F3_MWUF2
DECL|LLWU_F3_MWUF3_MASK|macro|LLWU_F3_MWUF3_MASK
DECL|LLWU_F3_MWUF3_SHIFT|macro|LLWU_F3_MWUF3_SHIFT
DECL|LLWU_F3_MWUF3|macro|LLWU_F3_MWUF3
DECL|LLWU_F3_MWUF4_MASK|macro|LLWU_F3_MWUF4_MASK
DECL|LLWU_F3_MWUF4_SHIFT|macro|LLWU_F3_MWUF4_SHIFT
DECL|LLWU_F3_MWUF4|macro|LLWU_F3_MWUF4
DECL|LLWU_F3_MWUF5_MASK|macro|LLWU_F3_MWUF5_MASK
DECL|LLWU_F3_MWUF5_SHIFT|macro|LLWU_F3_MWUF5_SHIFT
DECL|LLWU_F3_MWUF5|macro|LLWU_F3_MWUF5
DECL|LLWU_F3_MWUF6_MASK|macro|LLWU_F3_MWUF6_MASK
DECL|LLWU_F3_MWUF6_SHIFT|macro|LLWU_F3_MWUF6_SHIFT
DECL|LLWU_F3_MWUF6|macro|LLWU_F3_MWUF6
DECL|LLWU_F3_MWUF7_MASK|macro|LLWU_F3_MWUF7_MASK
DECL|LLWU_F3_MWUF7_SHIFT|macro|LLWU_F3_MWUF7_SHIFT
DECL|LLWU_F3_MWUF7|macro|LLWU_F3_MWUF7
DECL|LLWU_FILT1_FILTE_MASK|macro|LLWU_FILT1_FILTE_MASK
DECL|LLWU_FILT1_FILTE_SHIFT|macro|LLWU_FILT1_FILTE_SHIFT
DECL|LLWU_FILT1_FILTE|macro|LLWU_FILT1_FILTE
DECL|LLWU_FILT1_FILTF_MASK|macro|LLWU_FILT1_FILTF_MASK
DECL|LLWU_FILT1_FILTF_SHIFT|macro|LLWU_FILT1_FILTF_SHIFT
DECL|LLWU_FILT1_FILTF|macro|LLWU_FILT1_FILTF
DECL|LLWU_FILT1_FILTSEL_MASK|macro|LLWU_FILT1_FILTSEL_MASK
DECL|LLWU_FILT1_FILTSEL_SHIFT|macro|LLWU_FILT1_FILTSEL_SHIFT
DECL|LLWU_FILT1_FILTSEL|macro|LLWU_FILT1_FILTSEL
DECL|LLWU_FILT2_FILTE_MASK|macro|LLWU_FILT2_FILTE_MASK
DECL|LLWU_FILT2_FILTE_SHIFT|macro|LLWU_FILT2_FILTE_SHIFT
DECL|LLWU_FILT2_FILTE|macro|LLWU_FILT2_FILTE
DECL|LLWU_FILT2_FILTF_MASK|macro|LLWU_FILT2_FILTF_MASK
DECL|LLWU_FILT2_FILTF_SHIFT|macro|LLWU_FILT2_FILTF_SHIFT
DECL|LLWU_FILT2_FILTF|macro|LLWU_FILT2_FILTF
DECL|LLWU_FILT2_FILTSEL_MASK|macro|LLWU_FILT2_FILTSEL_MASK
DECL|LLWU_FILT2_FILTSEL_SHIFT|macro|LLWU_FILT2_FILTSEL_SHIFT
DECL|LLWU_FILT2_FILTSEL|macro|LLWU_FILT2_FILTSEL
DECL|LLWU_IRQS|macro|LLWU_IRQS
DECL|LLWU_IRQn|enumerator|LLWU_IRQn = 7, /**< Low leakage wakeup Unit */
DECL|LLWU_ME_WUME0_MASK|macro|LLWU_ME_WUME0_MASK
DECL|LLWU_ME_WUME0_SHIFT|macro|LLWU_ME_WUME0_SHIFT
DECL|LLWU_ME_WUME0|macro|LLWU_ME_WUME0
DECL|LLWU_ME_WUME1_MASK|macro|LLWU_ME_WUME1_MASK
DECL|LLWU_ME_WUME1_SHIFT|macro|LLWU_ME_WUME1_SHIFT
DECL|LLWU_ME_WUME1|macro|LLWU_ME_WUME1
DECL|LLWU_ME_WUME2_MASK|macro|LLWU_ME_WUME2_MASK
DECL|LLWU_ME_WUME2_SHIFT|macro|LLWU_ME_WUME2_SHIFT
DECL|LLWU_ME_WUME2|macro|LLWU_ME_WUME2
DECL|LLWU_ME_WUME3_MASK|macro|LLWU_ME_WUME3_MASK
DECL|LLWU_ME_WUME3_SHIFT|macro|LLWU_ME_WUME3_SHIFT
DECL|LLWU_ME_WUME3|macro|LLWU_ME_WUME3
DECL|LLWU_ME_WUME4_MASK|macro|LLWU_ME_WUME4_MASK
DECL|LLWU_ME_WUME4_SHIFT|macro|LLWU_ME_WUME4_SHIFT
DECL|LLWU_ME_WUME4|macro|LLWU_ME_WUME4
DECL|LLWU_ME_WUME5_MASK|macro|LLWU_ME_WUME5_MASK
DECL|LLWU_ME_WUME5_SHIFT|macro|LLWU_ME_WUME5_SHIFT
DECL|LLWU_ME_WUME5|macro|LLWU_ME_WUME5
DECL|LLWU_ME_WUME6_MASK|macro|LLWU_ME_WUME6_MASK
DECL|LLWU_ME_WUME6_SHIFT|macro|LLWU_ME_WUME6_SHIFT
DECL|LLWU_ME_WUME6|macro|LLWU_ME_WUME6
DECL|LLWU_ME_WUME7_MASK|macro|LLWU_ME_WUME7_MASK
DECL|LLWU_ME_WUME7_SHIFT|macro|LLWU_ME_WUME7_SHIFT
DECL|LLWU_ME_WUME7|macro|LLWU_ME_WUME7
DECL|LLWU_PE1_WUPE0_MASK|macro|LLWU_PE1_WUPE0_MASK
DECL|LLWU_PE1_WUPE0_SHIFT|macro|LLWU_PE1_WUPE0_SHIFT
DECL|LLWU_PE1_WUPE0|macro|LLWU_PE1_WUPE0
DECL|LLWU_PE1_WUPE1_MASK|macro|LLWU_PE1_WUPE1_MASK
DECL|LLWU_PE1_WUPE1_SHIFT|macro|LLWU_PE1_WUPE1_SHIFT
DECL|LLWU_PE1_WUPE1|macro|LLWU_PE1_WUPE1
DECL|LLWU_PE1_WUPE2_MASK|macro|LLWU_PE1_WUPE2_MASK
DECL|LLWU_PE1_WUPE2_SHIFT|macro|LLWU_PE1_WUPE2_SHIFT
DECL|LLWU_PE1_WUPE2|macro|LLWU_PE1_WUPE2
DECL|LLWU_PE1_WUPE3_MASK|macro|LLWU_PE1_WUPE3_MASK
DECL|LLWU_PE1_WUPE3_SHIFT|macro|LLWU_PE1_WUPE3_SHIFT
DECL|LLWU_PE1_WUPE3|macro|LLWU_PE1_WUPE3
DECL|LLWU_PE2_WUPE4_MASK|macro|LLWU_PE2_WUPE4_MASK
DECL|LLWU_PE2_WUPE4_SHIFT|macro|LLWU_PE2_WUPE4_SHIFT
DECL|LLWU_PE2_WUPE4|macro|LLWU_PE2_WUPE4
DECL|LLWU_PE2_WUPE5_MASK|macro|LLWU_PE2_WUPE5_MASK
DECL|LLWU_PE2_WUPE5_SHIFT|macro|LLWU_PE2_WUPE5_SHIFT
DECL|LLWU_PE2_WUPE5|macro|LLWU_PE2_WUPE5
DECL|LLWU_PE2_WUPE6_MASK|macro|LLWU_PE2_WUPE6_MASK
DECL|LLWU_PE2_WUPE6_SHIFT|macro|LLWU_PE2_WUPE6_SHIFT
DECL|LLWU_PE2_WUPE6|macro|LLWU_PE2_WUPE6
DECL|LLWU_PE2_WUPE7_MASK|macro|LLWU_PE2_WUPE7_MASK
DECL|LLWU_PE2_WUPE7_SHIFT|macro|LLWU_PE2_WUPE7_SHIFT
DECL|LLWU_PE2_WUPE7|macro|LLWU_PE2_WUPE7
DECL|LLWU_PE3_WUPE10_MASK|macro|LLWU_PE3_WUPE10_MASK
DECL|LLWU_PE3_WUPE10_SHIFT|macro|LLWU_PE3_WUPE10_SHIFT
DECL|LLWU_PE3_WUPE10|macro|LLWU_PE3_WUPE10
DECL|LLWU_PE3_WUPE11_MASK|macro|LLWU_PE3_WUPE11_MASK
DECL|LLWU_PE3_WUPE11_SHIFT|macro|LLWU_PE3_WUPE11_SHIFT
DECL|LLWU_PE3_WUPE11|macro|LLWU_PE3_WUPE11
DECL|LLWU_PE3_WUPE8_MASK|macro|LLWU_PE3_WUPE8_MASK
DECL|LLWU_PE3_WUPE8_SHIFT|macro|LLWU_PE3_WUPE8_SHIFT
DECL|LLWU_PE3_WUPE8|macro|LLWU_PE3_WUPE8
DECL|LLWU_PE3_WUPE9_MASK|macro|LLWU_PE3_WUPE9_MASK
DECL|LLWU_PE3_WUPE9_SHIFT|macro|LLWU_PE3_WUPE9_SHIFT
DECL|LLWU_PE3_WUPE9|macro|LLWU_PE3_WUPE9
DECL|LLWU_PE4_WUPE12_MASK|macro|LLWU_PE4_WUPE12_MASK
DECL|LLWU_PE4_WUPE12_SHIFT|macro|LLWU_PE4_WUPE12_SHIFT
DECL|LLWU_PE4_WUPE12|macro|LLWU_PE4_WUPE12
DECL|LLWU_PE4_WUPE13_MASK|macro|LLWU_PE4_WUPE13_MASK
DECL|LLWU_PE4_WUPE13_SHIFT|macro|LLWU_PE4_WUPE13_SHIFT
DECL|LLWU_PE4_WUPE13|macro|LLWU_PE4_WUPE13
DECL|LLWU_PE4_WUPE14_MASK|macro|LLWU_PE4_WUPE14_MASK
DECL|LLWU_PE4_WUPE14_SHIFT|macro|LLWU_PE4_WUPE14_SHIFT
DECL|LLWU_PE4_WUPE14|macro|LLWU_PE4_WUPE14
DECL|LLWU_PE4_WUPE15_MASK|macro|LLWU_PE4_WUPE15_MASK
DECL|LLWU_PE4_WUPE15_SHIFT|macro|LLWU_PE4_WUPE15_SHIFT
DECL|LLWU_PE4_WUPE15|macro|LLWU_PE4_WUPE15
DECL|LLWU_Type|typedef|} LLWU_Type;
DECL|LLWU|macro|LLWU
DECL|LNA_GAIN_LIN_VAL_2_0|member|__IO uint32_t LNA_GAIN_LIN_VAL_2_0; /**< LNA Linear Gain Values 2..0, offset: 0x64 */
DECL|LNA_GAIN_LIN_VAL_5_3|member|__IO uint32_t LNA_GAIN_LIN_VAL_5_3; /**< LNA Linear Gain Values 5..3, offset: 0x68 */
DECL|LNA_GAIN_LIN_VAL_8_6|member|__IO uint32_t LNA_GAIN_LIN_VAL_8_6; /**< LNA Linear Gain Values 8..6, offset: 0x6C */
DECL|LNA_GAIN_LIN_VAL_9|member|__IO uint32_t LNA_GAIN_LIN_VAL_9; /**< LNA Linear Gain Values 9, offset: 0x70 */
DECL|LNA_GAIN_VAL_3_0|member|__IO uint32_t LNA_GAIN_VAL_3_0; /**< LNA_GAIN Step Values 3..0, offset: 0x50 */
DECL|LNA_GAIN_VAL_7_4|member|__IO uint32_t LNA_GAIN_VAL_7_4; /**< LNA_GAIN Step Values 7..4, offset: 0x54 */
DECL|LNA_GAIN_VAL_8|member|__IO uint32_t LNA_GAIN_VAL_8; /**< LNA_GAIN Step Values 8, offset: 0x58 */
DECL|LOCKACCESS|member|__I uint32_t LOCKACCESS; /**< Lock Access Register, offset: 0xFB0 */
DECL|LOCKSTAT|member|__I uint32_t LOCKSTAT; /**< Lock Status Register, offset: 0xFB4 */
DECL|LOCK_DETECT|member|__IO uint32_t LOCK_DETECT; /**< PLL Lock Detect Control, offset: 0xC */
DECL|LPM_CTRL|member|__IO uint32_t LPM_CTRL; /**< PLL Low Port Modulator Control, offset: 0x24 */
DECL|LPM_SDM_CTRL1|member|__IO uint32_t LPM_SDM_CTRL1; /**< PLL Low Port Sigma Delta Control 1, offset: 0x28 */
DECL|LPM_SDM_CTRL2|member|__IO uint32_t LPM_SDM_CTRL2; /**< PLL Low Port Sigma Delta Control 2, offset: 0x2C */
DECL|LPM_SDM_CTRL3|member|__IO uint32_t LPM_SDM_CTRL3; /**< PLL Low Port Sigma Delta Control 3, offset: 0x30 */
DECL|LPM_SDM_RES1|member|__I uint32_t LPM_SDM_RES1; /**< PLL Low Port Sigma Delta Result 1, offset: 0x34 */
DECL|LPM_SDM_RES2|member|__I uint32_t LPM_SDM_RES2; /**< PLL Low Port Sigma Delta Result 2, offset: 0x38 */
DECL|LPPS_CTRL|member|__IO uint32_t LPPS_CTRL; /**< LOW POWER PREAMBLE SEARCH CONTROL, offset: 0x28 */
DECL|LPTMR0_BASE|macro|LPTMR0_BASE
DECL|LPTMR0_IRQn|enumerator|LPTMR0_IRQn = 28, /**< LPTMR0 interrupt */
DECL|LPTMR0|macro|LPTMR0
DECL|LPTMR_BASE_ADDRS|macro|LPTMR_BASE_ADDRS
DECL|LPTMR_BASE_PTRS|macro|LPTMR_BASE_PTRS
DECL|LPTMR_CMR_COMPARE_MASK|macro|LPTMR_CMR_COMPARE_MASK
DECL|LPTMR_CMR_COMPARE_SHIFT|macro|LPTMR_CMR_COMPARE_SHIFT
DECL|LPTMR_CMR_COMPARE|macro|LPTMR_CMR_COMPARE
DECL|LPTMR_CNR_COUNTER_MASK|macro|LPTMR_CNR_COUNTER_MASK
DECL|LPTMR_CNR_COUNTER_SHIFT|macro|LPTMR_CNR_COUNTER_SHIFT
DECL|LPTMR_CNR_COUNTER|macro|LPTMR_CNR_COUNTER
DECL|LPTMR_CSR_TCF_MASK|macro|LPTMR_CSR_TCF_MASK
DECL|LPTMR_CSR_TCF_SHIFT|macro|LPTMR_CSR_TCF_SHIFT
DECL|LPTMR_CSR_TCF|macro|LPTMR_CSR_TCF
DECL|LPTMR_CSR_TEN_MASK|macro|LPTMR_CSR_TEN_MASK
DECL|LPTMR_CSR_TEN_SHIFT|macro|LPTMR_CSR_TEN_SHIFT
DECL|LPTMR_CSR_TEN|macro|LPTMR_CSR_TEN
DECL|LPTMR_CSR_TFC_MASK|macro|LPTMR_CSR_TFC_MASK
DECL|LPTMR_CSR_TFC_SHIFT|macro|LPTMR_CSR_TFC_SHIFT
DECL|LPTMR_CSR_TFC|macro|LPTMR_CSR_TFC
DECL|LPTMR_CSR_TIE_MASK|macro|LPTMR_CSR_TIE_MASK
DECL|LPTMR_CSR_TIE_SHIFT|macro|LPTMR_CSR_TIE_SHIFT
DECL|LPTMR_CSR_TIE|macro|LPTMR_CSR_TIE
DECL|LPTMR_CSR_TMS_MASK|macro|LPTMR_CSR_TMS_MASK
DECL|LPTMR_CSR_TMS_SHIFT|macro|LPTMR_CSR_TMS_SHIFT
DECL|LPTMR_CSR_TMS|macro|LPTMR_CSR_TMS
DECL|LPTMR_CSR_TPP_MASK|macro|LPTMR_CSR_TPP_MASK
DECL|LPTMR_CSR_TPP_SHIFT|macro|LPTMR_CSR_TPP_SHIFT
DECL|LPTMR_CSR_TPP|macro|LPTMR_CSR_TPP
DECL|LPTMR_CSR_TPS_MASK|macro|LPTMR_CSR_TPS_MASK
DECL|LPTMR_CSR_TPS_SHIFT|macro|LPTMR_CSR_TPS_SHIFT
DECL|LPTMR_CSR_TPS|macro|LPTMR_CSR_TPS
DECL|LPTMR_IRQS|macro|LPTMR_IRQS
DECL|LPTMR_PSR_PBYP_MASK|macro|LPTMR_PSR_PBYP_MASK
DECL|LPTMR_PSR_PBYP_SHIFT|macro|LPTMR_PSR_PBYP_SHIFT
DECL|LPTMR_PSR_PBYP|macro|LPTMR_PSR_PBYP
DECL|LPTMR_PSR_PCS_MASK|macro|LPTMR_PSR_PCS_MASK
DECL|LPTMR_PSR_PCS_SHIFT|macro|LPTMR_PSR_PCS_SHIFT
DECL|LPTMR_PSR_PCS|macro|LPTMR_PSR_PCS
DECL|LPTMR_PSR_PRESCALE_MASK|macro|LPTMR_PSR_PRESCALE_MASK
DECL|LPTMR_PSR_PRESCALE_SHIFT|macro|LPTMR_PSR_PRESCALE_SHIFT
DECL|LPTMR_PSR_PRESCALE|macro|LPTMR_PSR_PRESCALE
DECL|LPTMR_Type|typedef|} LPTMR_Type;
DECL|LPUART0_BASE|macro|LPUART0_BASE
DECL|LPUART0_IRQn|enumerator|LPUART0_IRQn = 12, /**< LPUART0 status and error */
DECL|LPUART0|macro|LPUART0
DECL|LPUART_BASE_ADDRS|macro|LPUART_BASE_ADDRS
DECL|LPUART_BASE_PTRS|macro|LPUART_BASE_PTRS
DECL|LPUART_BAUD_BOTHEDGE_MASK|macro|LPUART_BAUD_BOTHEDGE_MASK
DECL|LPUART_BAUD_BOTHEDGE_SHIFT|macro|LPUART_BAUD_BOTHEDGE_SHIFT
DECL|LPUART_BAUD_BOTHEDGE|macro|LPUART_BAUD_BOTHEDGE
DECL|LPUART_BAUD_LBKDIE_MASK|macro|LPUART_BAUD_LBKDIE_MASK
DECL|LPUART_BAUD_LBKDIE_SHIFT|macro|LPUART_BAUD_LBKDIE_SHIFT
DECL|LPUART_BAUD_LBKDIE|macro|LPUART_BAUD_LBKDIE
DECL|LPUART_BAUD_M10_MASK|macro|LPUART_BAUD_M10_MASK
DECL|LPUART_BAUD_M10_SHIFT|macro|LPUART_BAUD_M10_SHIFT
DECL|LPUART_BAUD_M10|macro|LPUART_BAUD_M10
DECL|LPUART_BAUD_MAEN1_MASK|macro|LPUART_BAUD_MAEN1_MASK
DECL|LPUART_BAUD_MAEN1_SHIFT|macro|LPUART_BAUD_MAEN1_SHIFT
DECL|LPUART_BAUD_MAEN1|macro|LPUART_BAUD_MAEN1
DECL|LPUART_BAUD_MAEN2_MASK|macro|LPUART_BAUD_MAEN2_MASK
DECL|LPUART_BAUD_MAEN2_SHIFT|macro|LPUART_BAUD_MAEN2_SHIFT
DECL|LPUART_BAUD_MAEN2|macro|LPUART_BAUD_MAEN2
DECL|LPUART_BAUD_MATCFG_MASK|macro|LPUART_BAUD_MATCFG_MASK
DECL|LPUART_BAUD_MATCFG_SHIFT|macro|LPUART_BAUD_MATCFG_SHIFT
DECL|LPUART_BAUD_MATCFG|macro|LPUART_BAUD_MATCFG
DECL|LPUART_BAUD_OSR_MASK|macro|LPUART_BAUD_OSR_MASK
DECL|LPUART_BAUD_OSR_SHIFT|macro|LPUART_BAUD_OSR_SHIFT
DECL|LPUART_BAUD_OSR|macro|LPUART_BAUD_OSR
DECL|LPUART_BAUD_RDMAE_MASK|macro|LPUART_BAUD_RDMAE_MASK
DECL|LPUART_BAUD_RDMAE_SHIFT|macro|LPUART_BAUD_RDMAE_SHIFT
DECL|LPUART_BAUD_RDMAE|macro|LPUART_BAUD_RDMAE
DECL|LPUART_BAUD_RESYNCDIS_MASK|macro|LPUART_BAUD_RESYNCDIS_MASK
DECL|LPUART_BAUD_RESYNCDIS_SHIFT|macro|LPUART_BAUD_RESYNCDIS_SHIFT
DECL|LPUART_BAUD_RESYNCDIS|macro|LPUART_BAUD_RESYNCDIS
DECL|LPUART_BAUD_RXEDGIE_MASK|macro|LPUART_BAUD_RXEDGIE_MASK
DECL|LPUART_BAUD_RXEDGIE_SHIFT|macro|LPUART_BAUD_RXEDGIE_SHIFT
DECL|LPUART_BAUD_RXEDGIE|macro|LPUART_BAUD_RXEDGIE
DECL|LPUART_BAUD_SBNS_MASK|macro|LPUART_BAUD_SBNS_MASK
DECL|LPUART_BAUD_SBNS_SHIFT|macro|LPUART_BAUD_SBNS_SHIFT
DECL|LPUART_BAUD_SBNS|macro|LPUART_BAUD_SBNS
DECL|LPUART_BAUD_SBR_MASK|macro|LPUART_BAUD_SBR_MASK
DECL|LPUART_BAUD_SBR_SHIFT|macro|LPUART_BAUD_SBR_SHIFT
DECL|LPUART_BAUD_SBR|macro|LPUART_BAUD_SBR
DECL|LPUART_BAUD_TDMAE_MASK|macro|LPUART_BAUD_TDMAE_MASK
DECL|LPUART_BAUD_TDMAE_SHIFT|macro|LPUART_BAUD_TDMAE_SHIFT
DECL|LPUART_BAUD_TDMAE|macro|LPUART_BAUD_TDMAE
DECL|LPUART_CTRL_DOZEEN_MASK|macro|LPUART_CTRL_DOZEEN_MASK
DECL|LPUART_CTRL_DOZEEN_SHIFT|macro|LPUART_CTRL_DOZEEN_SHIFT
DECL|LPUART_CTRL_DOZEEN|macro|LPUART_CTRL_DOZEEN
DECL|LPUART_CTRL_FEIE_MASK|macro|LPUART_CTRL_FEIE_MASK
DECL|LPUART_CTRL_FEIE_SHIFT|macro|LPUART_CTRL_FEIE_SHIFT
DECL|LPUART_CTRL_FEIE|macro|LPUART_CTRL_FEIE
DECL|LPUART_CTRL_IDLECFG_MASK|macro|LPUART_CTRL_IDLECFG_MASK
DECL|LPUART_CTRL_IDLECFG_SHIFT|macro|LPUART_CTRL_IDLECFG_SHIFT
DECL|LPUART_CTRL_IDLECFG|macro|LPUART_CTRL_IDLECFG
DECL|LPUART_CTRL_ILIE_MASK|macro|LPUART_CTRL_ILIE_MASK
DECL|LPUART_CTRL_ILIE_SHIFT|macro|LPUART_CTRL_ILIE_SHIFT
DECL|LPUART_CTRL_ILIE|macro|LPUART_CTRL_ILIE
DECL|LPUART_CTRL_ILT_MASK|macro|LPUART_CTRL_ILT_MASK
DECL|LPUART_CTRL_ILT_SHIFT|macro|LPUART_CTRL_ILT_SHIFT
DECL|LPUART_CTRL_ILT|macro|LPUART_CTRL_ILT
DECL|LPUART_CTRL_LOOPS_MASK|macro|LPUART_CTRL_LOOPS_MASK
DECL|LPUART_CTRL_LOOPS_SHIFT|macro|LPUART_CTRL_LOOPS_SHIFT
DECL|LPUART_CTRL_LOOPS|macro|LPUART_CTRL_LOOPS
DECL|LPUART_CTRL_MA1IE_MASK|macro|LPUART_CTRL_MA1IE_MASK
DECL|LPUART_CTRL_MA1IE_SHIFT|macro|LPUART_CTRL_MA1IE_SHIFT
DECL|LPUART_CTRL_MA1IE|macro|LPUART_CTRL_MA1IE
DECL|LPUART_CTRL_MA2IE_MASK|macro|LPUART_CTRL_MA2IE_MASK
DECL|LPUART_CTRL_MA2IE_SHIFT|macro|LPUART_CTRL_MA2IE_SHIFT
DECL|LPUART_CTRL_MA2IE|macro|LPUART_CTRL_MA2IE
DECL|LPUART_CTRL_M_MASK|macro|LPUART_CTRL_M_MASK
DECL|LPUART_CTRL_M_SHIFT|macro|LPUART_CTRL_M_SHIFT
DECL|LPUART_CTRL_M|macro|LPUART_CTRL_M
DECL|LPUART_CTRL_NEIE_MASK|macro|LPUART_CTRL_NEIE_MASK
DECL|LPUART_CTRL_NEIE_SHIFT|macro|LPUART_CTRL_NEIE_SHIFT
DECL|LPUART_CTRL_NEIE|macro|LPUART_CTRL_NEIE
DECL|LPUART_CTRL_ORIE_MASK|macro|LPUART_CTRL_ORIE_MASK
DECL|LPUART_CTRL_ORIE_SHIFT|macro|LPUART_CTRL_ORIE_SHIFT
DECL|LPUART_CTRL_ORIE|macro|LPUART_CTRL_ORIE
DECL|LPUART_CTRL_PEIE_MASK|macro|LPUART_CTRL_PEIE_MASK
DECL|LPUART_CTRL_PEIE_SHIFT|macro|LPUART_CTRL_PEIE_SHIFT
DECL|LPUART_CTRL_PEIE|macro|LPUART_CTRL_PEIE
DECL|LPUART_CTRL_PE_MASK|macro|LPUART_CTRL_PE_MASK
DECL|LPUART_CTRL_PE_SHIFT|macro|LPUART_CTRL_PE_SHIFT
DECL|LPUART_CTRL_PE|macro|LPUART_CTRL_PE
DECL|LPUART_CTRL_PT_MASK|macro|LPUART_CTRL_PT_MASK
DECL|LPUART_CTRL_PT_SHIFT|macro|LPUART_CTRL_PT_SHIFT
DECL|LPUART_CTRL_PT|macro|LPUART_CTRL_PT
DECL|LPUART_CTRL_R8T9_MASK|macro|LPUART_CTRL_R8T9_MASK
DECL|LPUART_CTRL_R8T9_SHIFT|macro|LPUART_CTRL_R8T9_SHIFT
DECL|LPUART_CTRL_R8T9|macro|LPUART_CTRL_R8T9
DECL|LPUART_CTRL_R9T8_MASK|macro|LPUART_CTRL_R9T8_MASK
DECL|LPUART_CTRL_R9T8_SHIFT|macro|LPUART_CTRL_R9T8_SHIFT
DECL|LPUART_CTRL_R9T8|macro|LPUART_CTRL_R9T8
DECL|LPUART_CTRL_RE_MASK|macro|LPUART_CTRL_RE_MASK
DECL|LPUART_CTRL_RE_SHIFT|macro|LPUART_CTRL_RE_SHIFT
DECL|LPUART_CTRL_RE|macro|LPUART_CTRL_RE
DECL|LPUART_CTRL_RIE_MASK|macro|LPUART_CTRL_RIE_MASK
DECL|LPUART_CTRL_RIE_SHIFT|macro|LPUART_CTRL_RIE_SHIFT
DECL|LPUART_CTRL_RIE|macro|LPUART_CTRL_RIE
DECL|LPUART_CTRL_RSRC_MASK|macro|LPUART_CTRL_RSRC_MASK
DECL|LPUART_CTRL_RSRC_SHIFT|macro|LPUART_CTRL_RSRC_SHIFT
DECL|LPUART_CTRL_RSRC|macro|LPUART_CTRL_RSRC
DECL|LPUART_CTRL_RWU_MASK|macro|LPUART_CTRL_RWU_MASK
DECL|LPUART_CTRL_RWU_SHIFT|macro|LPUART_CTRL_RWU_SHIFT
DECL|LPUART_CTRL_RWU|macro|LPUART_CTRL_RWU
DECL|LPUART_CTRL_SBK_MASK|macro|LPUART_CTRL_SBK_MASK
DECL|LPUART_CTRL_SBK_SHIFT|macro|LPUART_CTRL_SBK_SHIFT
DECL|LPUART_CTRL_SBK|macro|LPUART_CTRL_SBK
DECL|LPUART_CTRL_TCIE_MASK|macro|LPUART_CTRL_TCIE_MASK
DECL|LPUART_CTRL_TCIE_SHIFT|macro|LPUART_CTRL_TCIE_SHIFT
DECL|LPUART_CTRL_TCIE|macro|LPUART_CTRL_TCIE
DECL|LPUART_CTRL_TE_MASK|macro|LPUART_CTRL_TE_MASK
DECL|LPUART_CTRL_TE_SHIFT|macro|LPUART_CTRL_TE_SHIFT
DECL|LPUART_CTRL_TE|macro|LPUART_CTRL_TE
DECL|LPUART_CTRL_TIE_MASK|macro|LPUART_CTRL_TIE_MASK
DECL|LPUART_CTRL_TIE_SHIFT|macro|LPUART_CTRL_TIE_SHIFT
DECL|LPUART_CTRL_TIE|macro|LPUART_CTRL_TIE
DECL|LPUART_CTRL_TXDIR_MASK|macro|LPUART_CTRL_TXDIR_MASK
DECL|LPUART_CTRL_TXDIR_SHIFT|macro|LPUART_CTRL_TXDIR_SHIFT
DECL|LPUART_CTRL_TXDIR|macro|LPUART_CTRL_TXDIR
DECL|LPUART_CTRL_TXINV_MASK|macro|LPUART_CTRL_TXINV_MASK
DECL|LPUART_CTRL_TXINV_SHIFT|macro|LPUART_CTRL_TXINV_SHIFT
DECL|LPUART_CTRL_TXINV|macro|LPUART_CTRL_TXINV
DECL|LPUART_CTRL_WAKE_MASK|macro|LPUART_CTRL_WAKE_MASK
DECL|LPUART_CTRL_WAKE_SHIFT|macro|LPUART_CTRL_WAKE_SHIFT
DECL|LPUART_CTRL_WAKE|macro|LPUART_CTRL_WAKE
DECL|LPUART_DATA_FRETSC_MASK|macro|LPUART_DATA_FRETSC_MASK
DECL|LPUART_DATA_FRETSC_SHIFT|macro|LPUART_DATA_FRETSC_SHIFT
DECL|LPUART_DATA_FRETSC|macro|LPUART_DATA_FRETSC
DECL|LPUART_DATA_IDLINE_MASK|macro|LPUART_DATA_IDLINE_MASK
DECL|LPUART_DATA_IDLINE_SHIFT|macro|LPUART_DATA_IDLINE_SHIFT
DECL|LPUART_DATA_IDLINE|macro|LPUART_DATA_IDLINE
DECL|LPUART_DATA_NOISY_MASK|macro|LPUART_DATA_NOISY_MASK
DECL|LPUART_DATA_NOISY_SHIFT|macro|LPUART_DATA_NOISY_SHIFT
DECL|LPUART_DATA_NOISY|macro|LPUART_DATA_NOISY
DECL|LPUART_DATA_PARITYE_MASK|macro|LPUART_DATA_PARITYE_MASK
DECL|LPUART_DATA_PARITYE_SHIFT|macro|LPUART_DATA_PARITYE_SHIFT
DECL|LPUART_DATA_PARITYE|macro|LPUART_DATA_PARITYE
DECL|LPUART_DATA_R0T0_MASK|macro|LPUART_DATA_R0T0_MASK
DECL|LPUART_DATA_R0T0_SHIFT|macro|LPUART_DATA_R0T0_SHIFT
DECL|LPUART_DATA_R0T0|macro|LPUART_DATA_R0T0
DECL|LPUART_DATA_R1T1_MASK|macro|LPUART_DATA_R1T1_MASK
DECL|LPUART_DATA_R1T1_SHIFT|macro|LPUART_DATA_R1T1_SHIFT
DECL|LPUART_DATA_R1T1|macro|LPUART_DATA_R1T1
DECL|LPUART_DATA_R2T2_MASK|macro|LPUART_DATA_R2T2_MASK
DECL|LPUART_DATA_R2T2_SHIFT|macro|LPUART_DATA_R2T2_SHIFT
DECL|LPUART_DATA_R2T2|macro|LPUART_DATA_R2T2
DECL|LPUART_DATA_R3T3_MASK|macro|LPUART_DATA_R3T3_MASK
DECL|LPUART_DATA_R3T3_SHIFT|macro|LPUART_DATA_R3T3_SHIFT
DECL|LPUART_DATA_R3T3|macro|LPUART_DATA_R3T3
DECL|LPUART_DATA_R4T4_MASK|macro|LPUART_DATA_R4T4_MASK
DECL|LPUART_DATA_R4T4_SHIFT|macro|LPUART_DATA_R4T4_SHIFT
DECL|LPUART_DATA_R4T4|macro|LPUART_DATA_R4T4
DECL|LPUART_DATA_R5T5_MASK|macro|LPUART_DATA_R5T5_MASK
DECL|LPUART_DATA_R5T5_SHIFT|macro|LPUART_DATA_R5T5_SHIFT
DECL|LPUART_DATA_R5T5|macro|LPUART_DATA_R5T5
DECL|LPUART_DATA_R6T6_MASK|macro|LPUART_DATA_R6T6_MASK
DECL|LPUART_DATA_R6T6_SHIFT|macro|LPUART_DATA_R6T6_SHIFT
DECL|LPUART_DATA_R6T6|macro|LPUART_DATA_R6T6
DECL|LPUART_DATA_R7T7_MASK|macro|LPUART_DATA_R7T7_MASK
DECL|LPUART_DATA_R7T7_SHIFT|macro|LPUART_DATA_R7T7_SHIFT
DECL|LPUART_DATA_R7T7|macro|LPUART_DATA_R7T7
DECL|LPUART_DATA_R8T8_MASK|macro|LPUART_DATA_R8T8_MASK
DECL|LPUART_DATA_R8T8_SHIFT|macro|LPUART_DATA_R8T8_SHIFT
DECL|LPUART_DATA_R8T8|macro|LPUART_DATA_R8T8
DECL|LPUART_DATA_R9T9_MASK|macro|LPUART_DATA_R9T9_MASK
DECL|LPUART_DATA_R9T9_SHIFT|macro|LPUART_DATA_R9T9_SHIFT
DECL|LPUART_DATA_R9T9|macro|LPUART_DATA_R9T9
DECL|LPUART_DATA_RXEMPT_MASK|macro|LPUART_DATA_RXEMPT_MASK
DECL|LPUART_DATA_RXEMPT_SHIFT|macro|LPUART_DATA_RXEMPT_SHIFT
DECL|LPUART_DATA_RXEMPT|macro|LPUART_DATA_RXEMPT
DECL|LPUART_ERR_IRQS|macro|LPUART_ERR_IRQS
DECL|LPUART_MATCH_MA1_MASK|macro|LPUART_MATCH_MA1_MASK
DECL|LPUART_MATCH_MA1_SHIFT|macro|LPUART_MATCH_MA1_SHIFT
DECL|LPUART_MATCH_MA1|macro|LPUART_MATCH_MA1
DECL|LPUART_MATCH_MA2_MASK|macro|LPUART_MATCH_MA2_MASK
DECL|LPUART_MATCH_MA2_SHIFT|macro|LPUART_MATCH_MA2_SHIFT
DECL|LPUART_MATCH_MA2|macro|LPUART_MATCH_MA2
DECL|LPUART_MODIR_IREN_MASK|macro|LPUART_MODIR_IREN_MASK
DECL|LPUART_MODIR_IREN_SHIFT|macro|LPUART_MODIR_IREN_SHIFT
DECL|LPUART_MODIR_IREN|macro|LPUART_MODIR_IREN
DECL|LPUART_MODIR_RXRTSE_MASK|macro|LPUART_MODIR_RXRTSE_MASK
DECL|LPUART_MODIR_RXRTSE_SHIFT|macro|LPUART_MODIR_RXRTSE_SHIFT
DECL|LPUART_MODIR_RXRTSE|macro|LPUART_MODIR_RXRTSE
DECL|LPUART_MODIR_TNP_MASK|macro|LPUART_MODIR_TNP_MASK
DECL|LPUART_MODIR_TNP_SHIFT|macro|LPUART_MODIR_TNP_SHIFT
DECL|LPUART_MODIR_TNP|macro|LPUART_MODIR_TNP
DECL|LPUART_MODIR_TXCTSC_MASK|macro|LPUART_MODIR_TXCTSC_MASK
DECL|LPUART_MODIR_TXCTSC_SHIFT|macro|LPUART_MODIR_TXCTSC_SHIFT
DECL|LPUART_MODIR_TXCTSC|macro|LPUART_MODIR_TXCTSC
DECL|LPUART_MODIR_TXCTSE_MASK|macro|LPUART_MODIR_TXCTSE_MASK
DECL|LPUART_MODIR_TXCTSE_SHIFT|macro|LPUART_MODIR_TXCTSE_SHIFT
DECL|LPUART_MODIR_TXCTSE|macro|LPUART_MODIR_TXCTSE
DECL|LPUART_MODIR_TXCTSSRC_MASK|macro|LPUART_MODIR_TXCTSSRC_MASK
DECL|LPUART_MODIR_TXCTSSRC_SHIFT|macro|LPUART_MODIR_TXCTSSRC_SHIFT
DECL|LPUART_MODIR_TXCTSSRC|macro|LPUART_MODIR_TXCTSSRC
DECL|LPUART_MODIR_TXRTSE_MASK|macro|LPUART_MODIR_TXRTSE_MASK
DECL|LPUART_MODIR_TXRTSE_SHIFT|macro|LPUART_MODIR_TXRTSE_SHIFT
DECL|LPUART_MODIR_TXRTSE|macro|LPUART_MODIR_TXRTSE
DECL|LPUART_MODIR_TXRTSPOL_MASK|macro|LPUART_MODIR_TXRTSPOL_MASK
DECL|LPUART_MODIR_TXRTSPOL_SHIFT|macro|LPUART_MODIR_TXRTSPOL_SHIFT
DECL|LPUART_MODIR_TXRTSPOL|macro|LPUART_MODIR_TXRTSPOL
DECL|LPUART_RX_TX_IRQS|macro|LPUART_RX_TX_IRQS
DECL|LPUART_STAT_BRK13_MASK|macro|LPUART_STAT_BRK13_MASK
DECL|LPUART_STAT_BRK13_SHIFT|macro|LPUART_STAT_BRK13_SHIFT
DECL|LPUART_STAT_BRK13|macro|LPUART_STAT_BRK13
DECL|LPUART_STAT_FE_MASK|macro|LPUART_STAT_FE_MASK
DECL|LPUART_STAT_FE_SHIFT|macro|LPUART_STAT_FE_SHIFT
DECL|LPUART_STAT_FE|macro|LPUART_STAT_FE
DECL|LPUART_STAT_IDLE_MASK|macro|LPUART_STAT_IDLE_MASK
DECL|LPUART_STAT_IDLE_SHIFT|macro|LPUART_STAT_IDLE_SHIFT
DECL|LPUART_STAT_IDLE|macro|LPUART_STAT_IDLE
DECL|LPUART_STAT_LBKDE_MASK|macro|LPUART_STAT_LBKDE_MASK
DECL|LPUART_STAT_LBKDE_SHIFT|macro|LPUART_STAT_LBKDE_SHIFT
DECL|LPUART_STAT_LBKDE|macro|LPUART_STAT_LBKDE
DECL|LPUART_STAT_LBKDIF_MASK|macro|LPUART_STAT_LBKDIF_MASK
DECL|LPUART_STAT_LBKDIF_SHIFT|macro|LPUART_STAT_LBKDIF_SHIFT
DECL|LPUART_STAT_LBKDIF|macro|LPUART_STAT_LBKDIF
DECL|LPUART_STAT_MA1F_MASK|macro|LPUART_STAT_MA1F_MASK
DECL|LPUART_STAT_MA1F_SHIFT|macro|LPUART_STAT_MA1F_SHIFT
DECL|LPUART_STAT_MA1F|macro|LPUART_STAT_MA1F
DECL|LPUART_STAT_MA2F_MASK|macro|LPUART_STAT_MA2F_MASK
DECL|LPUART_STAT_MA2F_SHIFT|macro|LPUART_STAT_MA2F_SHIFT
DECL|LPUART_STAT_MA2F|macro|LPUART_STAT_MA2F
DECL|LPUART_STAT_MSBF_MASK|macro|LPUART_STAT_MSBF_MASK
DECL|LPUART_STAT_MSBF_SHIFT|macro|LPUART_STAT_MSBF_SHIFT
DECL|LPUART_STAT_MSBF|macro|LPUART_STAT_MSBF
DECL|LPUART_STAT_NF_MASK|macro|LPUART_STAT_NF_MASK
DECL|LPUART_STAT_NF_SHIFT|macro|LPUART_STAT_NF_SHIFT
DECL|LPUART_STAT_NF|macro|LPUART_STAT_NF
DECL|LPUART_STAT_OR_MASK|macro|LPUART_STAT_OR_MASK
DECL|LPUART_STAT_OR_SHIFT|macro|LPUART_STAT_OR_SHIFT
DECL|LPUART_STAT_OR|macro|LPUART_STAT_OR
DECL|LPUART_STAT_PF_MASK|macro|LPUART_STAT_PF_MASK
DECL|LPUART_STAT_PF_SHIFT|macro|LPUART_STAT_PF_SHIFT
DECL|LPUART_STAT_PF|macro|LPUART_STAT_PF
DECL|LPUART_STAT_RAF_MASK|macro|LPUART_STAT_RAF_MASK
DECL|LPUART_STAT_RAF_SHIFT|macro|LPUART_STAT_RAF_SHIFT
DECL|LPUART_STAT_RAF|macro|LPUART_STAT_RAF
DECL|LPUART_STAT_RDRF_MASK|macro|LPUART_STAT_RDRF_MASK
DECL|LPUART_STAT_RDRF_SHIFT|macro|LPUART_STAT_RDRF_SHIFT
DECL|LPUART_STAT_RDRF|macro|LPUART_STAT_RDRF
DECL|LPUART_STAT_RWUID_MASK|macro|LPUART_STAT_RWUID_MASK
DECL|LPUART_STAT_RWUID_SHIFT|macro|LPUART_STAT_RWUID_SHIFT
DECL|LPUART_STAT_RWUID|macro|LPUART_STAT_RWUID
DECL|LPUART_STAT_RXEDGIF_MASK|macro|LPUART_STAT_RXEDGIF_MASK
DECL|LPUART_STAT_RXEDGIF_SHIFT|macro|LPUART_STAT_RXEDGIF_SHIFT
DECL|LPUART_STAT_RXEDGIF|macro|LPUART_STAT_RXEDGIF
DECL|LPUART_STAT_RXINV_MASK|macro|LPUART_STAT_RXINV_MASK
DECL|LPUART_STAT_RXINV_SHIFT|macro|LPUART_STAT_RXINV_SHIFT
DECL|LPUART_STAT_RXINV|macro|LPUART_STAT_RXINV
DECL|LPUART_STAT_TC_MASK|macro|LPUART_STAT_TC_MASK
DECL|LPUART_STAT_TC_SHIFT|macro|LPUART_STAT_TC_SHIFT
DECL|LPUART_STAT_TC|macro|LPUART_STAT_TC
DECL|LPUART_STAT_TDRE_MASK|macro|LPUART_STAT_TDRE_MASK
DECL|LPUART_STAT_TDRE_SHIFT|macro|LPUART_STAT_TDRE_SHIFT
DECL|LPUART_STAT_TDRE|macro|LPUART_STAT_TDRE
DECL|LPUART_Type|typedef|} LPUART_Type;
DECL|LQI_AND_RSSI|member|__I uint32_t LQI_AND_RSSI; /**< LQI AND RSSI, offset: 0x2C */
DECL|LR|member|__IO uint32_t LR; /**< RTC Lock Register, offset: 0x18 */
DECL|LTC0_BASE|macro|LTC0_BASE
DECL|LTC0_IRQn|enumerator|LTC0_IRQn = 23, /**< LTC0 interrupt */
DECL|LTC0|macro|LTC0
DECL|LTC_AADSZ_AADSZ_MASK|macro|LTC_AADSZ_AADSZ_MASK
DECL|LTC_AADSZ_AADSZ_SHIFT|macro|LTC_AADSZ_AADSZ_SHIFT
DECL|LTC_AADSZ_AADSZ|macro|LTC_AADSZ_AADSZ
DECL|LTC_AADSZ_AL_MASK|macro|LTC_AADSZ_AL_MASK
DECL|LTC_AADSZ_AL_SHIFT|macro|LTC_AADSZ_AL_SHIFT
DECL|LTC_AADSZ_AL|macro|LTC_AADSZ_AL
DECL|LTC_BASE_ADDRS|macro|LTC_BASE_ADDRS
DECL|LTC_BASE_PTRS|macro|LTC_BASE_PTRS
DECL|LTC_CHAVID_AESREV_MASK|macro|LTC_CHAVID_AESREV_MASK
DECL|LTC_CHAVID_AESREV_SHIFT|macro|LTC_CHAVID_AESREV_SHIFT
DECL|LTC_CHAVID_AESREV|macro|LTC_CHAVID_AESREV
DECL|LTC_CHAVID_AESVID_MASK|macro|LTC_CHAVID_AESVID_MASK
DECL|LTC_CHAVID_AESVID_SHIFT|macro|LTC_CHAVID_AESVID_SHIFT
DECL|LTC_CHAVID_AESVID|macro|LTC_CHAVID_AESVID
DECL|LTC_COM_AES_MASK|macro|LTC_COM_AES_MASK
DECL|LTC_COM_AES_SHIFT|macro|LTC_COM_AES_SHIFT
DECL|LTC_COM_AES|macro|LTC_COM_AES
DECL|LTC_COM_ALL_MASK|macro|LTC_COM_ALL_MASK
DECL|LTC_COM_ALL_SHIFT|macro|LTC_COM_ALL_SHIFT
DECL|LTC_COM_ALL|macro|LTC_COM_ALL
DECL|LTC_CTL_CIS_MASK|macro|LTC_CTL_CIS_MASK
DECL|LTC_CTL_CIS_SHIFT|macro|LTC_CTL_CIS_SHIFT
DECL|LTC_CTL_CIS|macro|LTC_CTL_CIS
DECL|LTC_CTL_COS_MASK|macro|LTC_CTL_COS_MASK
DECL|LTC_CTL_COS_SHIFT|macro|LTC_CTL_COS_SHIFT
DECL|LTC_CTL_COS|macro|LTC_CTL_COS
DECL|LTC_CTL_IFE_MASK|macro|LTC_CTL_IFE_MASK
DECL|LTC_CTL_IFE_SHIFT|macro|LTC_CTL_IFE_SHIFT
DECL|LTC_CTL_IFE|macro|LTC_CTL_IFE
DECL|LTC_CTL_IFR_MASK|macro|LTC_CTL_IFR_MASK
DECL|LTC_CTL_IFR_SHIFT|macro|LTC_CTL_IFR_SHIFT
DECL|LTC_CTL_IFR|macro|LTC_CTL_IFR
DECL|LTC_CTL_IFS_MASK|macro|LTC_CTL_IFS_MASK
DECL|LTC_CTL_IFS_SHIFT|macro|LTC_CTL_IFS_SHIFT
DECL|LTC_CTL_IFS|macro|LTC_CTL_IFS
DECL|LTC_CTL_IM_MASK|macro|LTC_CTL_IM_MASK
DECL|LTC_CTL_IM_SHIFT|macro|LTC_CTL_IM_SHIFT
DECL|LTC_CTL_IM|macro|LTC_CTL_IM
DECL|LTC_CTL_KAL_MASK|macro|LTC_CTL_KAL_MASK
DECL|LTC_CTL_KAL_SHIFT|macro|LTC_CTL_KAL_SHIFT
DECL|LTC_CTL_KAL|macro|LTC_CTL_KAL
DECL|LTC_CTL_KIS_MASK|macro|LTC_CTL_KIS_MASK
DECL|LTC_CTL_KIS_SHIFT|macro|LTC_CTL_KIS_SHIFT
DECL|LTC_CTL_KIS|macro|LTC_CTL_KIS
DECL|LTC_CTL_KOS_MASK|macro|LTC_CTL_KOS_MASK
DECL|LTC_CTL_KOS_SHIFT|macro|LTC_CTL_KOS_SHIFT
DECL|LTC_CTL_KOS|macro|LTC_CTL_KOS
DECL|LTC_CTL_OFE_MASK|macro|LTC_CTL_OFE_MASK
DECL|LTC_CTL_OFE_SHIFT|macro|LTC_CTL_OFE_SHIFT
DECL|LTC_CTL_OFE|macro|LTC_CTL_OFE
DECL|LTC_CTL_OFR_MASK|macro|LTC_CTL_OFR_MASK
DECL|LTC_CTL_OFR_SHIFT|macro|LTC_CTL_OFR_SHIFT
DECL|LTC_CTL_OFR|macro|LTC_CTL_OFR
DECL|LTC_CTL_OFS_MASK|macro|LTC_CTL_OFS_MASK
DECL|LTC_CTL_OFS_SHIFT|macro|LTC_CTL_OFS_SHIFT
DECL|LTC_CTL_OFS|macro|LTC_CTL_OFS
DECL|LTC_CTX_COUNT|macro|LTC_CTX_COUNT
DECL|LTC_CTX_CTX_MASK|macro|LTC_CTX_CTX_MASK
DECL|LTC_CTX_CTX_SHIFT|macro|LTC_CTX_CTX_SHIFT
DECL|LTC_CTX_CTX|macro|LTC_CTX_CTX
DECL|LTC_CW_CCR_MASK|macro|LTC_CW_CCR_MASK
DECL|LTC_CW_CCR_SHIFT|macro|LTC_CW_CCR_SHIFT
DECL|LTC_CW_CCR|macro|LTC_CW_CCR
DECL|LTC_CW_CDS_MASK|macro|LTC_CW_CDS_MASK
DECL|LTC_CW_CDS_SHIFT|macro|LTC_CW_CDS_SHIFT
DECL|LTC_CW_CDS|macro|LTC_CW_CDS
DECL|LTC_CW_CICV_MASK|macro|LTC_CW_CICV_MASK
DECL|LTC_CW_CICV_SHIFT|macro|LTC_CW_CICV_SHIFT
DECL|LTC_CW_CICV|macro|LTC_CW_CICV
DECL|LTC_CW_CIF_MASK|macro|LTC_CW_CIF_MASK
DECL|LTC_CW_CIF_SHIFT|macro|LTC_CW_CIF_SHIFT
DECL|LTC_CW_CIF|macro|LTC_CW_CIF
DECL|LTC_CW_CKR_MASK|macro|LTC_CW_CKR_MASK
DECL|LTC_CW_CKR_SHIFT|macro|LTC_CW_CKR_SHIFT
DECL|LTC_CW_CKR|macro|LTC_CW_CKR
DECL|LTC_CW_CM_MASK|macro|LTC_CW_CM_MASK
DECL|LTC_CW_CM_SHIFT|macro|LTC_CW_CM_SHIFT
DECL|LTC_CW_CM|macro|LTC_CW_CM
DECL|LTC_CW_COF_MASK|macro|LTC_CW_COF_MASK
DECL|LTC_CW_COF_SHIFT|macro|LTC_CW_COF_SHIFT
DECL|LTC_CW_COF|macro|LTC_CW_COF
DECL|LTC_DS_DS_MASK|macro|LTC_DS_DS_MASK
DECL|LTC_DS_DS_SHIFT|macro|LTC_DS_DS_SHIFT
DECL|LTC_DS_DS|macro|LTC_DS_DS
DECL|LTC_ESTA_CL1_MASK|macro|LTC_ESTA_CL1_MASK
DECL|LTC_ESTA_CL1_SHIFT|macro|LTC_ESTA_CL1_SHIFT
DECL|LTC_ESTA_CL1|macro|LTC_ESTA_CL1
DECL|LTC_ESTA_ERRID1_MASK|macro|LTC_ESTA_ERRID1_MASK
DECL|LTC_ESTA_ERRID1_SHIFT|macro|LTC_ESTA_ERRID1_SHIFT
DECL|LTC_ESTA_ERRID1|macro|LTC_ESTA_ERRID1
DECL|LTC_FIFOSTA_IFF_MASK|macro|LTC_FIFOSTA_IFF_MASK
DECL|LTC_FIFOSTA_IFF_SHIFT|macro|LTC_FIFOSTA_IFF_SHIFT
DECL|LTC_FIFOSTA_IFF|macro|LTC_FIFOSTA_IFF
DECL|LTC_FIFOSTA_IFL_MASK|macro|LTC_FIFOSTA_IFL_MASK
DECL|LTC_FIFOSTA_IFL_SHIFT|macro|LTC_FIFOSTA_IFL_SHIFT
DECL|LTC_FIFOSTA_IFL|macro|LTC_FIFOSTA_IFL
DECL|LTC_FIFOSTA_OFF_MASK|macro|LTC_FIFOSTA_OFF_MASK
DECL|LTC_FIFOSTA_OFF_SHIFT|macro|LTC_FIFOSTA_OFF_SHIFT
DECL|LTC_FIFOSTA_OFF|macro|LTC_FIFOSTA_OFF
DECL|LTC_FIFOSTA_OFL_MASK|macro|LTC_FIFOSTA_OFL_MASK
DECL|LTC_FIFOSTA_OFL_SHIFT|macro|LTC_FIFOSTA_OFL_SHIFT
DECL|LTC_FIFOSTA_OFL|macro|LTC_FIFOSTA_OFL
DECL|LTC_ICVS_ICVS_MASK|macro|LTC_ICVS_ICVS_MASK
DECL|LTC_ICVS_ICVS_SHIFT|macro|LTC_ICVS_ICVS_SHIFT
DECL|LTC_ICVS_ICVS|macro|LTC_ICVS_ICVS
DECL|LTC_IFIFO_IFIFO_MASK|macro|LTC_IFIFO_IFIFO_MASK
DECL|LTC_IFIFO_IFIFO_SHIFT|macro|LTC_IFIFO_IFIFO_SHIFT
DECL|LTC_IFIFO_IFIFO|macro|LTC_IFIFO_IFIFO
DECL|LTC_IRQS|macro|LTC_IRQS
DECL|LTC_KEY_COUNT|macro|LTC_KEY_COUNT
DECL|LTC_KEY_KEY_MASK|macro|LTC_KEY_KEY_MASK
DECL|LTC_KEY_KEY_SHIFT|macro|LTC_KEY_KEY_SHIFT
DECL|LTC_KEY_KEY|macro|LTC_KEY_KEY
DECL|LTC_KS_KS_MASK|macro|LTC_KS_KS_MASK
DECL|LTC_KS_KS_SHIFT|macro|LTC_KS_KS_SHIFT
DECL|LTC_KS_KS|macro|LTC_KS_KS
DECL|LTC_MD_AAI_MASK|macro|LTC_MD_AAI_MASK
DECL|LTC_MD_AAI_SHIFT|macro|LTC_MD_AAI_SHIFT
DECL|LTC_MD_AAI|macro|LTC_MD_AAI
DECL|LTC_MD_ALG_MASK|macro|LTC_MD_ALG_MASK
DECL|LTC_MD_ALG_SHIFT|macro|LTC_MD_ALG_SHIFT
DECL|LTC_MD_ALG|macro|LTC_MD_ALG
DECL|LTC_MD_AS_MASK|macro|LTC_MD_AS_MASK
DECL|LTC_MD_AS_SHIFT|macro|LTC_MD_AS_SHIFT
DECL|LTC_MD_AS|macro|LTC_MD_AS
DECL|LTC_MD_ENC_MASK|macro|LTC_MD_ENC_MASK
DECL|LTC_MD_ENC_SHIFT|macro|LTC_MD_ENC_SHIFT
DECL|LTC_MD_ENC|macro|LTC_MD_ENC
DECL|LTC_MD_ICV_TEST_MASK|macro|LTC_MD_ICV_TEST_MASK
DECL|LTC_MD_ICV_TEST_SHIFT|macro|LTC_MD_ICV_TEST_SHIFT
DECL|LTC_MD_ICV_TEST|macro|LTC_MD_ICV_TEST
DECL|LTC_OFIFO_OFIFO_MASK|macro|LTC_OFIFO_OFIFO_MASK
DECL|LTC_OFIFO_OFIFO_SHIFT|macro|LTC_OFIFO_OFIFO_SHIFT
DECL|LTC_OFIFO_OFIFO|macro|LTC_OFIFO_OFIFO
DECL|LTC_STA_AB_MASK|macro|LTC_STA_AB_MASK
DECL|LTC_STA_AB_SHIFT|macro|LTC_STA_AB_SHIFT
DECL|LTC_STA_AB|macro|LTC_STA_AB
DECL|LTC_STA_DI_MASK|macro|LTC_STA_DI_MASK
DECL|LTC_STA_DI_SHIFT|macro|LTC_STA_DI_SHIFT
DECL|LTC_STA_DI|macro|LTC_STA_DI
DECL|LTC_STA_EI_MASK|macro|LTC_STA_EI_MASK
DECL|LTC_STA_EI_SHIFT|macro|LTC_STA_EI_SHIFT
DECL|LTC_STA_EI|macro|LTC_STA_EI
DECL|LTC_Type|typedef|} LTC_Type;
DECL|LTC_VID1_IP_ID_MASK|macro|LTC_VID1_IP_ID_MASK
DECL|LTC_VID1_IP_ID_SHIFT|macro|LTC_VID1_IP_ID_SHIFT
DECL|LTC_VID1_IP_ID|macro|LTC_VID1_IP_ID
DECL|LTC_VID1_MAJ_REV_MASK|macro|LTC_VID1_MAJ_REV_MASK
DECL|LTC_VID1_MAJ_REV_SHIFT|macro|LTC_VID1_MAJ_REV_SHIFT
DECL|LTC_VID1_MAJ_REV|macro|LTC_VID1_MAJ_REV
DECL|LTC_VID1_MIN_REV_MASK|macro|LTC_VID1_MIN_REV_MASK
DECL|LTC_VID1_MIN_REV_SHIFT|macro|LTC_VID1_MIN_REV_SHIFT
DECL|LTC_VID1_MIN_REV|macro|LTC_VID1_MIN_REV
DECL|LTC_VID2_ARCH_ERA_MASK|macro|LTC_VID2_ARCH_ERA_MASK
DECL|LTC_VID2_ARCH_ERA_SHIFT|macro|LTC_VID2_ARCH_ERA_SHIFT
DECL|LTC_VID2_ARCH_ERA|macro|LTC_VID2_ARCH_ERA
DECL|LTC_VID2_ECO_REV_MASK|macro|LTC_VID2_ECO_REV_MASK
DECL|LTC_VID2_ECO_REV_SHIFT|macro|LTC_VID2_ECO_REV_SHIFT
DECL|LTC_VID2_ECO_REV|macro|LTC_VID2_ECO_REV
DECL|LTMR64H|member|__I uint32_t LTMR64H; /**< PIT Upper Lifetime Timer Register, offset: 0xE0 */
DECL|LTMR64L|member|__I uint32_t LTMR64L; /**< PIT Lower Lifetime Timer Register, offset: 0xE4 */
DECL|LVDSC1|member|__IO uint8_t LVDSC1; /**< Low Voltage Detect Status And Control 1 register, offset: 0x0 */
DECL|LVDSC2|member|__IO uint8_t LVDSC2; /**< Low Voltage Detect Status And Control 2 register, offset: 0x1 */
DECL|LVD_LVW_DCDC_IRQn|enumerator|LVD_LVW_DCDC_IRQn = 6, /**< Low-voltage detect, low-voltage warning, DCDC */
DECL|MACLONGADDRS0_LSB|member|__IO uint32_t MACLONGADDRS0_LSB; /**< MAC LONG ADDRESS 0 LSB, offset: 0x34 */
DECL|MACLONGADDRS0_MSB|member|__IO uint32_t MACLONGADDRS0_MSB; /**< MAC LONG ADDRESS 0 MSB, offset: 0x38 */
DECL|MACLONGADDRS1_LSB|member|__IO uint32_t MACLONGADDRS1_LSB; /**< MAC LONG ADDRESS 1 LSB, offset: 0x58 */
DECL|MACLONGADDRS1_MSB|member|__IO uint32_t MACLONGADDRS1_MSB; /**< MAC LONG ADDRESS 1 MSB, offset: 0x5C */
DECL|MACSHORTADDRS0|member|__IO uint32_t MACSHORTADDRS0; /**< MAC SHORT ADDRESS 0, offset: 0x30 */
DECL|MACSHORTADDRS1|member|__IO uint32_t MACSHORTADDRS1; /**< MAC SHORT ADDRESS FOR PAN1, offset: 0x54 */
DECL|MAC_LSB|member|__I uint32_t MAC_LSB; /**< Radio MAC Address, offset: 0xC */
DECL|MAC_MSB|member|__I uint32_t MAC_MSB; /**< Radio MAC Address, offset: 0x8 */
DECL|MASK|member|__IO uint32_t MASK; /**< MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 */
DECL|MASTER|member|__IO uint32_t MASTER; /**< MTB Master Register, offset: 0x4 */
DECL|MATCH|member|__IO uint32_t MATCH; /**< LPUART Match Address Register, offset: 0x10 */
DECL|MCG_ATCVH_ATCVH_MASK|macro|MCG_ATCVH_ATCVH_MASK
DECL|MCG_ATCVH_ATCVH_SHIFT|macro|MCG_ATCVH_ATCVH_SHIFT
DECL|MCG_ATCVH_ATCVH|macro|MCG_ATCVH_ATCVH
DECL|MCG_ATCVL_ATCVL_MASK|macro|MCG_ATCVL_ATCVL_MASK
DECL|MCG_ATCVL_ATCVL_SHIFT|macro|MCG_ATCVL_ATCVL_SHIFT
DECL|MCG_ATCVL_ATCVL|macro|MCG_ATCVL_ATCVL
DECL|MCG_BASE_ADDRS|macro|MCG_BASE_ADDRS
DECL|MCG_BASE_PTRS|macro|MCG_BASE_PTRS
DECL|MCG_BASE|macro|MCG_BASE
DECL|MCG_C1_CLKS_MASK|macro|MCG_C1_CLKS_MASK
DECL|MCG_C1_CLKS_SHIFT|macro|MCG_C1_CLKS_SHIFT
DECL|MCG_C1_CLKS|macro|MCG_C1_CLKS
DECL|MCG_C1_FRDIV_MASK|macro|MCG_C1_FRDIV_MASK
DECL|MCG_C1_FRDIV_SHIFT|macro|MCG_C1_FRDIV_SHIFT
DECL|MCG_C1_FRDIV|macro|MCG_C1_FRDIV
DECL|MCG_C1_IRCLKEN_MASK|macro|MCG_C1_IRCLKEN_MASK
DECL|MCG_C1_IRCLKEN_SHIFT|macro|MCG_C1_IRCLKEN_SHIFT
DECL|MCG_C1_IRCLKEN|macro|MCG_C1_IRCLKEN
DECL|MCG_C1_IREFSTEN_MASK|macro|MCG_C1_IREFSTEN_MASK
DECL|MCG_C1_IREFSTEN_SHIFT|macro|MCG_C1_IREFSTEN_SHIFT
DECL|MCG_C1_IREFSTEN|macro|MCG_C1_IREFSTEN
DECL|MCG_C1_IREFS_MASK|macro|MCG_C1_IREFS_MASK
DECL|MCG_C1_IREFS_SHIFT|macro|MCG_C1_IREFS_SHIFT
DECL|MCG_C1_IREFS|macro|MCG_C1_IREFS
DECL|MCG_C2_EREFS_MASK|macro|MCG_C2_EREFS_MASK
DECL|MCG_C2_EREFS_SHIFT|macro|MCG_C2_EREFS_SHIFT
DECL|MCG_C2_EREFS|macro|MCG_C2_EREFS
DECL|MCG_C2_FCFTRIM_MASK|macro|MCG_C2_FCFTRIM_MASK
DECL|MCG_C2_FCFTRIM_SHIFT|macro|MCG_C2_FCFTRIM_SHIFT
DECL|MCG_C2_FCFTRIM|macro|MCG_C2_FCFTRIM
DECL|MCG_C2_HGO_MASK|macro|MCG_C2_HGO_MASK
DECL|MCG_C2_HGO_SHIFT|macro|MCG_C2_HGO_SHIFT
DECL|MCG_C2_HGO|macro|MCG_C2_HGO
DECL|MCG_C2_IRCS_MASK|macro|MCG_C2_IRCS_MASK
DECL|MCG_C2_IRCS_SHIFT|macro|MCG_C2_IRCS_SHIFT
DECL|MCG_C2_IRCS|macro|MCG_C2_IRCS
DECL|MCG_C2_LOCRE0_MASK|macro|MCG_C2_LOCRE0_MASK
DECL|MCG_C2_LOCRE0_SHIFT|macro|MCG_C2_LOCRE0_SHIFT
DECL|MCG_C2_LOCRE0|macro|MCG_C2_LOCRE0
DECL|MCG_C2_LP_MASK|macro|MCG_C2_LP_MASK
DECL|MCG_C2_LP_SHIFT|macro|MCG_C2_LP_SHIFT
DECL|MCG_C2_LP|macro|MCG_C2_LP
DECL|MCG_C2_RANGE_MASK|macro|MCG_C2_RANGE_MASK
DECL|MCG_C2_RANGE_SHIFT|macro|MCG_C2_RANGE_SHIFT
DECL|MCG_C2_RANGE|macro|MCG_C2_RANGE
DECL|MCG_C3_SCTRIM_MASK|macro|MCG_C3_SCTRIM_MASK
DECL|MCG_C3_SCTRIM_SHIFT|macro|MCG_C3_SCTRIM_SHIFT
DECL|MCG_C3_SCTRIM|macro|MCG_C3_SCTRIM
DECL|MCG_C4_DMX32_MASK|macro|MCG_C4_DMX32_MASK
DECL|MCG_C4_DMX32_SHIFT|macro|MCG_C4_DMX32_SHIFT
DECL|MCG_C4_DMX32|macro|MCG_C4_DMX32
DECL|MCG_C4_DRST_DRS_MASK|macro|MCG_C4_DRST_DRS_MASK
DECL|MCG_C4_DRST_DRS_SHIFT|macro|MCG_C4_DRST_DRS_SHIFT
DECL|MCG_C4_DRST_DRS|macro|MCG_C4_DRST_DRS
DECL|MCG_C4_FCTRIM_MASK|macro|MCG_C4_FCTRIM_MASK
DECL|MCG_C4_FCTRIM_SHIFT|macro|MCG_C4_FCTRIM_SHIFT
DECL|MCG_C4_FCTRIM|macro|MCG_C4_FCTRIM
DECL|MCG_C4_SCFTRIM_MASK|macro|MCG_C4_SCFTRIM_MASK
DECL|MCG_C4_SCFTRIM_SHIFT|macro|MCG_C4_SCFTRIM_SHIFT
DECL|MCG_C4_SCFTRIM|macro|MCG_C4_SCFTRIM
DECL|MCG_C6_CME0_MASK|macro|MCG_C6_CME0_MASK
DECL|MCG_C6_CME0_SHIFT|macro|MCG_C6_CME0_SHIFT
DECL|MCG_C6_CME0|macro|MCG_C6_CME0
DECL|MCG_C7_OSCSEL_MASK|macro|MCG_C7_OSCSEL_MASK
DECL|MCG_C7_OSCSEL_SHIFT|macro|MCG_C7_OSCSEL_SHIFT
DECL|MCG_C7_OSCSEL|macro|MCG_C7_OSCSEL
DECL|MCG_C8_CME1_MASK|macro|MCG_C8_CME1_MASK
DECL|MCG_C8_CME1_SHIFT|macro|MCG_C8_CME1_SHIFT
DECL|MCG_C8_CME1|macro|MCG_C8_CME1
DECL|MCG_C8_LOCRE1_MASK|macro|MCG_C8_LOCRE1_MASK
DECL|MCG_C8_LOCRE1_SHIFT|macro|MCG_C8_LOCRE1_SHIFT
DECL|MCG_C8_LOCRE1|macro|MCG_C8_LOCRE1
DECL|MCG_C8_LOCS1_MASK|macro|MCG_C8_LOCS1_MASK
DECL|MCG_C8_LOCS1_SHIFT|macro|MCG_C8_LOCS1_SHIFT
DECL|MCG_C8_LOCS1|macro|MCG_C8_LOCS1
DECL|MCG_IRQS|macro|MCG_IRQS
DECL|MCG_IRQn|enumerator|MCG_IRQn = 27, /**< MCG interrupt */
DECL|MCG_SC_ATME_MASK|macro|MCG_SC_ATME_MASK
DECL|MCG_SC_ATME_SHIFT|macro|MCG_SC_ATME_SHIFT
DECL|MCG_SC_ATME|macro|MCG_SC_ATME
DECL|MCG_SC_ATMF_MASK|macro|MCG_SC_ATMF_MASK
DECL|MCG_SC_ATMF_SHIFT|macro|MCG_SC_ATMF_SHIFT
DECL|MCG_SC_ATMF|macro|MCG_SC_ATMF
DECL|MCG_SC_ATMS_MASK|macro|MCG_SC_ATMS_MASK
DECL|MCG_SC_ATMS_SHIFT|macro|MCG_SC_ATMS_SHIFT
DECL|MCG_SC_ATMS|macro|MCG_SC_ATMS
DECL|MCG_SC_FCRDIV_MASK|macro|MCG_SC_FCRDIV_MASK
DECL|MCG_SC_FCRDIV_SHIFT|macro|MCG_SC_FCRDIV_SHIFT
DECL|MCG_SC_FCRDIV|macro|MCG_SC_FCRDIV
DECL|MCG_SC_FLTPRSRV_MASK|macro|MCG_SC_FLTPRSRV_MASK
DECL|MCG_SC_FLTPRSRV_SHIFT|macro|MCG_SC_FLTPRSRV_SHIFT
DECL|MCG_SC_FLTPRSRV|macro|MCG_SC_FLTPRSRV
DECL|MCG_SC_LOCS0_MASK|macro|MCG_SC_LOCS0_MASK
DECL|MCG_SC_LOCS0_SHIFT|macro|MCG_SC_LOCS0_SHIFT
DECL|MCG_SC_LOCS0|macro|MCG_SC_LOCS0
DECL|MCG_S_CLKST_MASK|macro|MCG_S_CLKST_MASK
DECL|MCG_S_CLKST_SHIFT|macro|MCG_S_CLKST_SHIFT
DECL|MCG_S_CLKST|macro|MCG_S_CLKST
DECL|MCG_S_IRCST_MASK|macro|MCG_S_IRCST_MASK
DECL|MCG_S_IRCST_SHIFT|macro|MCG_S_IRCST_SHIFT
DECL|MCG_S_IRCST|macro|MCG_S_IRCST
DECL|MCG_S_IREFST_MASK|macro|MCG_S_IREFST_MASK
DECL|MCG_S_IREFST_SHIFT|macro|MCG_S_IREFST_SHIFT
DECL|MCG_S_IREFST|macro|MCG_S_IREFST
DECL|MCG_S_OSCINIT0_MASK|macro|MCG_S_OSCINIT0_MASK
DECL|MCG_S_OSCINIT0_SHIFT|macro|MCG_S_OSCINIT0_SHIFT
DECL|MCG_S_OSCINIT0|macro|MCG_S_OSCINIT0
DECL|MCG_Type|typedef|} MCG_Type;
DECL|MCG|macro|MCG
DECL|MCM_BASE_ADDRS|macro|MCM_BASE_ADDRS
DECL|MCM_BASE_PTRS|macro|MCM_BASE_PTRS
DECL|MCM_BASE|macro|MCM_BASE
DECL|MCM_CPO_CPOACK_MASK|macro|MCM_CPO_CPOACK_MASK
DECL|MCM_CPO_CPOACK_SHIFT|macro|MCM_CPO_CPOACK_SHIFT
DECL|MCM_CPO_CPOACK|macro|MCM_CPO_CPOACK
DECL|MCM_CPO_CPOREQ_MASK|macro|MCM_CPO_CPOREQ_MASK
DECL|MCM_CPO_CPOREQ_SHIFT|macro|MCM_CPO_CPOREQ_SHIFT
DECL|MCM_CPO_CPOREQ|macro|MCM_CPO_CPOREQ
DECL|MCM_CPO_CPOWOI_MASK|macro|MCM_CPO_CPOWOI_MASK
DECL|MCM_CPO_CPOWOI_SHIFT|macro|MCM_CPO_CPOWOI_SHIFT
DECL|MCM_CPO_CPOWOI|macro|MCM_CPO_CPOWOI
DECL|MCM_PLACR_ARB_MASK|macro|MCM_PLACR_ARB_MASK
DECL|MCM_PLACR_ARB_SHIFT|macro|MCM_PLACR_ARB_SHIFT
DECL|MCM_PLACR_ARB|macro|MCM_PLACR_ARB
DECL|MCM_PLACR_CFCC_MASK|macro|MCM_PLACR_CFCC_MASK
DECL|MCM_PLACR_CFCC_SHIFT|macro|MCM_PLACR_CFCC_SHIFT
DECL|MCM_PLACR_CFCC|macro|MCM_PLACR_CFCC
DECL|MCM_PLACR_DFCC_MASK|macro|MCM_PLACR_DFCC_MASK
DECL|MCM_PLACR_DFCC_SHIFT|macro|MCM_PLACR_DFCC_SHIFT
DECL|MCM_PLACR_DFCC|macro|MCM_PLACR_DFCC
DECL|MCM_PLACR_DFCDA_MASK|macro|MCM_PLACR_DFCDA_MASK
DECL|MCM_PLACR_DFCDA_SHIFT|macro|MCM_PLACR_DFCDA_SHIFT
DECL|MCM_PLACR_DFCDA|macro|MCM_PLACR_DFCDA
DECL|MCM_PLACR_DFCIC_MASK|macro|MCM_PLACR_DFCIC_MASK
DECL|MCM_PLACR_DFCIC_SHIFT|macro|MCM_PLACR_DFCIC_SHIFT
DECL|MCM_PLACR_DFCIC|macro|MCM_PLACR_DFCIC
DECL|MCM_PLACR_DFCS_MASK|macro|MCM_PLACR_DFCS_MASK
DECL|MCM_PLACR_DFCS_SHIFT|macro|MCM_PLACR_DFCS_SHIFT
DECL|MCM_PLACR_DFCS|macro|MCM_PLACR_DFCS
DECL|MCM_PLACR_EFDS_MASK|macro|MCM_PLACR_EFDS_MASK
DECL|MCM_PLACR_EFDS_SHIFT|macro|MCM_PLACR_EFDS_SHIFT
DECL|MCM_PLACR_EFDS|macro|MCM_PLACR_EFDS
DECL|MCM_PLACR_ESFC_MASK|macro|MCM_PLACR_ESFC_MASK
DECL|MCM_PLACR_ESFC_SHIFT|macro|MCM_PLACR_ESFC_SHIFT
DECL|MCM_PLACR_ESFC|macro|MCM_PLACR_ESFC
DECL|MCM_PLAMC_AMC_MASK|macro|MCM_PLAMC_AMC_MASK
DECL|MCM_PLAMC_AMC_SHIFT|macro|MCM_PLAMC_AMC_SHIFT
DECL|MCM_PLAMC_AMC|macro|MCM_PLAMC_AMC
DECL|MCM_PLASC_ASC_MASK|macro|MCM_PLASC_ASC_MASK
DECL|MCM_PLASC_ASC_SHIFT|macro|MCM_PLASC_ASC_SHIFT
DECL|MCM_PLASC_ASC|macro|MCM_PLASC_ASC
DECL|MCM_Type|typedef|} MCM_Type;
DECL|MCM|macro|MCM
DECL|MCR|member|__IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
DECL|MCR|member|__IO uint32_t MCR; /**< PIT Module Control Register, offset: 0x0 */
DECL|MCTL|member|__IO uint32_t MCTL; /**< Miscellaneous Control Register, offset: 0x0 */
DECL|MCU_MEM_MAP_VERSION_MINOR|macro|MCU_MEM_MAP_VERSION_MINOR
DECL|MCU_MEM_MAP_VERSION|macro|MCU_MEM_MAP_VERSION
DECL|MD|member|__IO uint32_t MD; /**< Mode Register, offset: 0x0 */
DECL|ME|member|__IO uint8_t ME; /**< LLWU Module Enable register, offset: 0x4 */
DECL|MG|member|__IO uint32_t MG; /**< ADC Minus-Side Gain Register, offset: 0x30 */
DECL|MISC|member|__IO uint32_t MISC; /**< Radio Miscellaneous, offset: 0x10 */
DECL|MODECTRL|member|__I uint32_t MODECTRL; /**< Integration Mode Control Register, offset: 0xF00 */
DECL|MODIR|member|__IO uint32_t MODIR; /**< LPUART Modem IrDA Register, offset: 0x14 */
DECL|MOD_CTRL|member|__IO uint32_t MOD_CTRL; /**< PLL Modulation Control, offset: 0x4 */
DECL|MOD|member|__IO uint32_t MOD; /**< Modulo, offset: 0x8 */
DECL|MSC|member|__IO uint8_t MSC; /**< CMT Modulator Status and Control Register, offset: 0x5 */
DECL|MTBDWT_BASE_ADDRS|macro|MTBDWT_BASE_ADDRS
DECL|MTBDWT_BASE_PTRS|macro|MTBDWT_BASE_PTRS
DECL|MTBDWT_BASE|macro|MTBDWT_BASE
DECL|MTBDWT_COMPID_COMPID_MASK|macro|MTBDWT_COMPID_COMPID_MASK
DECL|MTBDWT_COMPID_COMPID_SHIFT|macro|MTBDWT_COMPID_COMPID_SHIFT
DECL|MTBDWT_COMPID_COMPID|macro|MTBDWT_COMPID_COMPID
DECL|MTBDWT_COMPID_COUNT|macro|MTBDWT_COMPID_COUNT
DECL|MTBDWT_COMP_COMP_MASK|macro|MTBDWT_COMP_COMP_MASK
DECL|MTBDWT_COMP_COMP_SHIFT|macro|MTBDWT_COMP_COMP_SHIFT
DECL|MTBDWT_COMP_COMP|macro|MTBDWT_COMP_COMP
DECL|MTBDWT_COMP_COUNT|macro|MTBDWT_COMP_COUNT
DECL|MTBDWT_CTRL_DWTCFGCTRL_MASK|macro|MTBDWT_CTRL_DWTCFGCTRL_MASK
DECL|MTBDWT_CTRL_DWTCFGCTRL_SHIFT|macro|MTBDWT_CTRL_DWTCFGCTRL_SHIFT
DECL|MTBDWT_CTRL_DWTCFGCTRL|macro|MTBDWT_CTRL_DWTCFGCTRL
DECL|MTBDWT_CTRL_NUMCMP_MASK|macro|MTBDWT_CTRL_NUMCMP_MASK
DECL|MTBDWT_CTRL_NUMCMP_SHIFT|macro|MTBDWT_CTRL_NUMCMP_SHIFT
DECL|MTBDWT_CTRL_NUMCMP|macro|MTBDWT_CTRL_NUMCMP
DECL|MTBDWT_DEVICECFG_DEVICECFG_MASK|macro|MTBDWT_DEVICECFG_DEVICECFG_MASK
DECL|MTBDWT_DEVICECFG_DEVICECFG_SHIFT|macro|MTBDWT_DEVICECFG_DEVICECFG_SHIFT
DECL|MTBDWT_DEVICECFG_DEVICECFG|macro|MTBDWT_DEVICECFG_DEVICECFG
DECL|MTBDWT_DEVICETYPID_DEVICETYPID_MASK|macro|MTBDWT_DEVICETYPID_DEVICETYPID_MASK
DECL|MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT|macro|MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT
DECL|MTBDWT_DEVICETYPID_DEVICETYPID|macro|MTBDWT_DEVICETYPID_DEVICETYPID
DECL|MTBDWT_FCT_COUNT|macro|MTBDWT_FCT_COUNT
DECL|MTBDWT_FCT_DATAVADDR0_MASK|macro|MTBDWT_FCT_DATAVADDR0_MASK
DECL|MTBDWT_FCT_DATAVADDR0_SHIFT|macro|MTBDWT_FCT_DATAVADDR0_SHIFT
DECL|MTBDWT_FCT_DATAVADDR0|macro|MTBDWT_FCT_DATAVADDR0
DECL|MTBDWT_FCT_DATAVMATCH_MASK|macro|MTBDWT_FCT_DATAVMATCH_MASK
DECL|MTBDWT_FCT_DATAVMATCH_SHIFT|macro|MTBDWT_FCT_DATAVMATCH_SHIFT
DECL|MTBDWT_FCT_DATAVMATCH|macro|MTBDWT_FCT_DATAVMATCH
DECL|MTBDWT_FCT_DATAVSIZE_MASK|macro|MTBDWT_FCT_DATAVSIZE_MASK
DECL|MTBDWT_FCT_DATAVSIZE_SHIFT|macro|MTBDWT_FCT_DATAVSIZE_SHIFT
DECL|MTBDWT_FCT_DATAVSIZE|macro|MTBDWT_FCT_DATAVSIZE
DECL|MTBDWT_FCT_FUNCTION_MASK|macro|MTBDWT_FCT_FUNCTION_MASK
DECL|MTBDWT_FCT_FUNCTION_SHIFT|macro|MTBDWT_FCT_FUNCTION_SHIFT
DECL|MTBDWT_FCT_FUNCTION|macro|MTBDWT_FCT_FUNCTION
DECL|MTBDWT_FCT_MATCHED_MASK|macro|MTBDWT_FCT_MATCHED_MASK
DECL|MTBDWT_FCT_MATCHED_SHIFT|macro|MTBDWT_FCT_MATCHED_SHIFT
DECL|MTBDWT_FCT_MATCHED|macro|MTBDWT_FCT_MATCHED
DECL|MTBDWT_MASK_COUNT|macro|MTBDWT_MASK_COUNT
DECL|MTBDWT_MASK_MASK_MASK|macro|MTBDWT_MASK_MASK_MASK
DECL|MTBDWT_MASK_MASK_SHIFT|macro|MTBDWT_MASK_MASK_SHIFT
DECL|MTBDWT_MASK_MASK|macro|MTBDWT_MASK_MASK
DECL|MTBDWT_PERIPHID0_PERIPHID_MASK|macro|MTBDWT_PERIPHID0_PERIPHID_MASK
DECL|MTBDWT_PERIPHID0_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID0_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID0_PERIPHID|macro|MTBDWT_PERIPHID0_PERIPHID
DECL|MTBDWT_PERIPHID1_PERIPHID_MASK|macro|MTBDWT_PERIPHID1_PERIPHID_MASK
DECL|MTBDWT_PERIPHID1_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID1_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID1_PERIPHID|macro|MTBDWT_PERIPHID1_PERIPHID
DECL|MTBDWT_PERIPHID2_PERIPHID_MASK|macro|MTBDWT_PERIPHID2_PERIPHID_MASK
DECL|MTBDWT_PERIPHID2_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID2_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID2_PERIPHID|macro|MTBDWT_PERIPHID2_PERIPHID
DECL|MTBDWT_PERIPHID3_PERIPHID_MASK|macro|MTBDWT_PERIPHID3_PERIPHID_MASK
DECL|MTBDWT_PERIPHID3_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID3_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID3_PERIPHID|macro|MTBDWT_PERIPHID3_PERIPHID
DECL|MTBDWT_PERIPHID4_PERIPHID_MASK|macro|MTBDWT_PERIPHID4_PERIPHID_MASK
DECL|MTBDWT_PERIPHID4_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID4_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID4_PERIPHID|macro|MTBDWT_PERIPHID4_PERIPHID
DECL|MTBDWT_PERIPHID5_PERIPHID_MASK|macro|MTBDWT_PERIPHID5_PERIPHID_MASK
DECL|MTBDWT_PERIPHID5_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID5_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID5_PERIPHID|macro|MTBDWT_PERIPHID5_PERIPHID
DECL|MTBDWT_PERIPHID6_PERIPHID_MASK|macro|MTBDWT_PERIPHID6_PERIPHID_MASK
DECL|MTBDWT_PERIPHID6_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID6_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID6_PERIPHID|macro|MTBDWT_PERIPHID6_PERIPHID
DECL|MTBDWT_PERIPHID7_PERIPHID_MASK|macro|MTBDWT_PERIPHID7_PERIPHID_MASK
DECL|MTBDWT_PERIPHID7_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID7_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID7_PERIPHID|macro|MTBDWT_PERIPHID7_PERIPHID
DECL|MTBDWT_TBCTRL_ACOMP0_MASK|macro|MTBDWT_TBCTRL_ACOMP0_MASK
DECL|MTBDWT_TBCTRL_ACOMP0_SHIFT|macro|MTBDWT_TBCTRL_ACOMP0_SHIFT
DECL|MTBDWT_TBCTRL_ACOMP0|macro|MTBDWT_TBCTRL_ACOMP0
DECL|MTBDWT_TBCTRL_ACOMP1_MASK|macro|MTBDWT_TBCTRL_ACOMP1_MASK
DECL|MTBDWT_TBCTRL_ACOMP1_SHIFT|macro|MTBDWT_TBCTRL_ACOMP1_SHIFT
DECL|MTBDWT_TBCTRL_ACOMP1|macro|MTBDWT_TBCTRL_ACOMP1
DECL|MTBDWT_TBCTRL_NUMCOMP_MASK|macro|MTBDWT_TBCTRL_NUMCOMP_MASK
DECL|MTBDWT_TBCTRL_NUMCOMP_SHIFT|macro|MTBDWT_TBCTRL_NUMCOMP_SHIFT
DECL|MTBDWT_TBCTRL_NUMCOMP|macro|MTBDWT_TBCTRL_NUMCOMP
DECL|MTBDWT_Type|typedef|} MTBDWT_Type;
DECL|MTBDWT|macro|MTBDWT
DECL|MTB_AUTHSTAT_BIT0_MASK|macro|MTB_AUTHSTAT_BIT0_MASK
DECL|MTB_AUTHSTAT_BIT0_SHIFT|macro|MTB_AUTHSTAT_BIT0_SHIFT
DECL|MTB_AUTHSTAT_BIT0|macro|MTB_AUTHSTAT_BIT0
DECL|MTB_AUTHSTAT_BIT1_MASK|macro|MTB_AUTHSTAT_BIT1_MASK
DECL|MTB_AUTHSTAT_BIT1_SHIFT|macro|MTB_AUTHSTAT_BIT1_SHIFT
DECL|MTB_AUTHSTAT_BIT1|macro|MTB_AUTHSTAT_BIT1
DECL|MTB_AUTHSTAT_BIT2_MASK|macro|MTB_AUTHSTAT_BIT2_MASK
DECL|MTB_AUTHSTAT_BIT2_SHIFT|macro|MTB_AUTHSTAT_BIT2_SHIFT
DECL|MTB_AUTHSTAT_BIT2|macro|MTB_AUTHSTAT_BIT2
DECL|MTB_AUTHSTAT_BIT3_MASK|macro|MTB_AUTHSTAT_BIT3_MASK
DECL|MTB_AUTHSTAT_BIT3_SHIFT|macro|MTB_AUTHSTAT_BIT3_SHIFT
DECL|MTB_AUTHSTAT_BIT3|macro|MTB_AUTHSTAT_BIT3
DECL|MTB_BASE_ADDRS|macro|MTB_BASE_ADDRS
DECL|MTB_BASE_BASEADDR_MASK|macro|MTB_BASE_BASEADDR_MASK
DECL|MTB_BASE_BASEADDR_SHIFT|macro|MTB_BASE_BASEADDR_SHIFT
DECL|MTB_BASE_BASEADDR|macro|MTB_BASE_BASEADDR
DECL|MTB_BASE_PTRS|macro|MTB_BASE_PTRS
DECL|MTB_BASE|macro|MTB_BASE
DECL|MTB_COMPID_COMPID_MASK|macro|MTB_COMPID_COMPID_MASK
DECL|MTB_COMPID_COMPID_SHIFT|macro|MTB_COMPID_COMPID_SHIFT
DECL|MTB_COMPID_COMPID|macro|MTB_COMPID_COMPID
DECL|MTB_COMPID_COUNT|macro|MTB_COMPID_COUNT
DECL|MTB_DEVICEARCH_DEVICEARCH_MASK|macro|MTB_DEVICEARCH_DEVICEARCH_MASK
DECL|MTB_DEVICEARCH_DEVICEARCH_SHIFT|macro|MTB_DEVICEARCH_DEVICEARCH_SHIFT
DECL|MTB_DEVICEARCH_DEVICEARCH|macro|MTB_DEVICEARCH_DEVICEARCH
DECL|MTB_DEVICECFG_DEVICECFG_MASK|macro|MTB_DEVICECFG_DEVICECFG_MASK
DECL|MTB_DEVICECFG_DEVICECFG_SHIFT|macro|MTB_DEVICECFG_DEVICECFG_SHIFT
DECL|MTB_DEVICECFG_DEVICECFG|macro|MTB_DEVICECFG_DEVICECFG
DECL|MTB_DEVICETYPID_DEVICETYPID_MASK|macro|MTB_DEVICETYPID_DEVICETYPID_MASK
DECL|MTB_DEVICETYPID_DEVICETYPID_SHIFT|macro|MTB_DEVICETYPID_DEVICETYPID_SHIFT
DECL|MTB_DEVICETYPID_DEVICETYPID|macro|MTB_DEVICETYPID_DEVICETYPID
DECL|MTB_FLOW_AUTOHALT_MASK|macro|MTB_FLOW_AUTOHALT_MASK
DECL|MTB_FLOW_AUTOHALT_SHIFT|macro|MTB_FLOW_AUTOHALT_SHIFT
DECL|MTB_FLOW_AUTOHALT|macro|MTB_FLOW_AUTOHALT
DECL|MTB_FLOW_AUTOSTOP_MASK|macro|MTB_FLOW_AUTOSTOP_MASK
DECL|MTB_FLOW_AUTOSTOP_SHIFT|macro|MTB_FLOW_AUTOSTOP_SHIFT
DECL|MTB_FLOW_AUTOSTOP|macro|MTB_FLOW_AUTOSTOP
DECL|MTB_FLOW_WATERMARK_MASK|macro|MTB_FLOW_WATERMARK_MASK
DECL|MTB_FLOW_WATERMARK_SHIFT|macro|MTB_FLOW_WATERMARK_SHIFT
DECL|MTB_FLOW_WATERMARK|macro|MTB_FLOW_WATERMARK
DECL|MTB_LOCKACCESS_LOCKACCESS_MASK|macro|MTB_LOCKACCESS_LOCKACCESS_MASK
DECL|MTB_LOCKACCESS_LOCKACCESS_SHIFT|macro|MTB_LOCKACCESS_LOCKACCESS_SHIFT
DECL|MTB_LOCKACCESS_LOCKACCESS|macro|MTB_LOCKACCESS_LOCKACCESS
DECL|MTB_LOCKSTAT_LOCKSTAT_MASK|macro|MTB_LOCKSTAT_LOCKSTAT_MASK
DECL|MTB_LOCKSTAT_LOCKSTAT_SHIFT|macro|MTB_LOCKSTAT_LOCKSTAT_SHIFT
DECL|MTB_LOCKSTAT_LOCKSTAT|macro|MTB_LOCKSTAT_LOCKSTAT
DECL|MTB_MASTER_EN_MASK|macro|MTB_MASTER_EN_MASK
DECL|MTB_MASTER_EN_SHIFT|macro|MTB_MASTER_EN_SHIFT
DECL|MTB_MASTER_EN|macro|MTB_MASTER_EN
DECL|MTB_MASTER_HALTREQ_MASK|macro|MTB_MASTER_HALTREQ_MASK
DECL|MTB_MASTER_HALTREQ_SHIFT|macro|MTB_MASTER_HALTREQ_SHIFT
DECL|MTB_MASTER_HALTREQ|macro|MTB_MASTER_HALTREQ
DECL|MTB_MASTER_MASK_MASK|macro|MTB_MASTER_MASK_MASK
DECL|MTB_MASTER_MASK_SHIFT|macro|MTB_MASTER_MASK_SHIFT
DECL|MTB_MASTER_MASK|macro|MTB_MASTER_MASK
DECL|MTB_MASTER_RAMPRIV_MASK|macro|MTB_MASTER_RAMPRIV_MASK
DECL|MTB_MASTER_RAMPRIV_SHIFT|macro|MTB_MASTER_RAMPRIV_SHIFT
DECL|MTB_MASTER_RAMPRIV|macro|MTB_MASTER_RAMPRIV
DECL|MTB_MASTER_SFRWPRIV_MASK|macro|MTB_MASTER_SFRWPRIV_MASK
DECL|MTB_MASTER_SFRWPRIV_SHIFT|macro|MTB_MASTER_SFRWPRIV_SHIFT
DECL|MTB_MASTER_SFRWPRIV|macro|MTB_MASTER_SFRWPRIV
DECL|MTB_MASTER_TSTARTEN_MASK|macro|MTB_MASTER_TSTARTEN_MASK
DECL|MTB_MASTER_TSTARTEN_SHIFT|macro|MTB_MASTER_TSTARTEN_SHIFT
DECL|MTB_MASTER_TSTARTEN|macro|MTB_MASTER_TSTARTEN
DECL|MTB_MASTER_TSTOPEN_MASK|macro|MTB_MASTER_TSTOPEN_MASK
DECL|MTB_MASTER_TSTOPEN_SHIFT|macro|MTB_MASTER_TSTOPEN_SHIFT
DECL|MTB_MASTER_TSTOPEN|macro|MTB_MASTER_TSTOPEN
DECL|MTB_MODECTRL_MODECTRL_MASK|macro|MTB_MODECTRL_MODECTRL_MASK
DECL|MTB_MODECTRL_MODECTRL_SHIFT|macro|MTB_MODECTRL_MODECTRL_SHIFT
DECL|MTB_MODECTRL_MODECTRL|macro|MTB_MODECTRL_MODECTRL
DECL|MTB_PERIPHID0_PERIPHID_MASK|macro|MTB_PERIPHID0_PERIPHID_MASK
DECL|MTB_PERIPHID0_PERIPHID_SHIFT|macro|MTB_PERIPHID0_PERIPHID_SHIFT
DECL|MTB_PERIPHID0_PERIPHID|macro|MTB_PERIPHID0_PERIPHID
DECL|MTB_PERIPHID1_PERIPHID_MASK|macro|MTB_PERIPHID1_PERIPHID_MASK
DECL|MTB_PERIPHID1_PERIPHID_SHIFT|macro|MTB_PERIPHID1_PERIPHID_SHIFT
DECL|MTB_PERIPHID1_PERIPHID|macro|MTB_PERIPHID1_PERIPHID
DECL|MTB_PERIPHID2_PERIPHID_MASK|macro|MTB_PERIPHID2_PERIPHID_MASK
DECL|MTB_PERIPHID2_PERIPHID_SHIFT|macro|MTB_PERIPHID2_PERIPHID_SHIFT
DECL|MTB_PERIPHID2_PERIPHID|macro|MTB_PERIPHID2_PERIPHID
DECL|MTB_PERIPHID3_PERIPHID_MASK|macro|MTB_PERIPHID3_PERIPHID_MASK
DECL|MTB_PERIPHID3_PERIPHID_SHIFT|macro|MTB_PERIPHID3_PERIPHID_SHIFT
DECL|MTB_PERIPHID3_PERIPHID|macro|MTB_PERIPHID3_PERIPHID
DECL|MTB_PERIPHID4_PERIPHID_MASK|macro|MTB_PERIPHID4_PERIPHID_MASK
DECL|MTB_PERIPHID4_PERIPHID_SHIFT|macro|MTB_PERIPHID4_PERIPHID_SHIFT
DECL|MTB_PERIPHID4_PERIPHID|macro|MTB_PERIPHID4_PERIPHID
DECL|MTB_PERIPHID5_PERIPHID_MASK|macro|MTB_PERIPHID5_PERIPHID_MASK
DECL|MTB_PERIPHID5_PERIPHID_SHIFT|macro|MTB_PERIPHID5_PERIPHID_SHIFT
DECL|MTB_PERIPHID5_PERIPHID|macro|MTB_PERIPHID5_PERIPHID
DECL|MTB_PERIPHID6_PERIPHID_MASK|macro|MTB_PERIPHID6_PERIPHID_MASK
DECL|MTB_PERIPHID6_PERIPHID_SHIFT|macro|MTB_PERIPHID6_PERIPHID_SHIFT
DECL|MTB_PERIPHID6_PERIPHID|macro|MTB_PERIPHID6_PERIPHID
DECL|MTB_PERIPHID7_PERIPHID_MASK|macro|MTB_PERIPHID7_PERIPHID_MASK
DECL|MTB_PERIPHID7_PERIPHID_SHIFT|macro|MTB_PERIPHID7_PERIPHID_SHIFT
DECL|MTB_PERIPHID7_PERIPHID|macro|MTB_PERIPHID7_PERIPHID
DECL|MTB_POSITION_POINTER_MASK|macro|MTB_POSITION_POINTER_MASK
DECL|MTB_POSITION_POINTER_SHIFT|macro|MTB_POSITION_POINTER_SHIFT
DECL|MTB_POSITION_POINTER|macro|MTB_POSITION_POINTER
DECL|MTB_POSITION_WRAP_MASK|macro|MTB_POSITION_WRAP_MASK
DECL|MTB_POSITION_WRAP_SHIFT|macro|MTB_POSITION_WRAP_SHIFT
DECL|MTB_POSITION_WRAP|macro|MTB_POSITION_WRAP
DECL|MTB_TAGCLEAR_TAGCLEAR_MASK|macro|MTB_TAGCLEAR_TAGCLEAR_MASK
DECL|MTB_TAGCLEAR_TAGCLEAR_SHIFT|macro|MTB_TAGCLEAR_TAGCLEAR_SHIFT
DECL|MTB_TAGCLEAR_TAGCLEAR|macro|MTB_TAGCLEAR_TAGCLEAR
DECL|MTB_TAGSET_TAGSET_MASK|macro|MTB_TAGSET_TAGSET_MASK
DECL|MTB_TAGSET_TAGSET_SHIFT|macro|MTB_TAGSET_TAGSET_SHIFT
DECL|MTB_TAGSET_TAGSET|macro|MTB_TAGSET_TAGSET
DECL|MTB_Type|typedef|} MTB_Type;
DECL|MTB|macro|MTB
DECL|MUXCR|member|__IO uint8_t MUXCR; /**< MUX Control Register, offset: 0x5 */
DECL|NBYTES_MLNO|member|__IO uint32_t NBYTES_MLNO; /**< TCD Minor Byte Count (Minor Loop Mapping Disabled), array offset: 0x1008, array step: 0x20 */
DECL|NBYTES_MLOFFNO|member|__IO uint32_t NBYTES_MLOFFNO; /**< TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 */
DECL|NBYTES_MLOFFYES|member|__IO uint32_t NBYTES_MLOFFYES; /**< TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled), array offset: 0x1008, array step: 0x20 */
DECL|NTW_ADR_0|member|__IO uint32_t NTW_ADR_0; /**< NETWORK ADDRESS 0, offset: 0x2C */
DECL|NTW_ADR_0|member|__IO uint32_t NTW_ADR_0; /**< NETWORK ADDRESS 0, offset: 0x2C */
DECL|NTW_ADR_1|member|__IO uint32_t NTW_ADR_1; /**< NETWORK ADDRESS 1, offset: 0x30 */
DECL|NTW_ADR_1|member|__IO uint32_t NTW_ADR_1; /**< NETWORK ADDRESS 1, offset: 0x30 */
DECL|NTW_ADR_2|member|__IO uint32_t NTW_ADR_2; /**< NETWORK ADDRESS 2, offset: 0x34 */
DECL|NTW_ADR_2|member|__IO uint32_t NTW_ADR_2; /**< NETWORK ADDRESS 2, offset: 0x34 */
DECL|NTW_ADR_3|member|__IO uint32_t NTW_ADR_3; /**< NETWORK ADDRESS 3, offset: 0x38 */
DECL|NTW_ADR_3|member|__IO uint32_t NTW_ADR_3; /**< NETWORK ADDRESS 3, offset: 0x38 */
DECL|NTW_ADR_BSM|member|__IO uint32_t NTW_ADR_BSM; /**< PHY NETWORK ADDRESS FOR BSM, offset: 0x2C */
DECL|NTW_ADR_CTRL|member|__IO uint32_t NTW_ADR_CTRL; /**< NETWORK ADDRESS CONTROL, offset: 0x28 */
DECL|NTW_ADR_CTRL|member|__IO uint32_t NTW_ADR_CTRL; /**< NETWORK ADDRESS CONTROL, offset: 0x28 */
DECL|NUMBER_OF_INT_VECTORS|macro|NUMBER_OF_INT_VECTORS
DECL|NV_BACKKEY0_KEY_MASK|macro|NV_BACKKEY0_KEY_MASK
DECL|NV_BACKKEY0_KEY_SHIFT|macro|NV_BACKKEY0_KEY_SHIFT
DECL|NV_BACKKEY0_KEY|macro|NV_BACKKEY0_KEY
DECL|NV_BACKKEY1_KEY_MASK|macro|NV_BACKKEY1_KEY_MASK
DECL|NV_BACKKEY1_KEY_SHIFT|macro|NV_BACKKEY1_KEY_SHIFT
DECL|NV_BACKKEY1_KEY|macro|NV_BACKKEY1_KEY
DECL|NV_BACKKEY2_KEY_MASK|macro|NV_BACKKEY2_KEY_MASK
DECL|NV_BACKKEY2_KEY_SHIFT|macro|NV_BACKKEY2_KEY_SHIFT
DECL|NV_BACKKEY2_KEY|macro|NV_BACKKEY2_KEY
DECL|NV_BACKKEY3_KEY_MASK|macro|NV_BACKKEY3_KEY_MASK
DECL|NV_BACKKEY3_KEY_SHIFT|macro|NV_BACKKEY3_KEY_SHIFT
DECL|NV_BACKKEY3_KEY|macro|NV_BACKKEY3_KEY
DECL|NV_BACKKEY4_KEY_MASK|macro|NV_BACKKEY4_KEY_MASK
DECL|NV_BACKKEY4_KEY_SHIFT|macro|NV_BACKKEY4_KEY_SHIFT
DECL|NV_BACKKEY4_KEY|macro|NV_BACKKEY4_KEY
DECL|NV_BACKKEY5_KEY_MASK|macro|NV_BACKKEY5_KEY_MASK
DECL|NV_BACKKEY5_KEY_SHIFT|macro|NV_BACKKEY5_KEY_SHIFT
DECL|NV_BACKKEY5_KEY|macro|NV_BACKKEY5_KEY
DECL|NV_BACKKEY6_KEY_MASK|macro|NV_BACKKEY6_KEY_MASK
DECL|NV_BACKKEY6_KEY_SHIFT|macro|NV_BACKKEY6_KEY_SHIFT
DECL|NV_BACKKEY6_KEY|macro|NV_BACKKEY6_KEY
DECL|NV_BACKKEY7_KEY_MASK|macro|NV_BACKKEY7_KEY_MASK
DECL|NV_BACKKEY7_KEY_SHIFT|macro|NV_BACKKEY7_KEY_SHIFT
DECL|NV_BACKKEY7_KEY|macro|NV_BACKKEY7_KEY
DECL|NV_BASE_ADDRS|macro|NV_BASE_ADDRS
DECL|NV_BASE_PTRS|macro|NV_BASE_PTRS
DECL|NV_FOPT_FAST_INIT_MASK|macro|NV_FOPT_FAST_INIT_MASK
DECL|NV_FOPT_FAST_INIT_SHIFT|macro|NV_FOPT_FAST_INIT_SHIFT
DECL|NV_FOPT_FAST_INIT|macro|NV_FOPT_FAST_INIT
DECL|NV_FOPT_LPBOOT0_MASK|macro|NV_FOPT_LPBOOT0_MASK
DECL|NV_FOPT_LPBOOT0_SHIFT|macro|NV_FOPT_LPBOOT0_SHIFT
DECL|NV_FOPT_LPBOOT0|macro|NV_FOPT_LPBOOT0
DECL|NV_FOPT_LPBOOT1_MASK|macro|NV_FOPT_LPBOOT1_MASK
DECL|NV_FOPT_LPBOOT1_SHIFT|macro|NV_FOPT_LPBOOT1_SHIFT
DECL|NV_FOPT_LPBOOT1|macro|NV_FOPT_LPBOOT1
DECL|NV_FOPT_NMI_DIS_MASK|macro|NV_FOPT_NMI_DIS_MASK
DECL|NV_FOPT_NMI_DIS_SHIFT|macro|NV_FOPT_NMI_DIS_SHIFT
DECL|NV_FOPT_NMI_DIS|macro|NV_FOPT_NMI_DIS
DECL|NV_FOPT_RESET_PIN_CFG_MASK|macro|NV_FOPT_RESET_PIN_CFG_MASK
DECL|NV_FOPT_RESET_PIN_CFG_SHIFT|macro|NV_FOPT_RESET_PIN_CFG_SHIFT
DECL|NV_FOPT_RESET_PIN_CFG|macro|NV_FOPT_RESET_PIN_CFG
DECL|NV_FPROT0_PROT_MASK|macro|NV_FPROT0_PROT_MASK
DECL|NV_FPROT0_PROT_SHIFT|macro|NV_FPROT0_PROT_SHIFT
DECL|NV_FPROT0_PROT|macro|NV_FPROT0_PROT
DECL|NV_FPROT1_PROT_MASK|macro|NV_FPROT1_PROT_MASK
DECL|NV_FPROT1_PROT_SHIFT|macro|NV_FPROT1_PROT_SHIFT
DECL|NV_FPROT1_PROT|macro|NV_FPROT1_PROT
DECL|NV_FPROT2_PROT_MASK|macro|NV_FPROT2_PROT_MASK
DECL|NV_FPROT2_PROT_SHIFT|macro|NV_FPROT2_PROT_SHIFT
DECL|NV_FPROT2_PROT|macro|NV_FPROT2_PROT
DECL|NV_FPROT3_PROT_MASK|macro|NV_FPROT3_PROT_MASK
DECL|NV_FPROT3_PROT_SHIFT|macro|NV_FPROT3_PROT_SHIFT
DECL|NV_FPROT3_PROT|macro|NV_FPROT3_PROT
DECL|NV_FSEC_FSLACC_MASK|macro|NV_FSEC_FSLACC_MASK
DECL|NV_FSEC_FSLACC_SHIFT|macro|NV_FSEC_FSLACC_SHIFT
DECL|NV_FSEC_FSLACC|macro|NV_FSEC_FSLACC
DECL|NV_FSEC_KEYEN_MASK|macro|NV_FSEC_KEYEN_MASK
DECL|NV_FSEC_KEYEN_SHIFT|macro|NV_FSEC_KEYEN_SHIFT
DECL|NV_FSEC_KEYEN|macro|NV_FSEC_KEYEN
DECL|NV_FSEC_MEEN_MASK|macro|NV_FSEC_MEEN_MASK
DECL|NV_FSEC_MEEN_SHIFT|macro|NV_FSEC_MEEN_SHIFT
DECL|NV_FSEC_MEEN|macro|NV_FSEC_MEEN
DECL|NV_FSEC_SEC_MASK|macro|NV_FSEC_SEC_MASK
DECL|NV_FSEC_SEC_SHIFT|macro|NV_FSEC_SEC_SHIFT
DECL|NV_FSEC_SEC|macro|NV_FSEC_SEC
DECL|NV_Type|typedef|} NV_Type;
DECL|NXP_FLD2VAL|macro|NXP_FLD2VAL
DECL|NXP_VAL2FLD|macro|NXP_VAL2FLD
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
DECL|NotAvail_IRQn|enumerator|NotAvail_IRQn = -128, /**< Not available device specific interrupt */
DECL|OC|member|__IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */
DECL|OFIFO|member|__I uint32_t OFIFO; /**< Output Data FIFO, offset: 0x7F0 */
DECL|OFS|member|__IO uint32_t OFS; /**< ADC Offset Correction Register, offset: 0x28 */
DECL|OVERWRITE_VER|member|__IO uint32_t OVERWRITE_VER; /**< OVERWRITE VERSION, offset: 0x10 */
DECL|OVRD0|member|__IO uint32_t OVRD0; /**< TSM OVERRIDE REGISTER 0, offset: 0x8 */
DECL|OVRD1|member|__IO uint32_t OVRD1; /**< TSM OVERRIDE REGISTER 1, offset: 0xC */
DECL|OVRD2|member|__IO uint32_t OVRD2; /**< TSM OVERRIDE REGISTER 2, offset: 0x10 */
DECL|OVRD3|member|__IO uint32_t OVRD3; /**< TSM OVERRIDE REGISTER 3, offset: 0x14 */
DECL|PACKET_BUFFER|member|__IO uint16_t PACKET_BUFFER[64]; /**< PACKET BUFFER, array offset: 0x100, array step: 0x2 */
DECL|PACKET_CFG|member|__IO uint32_t PACKET_CFG; /**< PACKET CONFIGURATION, offset: 0x60 */
DECL|PACKET_RAM_0|member|__IO uint16_t PACKET_RAM_0[544]; /**< Shared Packet RAM for multiple Link Layer usage., array offset: 0x0, array step: 0x2 */
DECL|PACKET_RAM_1|member|__IO uint16_t PACKET_RAM_1[544]; /**< Shared Packet RAM for multiple Link Layer usage., array offset: 0x440, array step: 0x2 */
DECL|PACKET_RAM_CTRL|member|__IO uint32_t PACKET_RAM_CTRL; /**< PACKET RAM CONTROL, offset: 0x20 */
DECL|PART_ID|member|__I uint32_t PART_ID; /**< PART ID, offset: 0x44 */
DECL|PART_ID|member|__I uint32_t PART_ID; /**< PART ID, offset: 0x44 */
DECL|PART_ID|member|__I uint32_t PART_ID; /**< PART ID, offset: 0xA0 */
DECL|PA_POWER|member|__IO uint32_t PA_POWER; /**< PA POWER, offset: 0x18 */
DECL|PA_PWR|member|__IO uint32_t PA_PWR; /**< PA POWER, offset: 0x24 */
DECL|PA_RAMP_TBL0|member|__IO uint32_t PA_RAMP_TBL0; /**< PA RAMP TABLE 0, offset: 0x1C */
DECL|PA_RAMP_TBL1|member|__IO uint32_t PA_RAMP_TBL1; /**< PA RAMP TABLE 1, offset: 0x20 */
DECL|PB_PARTITION|member|__IO uint32_t PB_PARTITION; /**< PACKET BUFFER PARTITION POINT, offset: 0x8C */
DECL|PCOR|member|__O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
DECL|PCOR|member|__O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
DECL|PCR|member|__IO uint32_t PCR[32]; /**< Pin Control Register n, array offset: 0x0, array step: 0x4 */
DECL|PDDR|member|__IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
DECL|PDDR|member|__IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
DECL|PDIR|member|__I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
DECL|PDIR|member|__I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
DECL|PDOR|member|__IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
DECL|PDOR|member|__IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
DECL|PE1|member|__IO uint8_t PE1; /**< LLWU Pin Enable 1 register, offset: 0x0 */
DECL|PE2|member|__IO uint8_t PE2; /**< LLWU Pin Enable 2 register, offset: 0x1 */
DECL|PE3|member|__IO uint8_t PE3; /**< LLWU Pin Enable 3 register, offset: 0x2 */
DECL|PE4|member|__IO uint8_t PE4; /**< LLWU Pin Enable 4 register, offset: 0x3 */
DECL|PERIPHID0|member|__I uint32_t PERIPHID0; /**< Peripheral ID Register, offset: 0xFE0 */
DECL|PERIPHID0|member|__I uint32_t PERIPHID0; /**< Peripheral ID Register, offset: 0xFE0 */
DECL|PERIPHID0|member|__I uint32_t PERIPHID0; /**< Peripheral ID Register, offset: 0xFE0 */
DECL|PERIPHID1|member|__I uint32_t PERIPHID1; /**< Peripheral ID Register, offset: 0xFE4 */
DECL|PERIPHID1|member|__I uint32_t PERIPHID1; /**< Peripheral ID Register, offset: 0xFE4 */
DECL|PERIPHID1|member|__I uint32_t PERIPHID1; /**< Peripheral ID Register, offset: 0xFE4 */
DECL|PERIPHID2|member|__I uint32_t PERIPHID2; /**< Peripheral ID Register, offset: 0xFE8 */
DECL|PERIPHID2|member|__I uint32_t PERIPHID2; /**< Peripheral ID Register, offset: 0xFE8 */
DECL|PERIPHID2|member|__I uint32_t PERIPHID2; /**< Peripheral ID Register, offset: 0xFE8 */
DECL|PERIPHID3|member|__I uint32_t PERIPHID3; /**< Peripheral ID Register, offset: 0xFEC */
DECL|PERIPHID3|member|__I uint32_t PERIPHID3; /**< Peripheral ID Register, offset: 0xFEC */
DECL|PERIPHID3|member|__I uint32_t PERIPHID3; /**< Peripheral ID Register, offset: 0xFEC */
DECL|PERIPHID4|member|__I uint32_t PERIPHID4; /**< Peripheral ID Register, offset: 0xFD0 */
DECL|PERIPHID4|member|__I uint32_t PERIPHID4; /**< Peripheral ID Register, offset: 0xFD0 */
DECL|PERIPHID4|member|__I uint32_t PERIPHID4; /**< Peripheral ID Register, offset: 0xFD0 */
DECL|PERIPHID5|member|__I uint32_t PERIPHID5; /**< Peripheral ID Register, offset: 0xFD4 */
DECL|PERIPHID5|member|__I uint32_t PERIPHID5; /**< Peripheral ID Register, offset: 0xFD4 */
DECL|PERIPHID5|member|__I uint32_t PERIPHID5; /**< Peripheral ID Register, offset: 0xFD4 */
DECL|PERIPHID6|member|__I uint32_t PERIPHID6; /**< Peripheral ID Register, offset: 0xFD8 */
DECL|PERIPHID6|member|__I uint32_t PERIPHID6; /**< Peripheral ID Register, offset: 0xFD8 */
DECL|PERIPHID6|member|__I uint32_t PERIPHID6; /**< Peripheral ID Register, offset: 0xFD8 */
DECL|PERIPHID7|member|__I uint32_t PERIPHID7; /**< Peripheral ID Register, offset: 0xFDC */
DECL|PERIPHID7|member|__I uint32_t PERIPHID7; /**< Peripheral ID Register, offset: 0xFDC */
DECL|PERIPHID7|member|__I uint32_t PERIPHID7; /**< Peripheral ID Register, offset: 0xFDC */
DECL|PG|member|__IO uint32_t PG; /**< ADC Plus-Side Gain Register, offset: 0x2C */
DECL|PHY_CTRL|member|__IO uint32_t PHY_CTRL; /**< PHY CONTROL, offset: 0x4 */
DECL|PHY_PRE_REF0|member|__IO uint32_t PHY_PRE_REF0; /**< PREAMBLE REFERENCE WAVEFORM 0, offset: 0x0 */
DECL|PIT_BASE_ADDRS|macro|PIT_BASE_ADDRS
DECL|PIT_BASE_PTRS|macro|PIT_BASE_PTRS
DECL|PIT_BASE|macro|PIT_BASE
DECL|PIT_CVAL_COUNT|macro|PIT_CVAL_COUNT
DECL|PIT_CVAL_TVL_MASK|macro|PIT_CVAL_TVL_MASK
DECL|PIT_CVAL_TVL_SHIFT|macro|PIT_CVAL_TVL_SHIFT
DECL|PIT_CVAL_TVL|macro|PIT_CVAL_TVL
DECL|PIT_IRQS|macro|PIT_IRQS
DECL|PIT_IRQn|enumerator|PIT_IRQn = 22, /**< PIT interrupt */
DECL|PIT_LDVAL_COUNT|macro|PIT_LDVAL_COUNT
DECL|PIT_LDVAL_TSV_MASK|macro|PIT_LDVAL_TSV_MASK
DECL|PIT_LDVAL_TSV_SHIFT|macro|PIT_LDVAL_TSV_SHIFT
DECL|PIT_LDVAL_TSV|macro|PIT_LDVAL_TSV
DECL|PIT_LTMR64H_LTH_MASK|macro|PIT_LTMR64H_LTH_MASK
DECL|PIT_LTMR64H_LTH_SHIFT|macro|PIT_LTMR64H_LTH_SHIFT
DECL|PIT_LTMR64H_LTH|macro|PIT_LTMR64H_LTH
DECL|PIT_LTMR64L_LTL_MASK|macro|PIT_LTMR64L_LTL_MASK
DECL|PIT_LTMR64L_LTL_SHIFT|macro|PIT_LTMR64L_LTL_SHIFT
DECL|PIT_LTMR64L_LTL|macro|PIT_LTMR64L_LTL
DECL|PIT_MCR_FRZ_MASK|macro|PIT_MCR_FRZ_MASK
DECL|PIT_MCR_FRZ_SHIFT|macro|PIT_MCR_FRZ_SHIFT
DECL|PIT_MCR_FRZ|macro|PIT_MCR_FRZ
DECL|PIT_MCR_MDIS_MASK|macro|PIT_MCR_MDIS_MASK
DECL|PIT_MCR_MDIS_SHIFT|macro|PIT_MCR_MDIS_SHIFT
DECL|PIT_MCR_MDIS|macro|PIT_MCR_MDIS
DECL|PIT_TCTRL_CHN_MASK|macro|PIT_TCTRL_CHN_MASK
DECL|PIT_TCTRL_CHN_SHIFT|macro|PIT_TCTRL_CHN_SHIFT
DECL|PIT_TCTRL_CHN|macro|PIT_TCTRL_CHN
DECL|PIT_TCTRL_COUNT|macro|PIT_TCTRL_COUNT
DECL|PIT_TCTRL_TEN_MASK|macro|PIT_TCTRL_TEN_MASK
DECL|PIT_TCTRL_TEN_SHIFT|macro|PIT_TCTRL_TEN_SHIFT
DECL|PIT_TCTRL_TEN|macro|PIT_TCTRL_TEN
DECL|PIT_TCTRL_TIE_MASK|macro|PIT_TCTRL_TIE_MASK
DECL|PIT_TCTRL_TIE_SHIFT|macro|PIT_TCTRL_TIE_SHIFT
DECL|PIT_TCTRL_TIE|macro|PIT_TCTRL_TIE
DECL|PIT_TFLG_COUNT|macro|PIT_TFLG_COUNT
DECL|PIT_TFLG_TIF_MASK|macro|PIT_TFLG_TIF_MASK
DECL|PIT_TFLG_TIF_SHIFT|macro|PIT_TFLG_TIF_SHIFT
DECL|PIT_TFLG_TIF|macro|PIT_TFLG_TIF
DECL|PIT_Type|typedef|} PIT_Type;
DECL|PIT|macro|PIT
DECL|PKRCNT10|member|__I uint32_t PKRCNT10; /**< Statistical Check Poker Count 1 and 0 Register, offset: 0x80 */
DECL|PKRCNT32|member|__I uint32_t PKRCNT32; /**< Statistical Check Poker Count 3 and 2 Register, offset: 0x84 */
DECL|PKRCNT54|member|__I uint32_t PKRCNT54; /**< Statistical Check Poker Count 5 and 4 Register, offset: 0x88 */
DECL|PKRCNT76|member|__I uint32_t PKRCNT76; /**< Statistical Check Poker Count 7 and 6 Register, offset: 0x8C */
DECL|PKRCNT98|member|__I uint32_t PKRCNT98; /**< Statistical Check Poker Count 9 and 8 Register, offset: 0x90 */
DECL|PKRCNTBA|member|__I uint32_t PKRCNTBA; /**< Statistical Check Poker Count B and A Register, offset: 0x94 */
DECL|PKRCNTDC|member|__I uint32_t PKRCNTDC; /**< Statistical Check Poker Count D and C Register, offset: 0x98 */
DECL|PKRCNTFE|member|__I uint32_t PKRCNTFE; /**< Statistical Check Poker Count F and E Register, offset: 0x9C */
DECL|PKRMAX|member|__IO uint32_t PKRMAX; /**< Poker Maximum Limit Register, offset: 0xC */
DECL|PKRRNG|member|__IO uint32_t PKRRNG; /**< Poker Range Register, offset: 0x8 */
DECL|PKRSQ|member|__I uint32_t PKRSQ; /**< Poker Square Calculation Result Register, offset: 0xC */
DECL|PKT_BUFFER_RX|member|__IO uint16_t PKT_BUFFER_RX[64]; /**< Packet Buffer RX, array offset: 0x180, array step: 0x2 */
DECL|PKT_BUFFER_TX|member|__IO uint16_t PKT_BUFFER_TX[64]; /**< Packet Buffer TX, array offset: 0x100, array step: 0x2 */
DECL|PLACR|member|__IO uint32_t PLACR; /**< Platform Control Register, offset: 0xC */
DECL|PLAMC|member|__I uint16_t PLAMC; /**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA */
DECL|PLASC|member|__I uint16_t PLASC; /**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 */
DECL|PMCTRL|member|__IO uint8_t PMCTRL; /**< Power Mode Control register, offset: 0x1 */
DECL|PMC_BASE_ADDRS|macro|PMC_BASE_ADDRS
DECL|PMC_BASE_PTRS|macro|PMC_BASE_PTRS
DECL|PMC_BASE|macro|PMC_BASE
DECL|PMC_IRQS|macro|PMC_IRQS
DECL|PMC_LVDSC1_LVDACK_MASK|macro|PMC_LVDSC1_LVDACK_MASK
DECL|PMC_LVDSC1_LVDACK_SHIFT|macro|PMC_LVDSC1_LVDACK_SHIFT
DECL|PMC_LVDSC1_LVDACK|macro|PMC_LVDSC1_LVDACK
DECL|PMC_LVDSC1_LVDF_MASK|macro|PMC_LVDSC1_LVDF_MASK
DECL|PMC_LVDSC1_LVDF_SHIFT|macro|PMC_LVDSC1_LVDF_SHIFT
DECL|PMC_LVDSC1_LVDF|macro|PMC_LVDSC1_LVDF
DECL|PMC_LVDSC1_LVDIE_MASK|macro|PMC_LVDSC1_LVDIE_MASK
DECL|PMC_LVDSC1_LVDIE_SHIFT|macro|PMC_LVDSC1_LVDIE_SHIFT
DECL|PMC_LVDSC1_LVDIE|macro|PMC_LVDSC1_LVDIE
DECL|PMC_LVDSC1_LVDRE_MASK|macro|PMC_LVDSC1_LVDRE_MASK
DECL|PMC_LVDSC1_LVDRE_SHIFT|macro|PMC_LVDSC1_LVDRE_SHIFT
DECL|PMC_LVDSC1_LVDRE|macro|PMC_LVDSC1_LVDRE
DECL|PMC_LVDSC1_LVDV_MASK|macro|PMC_LVDSC1_LVDV_MASK
DECL|PMC_LVDSC1_LVDV_SHIFT|macro|PMC_LVDSC1_LVDV_SHIFT
DECL|PMC_LVDSC1_LVDV|macro|PMC_LVDSC1_LVDV
DECL|PMC_LVDSC2_LVWACK_MASK|macro|PMC_LVDSC2_LVWACK_MASK
DECL|PMC_LVDSC2_LVWACK_SHIFT|macro|PMC_LVDSC2_LVWACK_SHIFT
DECL|PMC_LVDSC2_LVWACK|macro|PMC_LVDSC2_LVWACK
DECL|PMC_LVDSC2_LVWF_MASK|macro|PMC_LVDSC2_LVWF_MASK
DECL|PMC_LVDSC2_LVWF_SHIFT|macro|PMC_LVDSC2_LVWF_SHIFT
DECL|PMC_LVDSC2_LVWF|macro|PMC_LVDSC2_LVWF
DECL|PMC_LVDSC2_LVWIE_MASK|macro|PMC_LVDSC2_LVWIE_MASK
DECL|PMC_LVDSC2_LVWIE_SHIFT|macro|PMC_LVDSC2_LVWIE_SHIFT
DECL|PMC_LVDSC2_LVWIE|macro|PMC_LVDSC2_LVWIE
DECL|PMC_LVDSC2_LVWV_MASK|macro|PMC_LVDSC2_LVWV_MASK
DECL|PMC_LVDSC2_LVWV_SHIFT|macro|PMC_LVDSC2_LVWV_SHIFT
DECL|PMC_LVDSC2_LVWV|macro|PMC_LVDSC2_LVWV
DECL|PMC_REGSC_ACKISO_MASK|macro|PMC_REGSC_ACKISO_MASK
DECL|PMC_REGSC_ACKISO_SHIFT|macro|PMC_REGSC_ACKISO_SHIFT
DECL|PMC_REGSC_ACKISO|macro|PMC_REGSC_ACKISO
DECL|PMC_REGSC_BGBE_MASK|macro|PMC_REGSC_BGBE_MASK
DECL|PMC_REGSC_BGBE_SHIFT|macro|PMC_REGSC_BGBE_SHIFT
DECL|PMC_REGSC_BGBE|macro|PMC_REGSC_BGBE
DECL|PMC_REGSC_REGONS_MASK|macro|PMC_REGSC_REGONS_MASK
DECL|PMC_REGSC_REGONS_SHIFT|macro|PMC_REGSC_REGONS_SHIFT
DECL|PMC_REGSC_REGONS|macro|PMC_REGSC_REGONS
DECL|PMC_REGSC_VLPO_MASK|macro|PMC_REGSC_VLPO_MASK
DECL|PMC_REGSC_VLPO_SHIFT|macro|PMC_REGSC_VLPO_SHIFT
DECL|PMC_REGSC_VLPO|macro|PMC_REGSC_VLPO
DECL|PMC_Type|typedef|} PMC_Type;
DECL|PMC|macro|PMC
DECL|PMPROT|member|__IO uint8_t PMPROT; /**< Power Mode Protection register, offset: 0x0 */
DECL|PMSTAT|member|__I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */
DECL|PN_CODE|member|__IO uint32_t PN_CODE; /**< 802.15.4 DEMOD PN CODE, offset: 0x8 */
DECL|PN_TYPE|member|__IO uint32_t PN_TYPE; /**< 802.15.4 DEMOD PN TYPE, offset: 0x4 */
DECL|POL|member|__IO uint32_t POL; /**< Channel Polarity, offset: 0x70 */
DECL|POPR|member|__I uint32_t POPR; /**< POP RX FIFO Register, offset: 0x38 */
DECL|PORTA_BASE|macro|PORTA_BASE
DECL|PORTA_IRQn|enumerator|PORTA_IRQn = 30, /**< PORTA Pin detect */
DECL|PORTA|macro|PORTA
DECL|PORTB_BASE|macro|PORTB_BASE
DECL|PORTB_PORTC_IRQn|enumerator|PORTB_PORTC_IRQn = 31 /**< PORTB and PORTC Pin detect */
DECL|PORTB|macro|PORTB
DECL|PORTC_BASE|macro|PORTC_BASE
DECL|PORTC|macro|PORTC
DECL|PORT_BASE_ADDRS|macro|PORT_BASE_ADDRS
DECL|PORT_BASE_PTRS|macro|PORT_BASE_PTRS
DECL|PORT_GPCHR_GPWD_MASK|macro|PORT_GPCHR_GPWD_MASK
DECL|PORT_GPCHR_GPWD_SHIFT|macro|PORT_GPCHR_GPWD_SHIFT
DECL|PORT_GPCHR_GPWD|macro|PORT_GPCHR_GPWD
DECL|PORT_GPCHR_GPWE_MASK|macro|PORT_GPCHR_GPWE_MASK
DECL|PORT_GPCHR_GPWE_SHIFT|macro|PORT_GPCHR_GPWE_SHIFT
DECL|PORT_GPCHR_GPWE|macro|PORT_GPCHR_GPWE
DECL|PORT_GPCLR_GPWD_MASK|macro|PORT_GPCLR_GPWD_MASK
DECL|PORT_GPCLR_GPWD_SHIFT|macro|PORT_GPCLR_GPWD_SHIFT
DECL|PORT_GPCLR_GPWD|macro|PORT_GPCLR_GPWD
DECL|PORT_GPCLR_GPWE_MASK|macro|PORT_GPCLR_GPWE_MASK
DECL|PORT_GPCLR_GPWE_SHIFT|macro|PORT_GPCLR_GPWE_SHIFT
DECL|PORT_GPCLR_GPWE|macro|PORT_GPCLR_GPWE
DECL|PORT_IRQS|macro|PORT_IRQS
DECL|PORT_ISFR_ISF_MASK|macro|PORT_ISFR_ISF_MASK
DECL|PORT_ISFR_ISF_SHIFT|macro|PORT_ISFR_ISF_SHIFT
DECL|PORT_ISFR_ISF|macro|PORT_ISFR_ISF
DECL|PORT_PCR_COUNT|macro|PORT_PCR_COUNT
DECL|PORT_PCR_DSE_MASK|macro|PORT_PCR_DSE_MASK
DECL|PORT_PCR_DSE_SHIFT|macro|PORT_PCR_DSE_SHIFT
DECL|PORT_PCR_DSE|macro|PORT_PCR_DSE
DECL|PORT_PCR_IRQC_MASK|macro|PORT_PCR_IRQC_MASK
DECL|PORT_PCR_IRQC_SHIFT|macro|PORT_PCR_IRQC_SHIFT
DECL|PORT_PCR_IRQC|macro|PORT_PCR_IRQC
DECL|PORT_PCR_ISF_MASK|macro|PORT_PCR_ISF_MASK
DECL|PORT_PCR_ISF_SHIFT|macro|PORT_PCR_ISF_SHIFT
DECL|PORT_PCR_ISF|macro|PORT_PCR_ISF
DECL|PORT_PCR_MUX_MASK|macro|PORT_PCR_MUX_MASK
DECL|PORT_PCR_MUX_SHIFT|macro|PORT_PCR_MUX_SHIFT
DECL|PORT_PCR_MUX|macro|PORT_PCR_MUX
DECL|PORT_PCR_PE_MASK|macro|PORT_PCR_PE_MASK
DECL|PORT_PCR_PE_SHIFT|macro|PORT_PCR_PE_SHIFT
DECL|PORT_PCR_PE|macro|PORT_PCR_PE
DECL|PORT_PCR_PFE_MASK|macro|PORT_PCR_PFE_MASK
DECL|PORT_PCR_PFE_SHIFT|macro|PORT_PCR_PFE_SHIFT
DECL|PORT_PCR_PFE|macro|PORT_PCR_PFE
DECL|PORT_PCR_PS_MASK|macro|PORT_PCR_PS_MASK
DECL|PORT_PCR_PS_SHIFT|macro|PORT_PCR_PS_SHIFT
DECL|PORT_PCR_PS|macro|PORT_PCR_PS
DECL|PORT_PCR_SRE_MASK|macro|PORT_PCR_SRE_MASK
DECL|PORT_PCR_SRE_SHIFT|macro|PORT_PCR_SRE_SHIFT
DECL|PORT_PCR_SRE|macro|PORT_PCR_SRE
DECL|PORT_Type|typedef|} PORT_Type;
DECL|POSITION|member|__IO uint32_t POSITION; /**< MTB Position Register, offset: 0x0 */
DECL|PPS|member|__IO uint8_t PPS; /**< CMT Primary Prescaler Register, offset: 0xA */
DECL|PRE_REF1|member|__IO uint32_t PRE_REF1; /**< PREAMBLE REFERENCE WAVEFORM 1, offset: 0x4 */
DECL|PRE_REF2|member|__IO uint32_t PRE_REF2; /**< PREAMBLE REFERENCE WAVEFORM 2, offset: 0x8 */
DECL|PSOR|member|__O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
DECL|PSOR|member|__O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
DECL|PSR|member|__IO uint32_t PSR; /**< Low Power Timer Prescale Register, offset: 0x4 */
DECL|PTOR|member|__O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
DECL|PTOR|member|__O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
DECL|PUSHR_SLAVE|member|__IO uint32_t PUSHR_SLAVE; /**< PUSH TX FIFO Register In Slave Mode, offset: 0x34 */
DECL|PUSHR|member|__IO uint32_t PUSHR; /**< PUSH TX FIFO Register In Master Mode, offset: 0x34 */
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /**< Cortex-M0 Pend SV Interrupt */
DECL|QDCTRL|member|__IO uint32_t QDCTRL; /**< Quadrature Decoder Control and Status, offset: 0x80 */
DECL|RA|member|__IO uint8_t RA; /**< I2C Range Address register, offset: 0x7 */
DECL|RCM_BASE_ADDRS|macro|RCM_BASE_ADDRS
DECL|RCM_BASE_PTRS|macro|RCM_BASE_PTRS
DECL|RCM_BASE|macro|RCM_BASE
DECL|RCM_RPFC_RSTFLTSRW_MASK|macro|RCM_RPFC_RSTFLTSRW_MASK
DECL|RCM_RPFC_RSTFLTSRW_SHIFT|macro|RCM_RPFC_RSTFLTSRW_SHIFT
DECL|RCM_RPFC_RSTFLTSRW|macro|RCM_RPFC_RSTFLTSRW
DECL|RCM_RPFC_RSTFLTSS_MASK|macro|RCM_RPFC_RSTFLTSS_MASK
DECL|RCM_RPFC_RSTFLTSS_SHIFT|macro|RCM_RPFC_RSTFLTSS_SHIFT
DECL|RCM_RPFC_RSTFLTSS|macro|RCM_RPFC_RSTFLTSS
DECL|RCM_RPFW_RSTFLTSEL_MASK|macro|RCM_RPFW_RSTFLTSEL_MASK
DECL|RCM_RPFW_RSTFLTSEL_SHIFT|macro|RCM_RPFW_RSTFLTSEL_SHIFT
DECL|RCM_RPFW_RSTFLTSEL|macro|RCM_RPFW_RSTFLTSEL
DECL|RCM_SRS0_LOC_MASK|macro|RCM_SRS0_LOC_MASK
DECL|RCM_SRS0_LOC_SHIFT|macro|RCM_SRS0_LOC_SHIFT
DECL|RCM_SRS0_LOC|macro|RCM_SRS0_LOC
DECL|RCM_SRS0_LVD_MASK|macro|RCM_SRS0_LVD_MASK
DECL|RCM_SRS0_LVD_SHIFT|macro|RCM_SRS0_LVD_SHIFT
DECL|RCM_SRS0_LVD|macro|RCM_SRS0_LVD
DECL|RCM_SRS0_PIN_MASK|macro|RCM_SRS0_PIN_MASK
DECL|RCM_SRS0_PIN_SHIFT|macro|RCM_SRS0_PIN_SHIFT
DECL|RCM_SRS0_PIN|macro|RCM_SRS0_PIN
DECL|RCM_SRS0_POR_MASK|macro|RCM_SRS0_POR_MASK
DECL|RCM_SRS0_POR_SHIFT|macro|RCM_SRS0_POR_SHIFT
DECL|RCM_SRS0_POR|macro|RCM_SRS0_POR
DECL|RCM_SRS0_WAKEUP_MASK|macro|RCM_SRS0_WAKEUP_MASK
DECL|RCM_SRS0_WAKEUP_SHIFT|macro|RCM_SRS0_WAKEUP_SHIFT
DECL|RCM_SRS0_WAKEUP|macro|RCM_SRS0_WAKEUP
DECL|RCM_SRS0_WDOG_MASK|macro|RCM_SRS0_WDOG_MASK
DECL|RCM_SRS0_WDOG_SHIFT|macro|RCM_SRS0_WDOG_SHIFT
DECL|RCM_SRS0_WDOG|macro|RCM_SRS0_WDOG
DECL|RCM_SRS1_LOCKUP_MASK|macro|RCM_SRS1_LOCKUP_MASK
DECL|RCM_SRS1_LOCKUP_SHIFT|macro|RCM_SRS1_LOCKUP_SHIFT
DECL|RCM_SRS1_LOCKUP|macro|RCM_SRS1_LOCKUP
DECL|RCM_SRS1_MDM_AP_MASK|macro|RCM_SRS1_MDM_AP_MASK
DECL|RCM_SRS1_MDM_AP_SHIFT|macro|RCM_SRS1_MDM_AP_SHIFT
DECL|RCM_SRS1_MDM_AP|macro|RCM_SRS1_MDM_AP
DECL|RCM_SRS1_SACKERR_MASK|macro|RCM_SRS1_SACKERR_MASK
DECL|RCM_SRS1_SACKERR_SHIFT|macro|RCM_SRS1_SACKERR_SHIFT
DECL|RCM_SRS1_SACKERR|macro|RCM_SRS1_SACKERR
DECL|RCM_SRS1_SW_MASK|macro|RCM_SRS1_SW_MASK
DECL|RCM_SRS1_SW_SHIFT|macro|RCM_SRS1_SW_SHIFT
DECL|RCM_SRS1_SW|macro|RCM_SRS1_SW
DECL|RCM_Type|typedef|} RCM_Type;
DECL|RCM|macro|RCM
DECL|RECYCLE_COUNT|member|__IO uint32_t RECYCLE_COUNT; /**< TSM RECYCLE COUNT, offset: 0x24 */
DECL|REG0|member|__IO uint32_t REG0; /**< DCDC REGISTER 0, offset: 0x0 */
DECL|REG1|member|__IO uint32_t REG1; /**< DCDC REGISTER 1, offset: 0x4 */
DECL|REG2|member|__IO uint32_t REG2; /**< DCDC REGISTER 2, offset: 0x8 */
DECL|REG3|member|__IO uint32_t REG3; /**< DCDC REGISTER 3, offset: 0xC */
DECL|REG4|member|__IO uint32_t REG4; /**< DCDC REGISTER 4, offset: 0x10 */
DECL|REG6|member|__IO uint32_t REG6; /**< DCDC REGISTER 6, offset: 0x18 */
DECL|REG7|member|__IO uint32_t REG7; /**< DCDC REGISTER 7, offset: 0x1C */
DECL|REGSC|member|__IO uint8_t REGSC; /**< Regulator Status And Control register, offset: 0x2 */
DECL|REG|member|__IO uint32_t REG[8]; /**< Register file register, array offset: 0x0, array step: 0x4 */
DECL|RESERVED_0|member|uint8_t RESERVED_0[16];
DECL|RESERVED_0|member|uint8_t RESERVED_0[184];
DECL|RESERVED_0|member|uint8_t RESERVED_0[1];
DECL|RESERVED_0|member|uint8_t RESERVED_0[20];
DECL|RESERVED_0|member|uint8_t RESERVED_0[220];
DECL|RESERVED_0|member|uint8_t RESERVED_0[236];
DECL|RESERVED_0|member|uint8_t RESERVED_0[24];
DECL|RESERVED_0|member|uint8_t RESERVED_0[24];
DECL|RESERVED_0|member|uint8_t RESERVED_0[28];
DECL|RESERVED_0|member|uint8_t RESERVED_0[28];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2];
DECL|RESERVED_0|member|uint8_t RESERVED_0[36];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3824];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4028];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4096];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_10|member|uint8_t RESERVED_10[708];
DECL|RESERVED_11|member|uint8_t RESERVED_11[28];
DECL|RESERVED_12|member|uint8_t RESERVED_12[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[156];
DECL|RESERVED_1|member|uint8_t RESERVED_1[16];
DECL|RESERVED_1|member|uint8_t RESERVED_1[1];
DECL|RESERVED_1|member|uint8_t RESERVED_1[24];
DECL|RESERVED_1|member|uint8_t RESERVED_1[24];
DECL|RESERVED_1|member|uint8_t RESERVED_1[2];
DECL|RESERVED_1|member|uint8_t RESERVED_1[448];
DECL|RESERVED_1|member|uint8_t RESERVED_1[48];
DECL|RESERVED_1|member|uint8_t RESERVED_1[48];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[3524];
DECL|RESERVED_2|member|uint8_t RESERVED_2[44];
DECL|RESERVED_2|member|uint8_t RESERVED_2[48];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[8];
DECL|RESERVED_2|member|uint8_t RESERVED_2[8];
DECL|RESERVED_2|member|uint8_t RESERVED_2[92];
DECL|RESERVED_3|member|uint8_t RESERVED_3[20];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[8];
DECL|RESERVED_3|member|uint8_t RESERVED_3[8];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[8];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[4];
DECL|RESERVED_5|member|uint8_t RESERVED_5[4];
DECL|RESERVED_5|member|uint8_t RESERVED_5[4];
DECL|RESERVED_6|member|uint8_t RESERVED_6[184];
DECL|RESERVED_6|member|uint8_t RESERVED_6[4];
DECL|RESERVED_6|member|uint8_t RESERVED_6[8];
DECL|RESERVED_7|member|uint8_t RESERVED_7[156];
DECL|RESERVED_7|member|uint8_t RESERVED_7[164];
DECL|RESERVED_7|member|uint8_t RESERVED_7[3836];
DECL|RESERVED_8|member|uint8_t RESERVED_8[200];
DECL|RESERVED_9|member|uint8_t RESERVED_9[736];
DECL|RFSYS_BASE_ADDRS|macro|RFSYS_BASE_ADDRS
DECL|RFSYS_BASE_PTRS|macro|RFSYS_BASE_PTRS
DECL|RFSYS_BASE|macro|RFSYS_BASE
DECL|RFSYS_REG_COUNT|macro|RFSYS_REG_COUNT
DECL|RFSYS_REG_HH_MASK|macro|RFSYS_REG_HH_MASK
DECL|RFSYS_REG_HH_SHIFT|macro|RFSYS_REG_HH_SHIFT
DECL|RFSYS_REG_HH|macro|RFSYS_REG_HH
DECL|RFSYS_REG_HL_MASK|macro|RFSYS_REG_HL_MASK
DECL|RFSYS_REG_HL_SHIFT|macro|RFSYS_REG_HL_SHIFT
DECL|RFSYS_REG_HL|macro|RFSYS_REG_HL
DECL|RFSYS_REG_LH_MASK|macro|RFSYS_REG_LH_MASK
DECL|RFSYS_REG_LH_SHIFT|macro|RFSYS_REG_LH_SHIFT
DECL|RFSYS_REG_LH|macro|RFSYS_REG_LH
DECL|RFSYS_REG_LL_MASK|macro|RFSYS_REG_LL_MASK
DECL|RFSYS_REG_LL_SHIFT|macro|RFSYS_REG_LL_SHIFT
DECL|RFSYS_REG_LL|macro|RFSYS_REG_LL
DECL|RFSYS_Type|typedef|} RFSYS_Type;
DECL|RFSYS|macro|RFSYS
DECL|RF_DFT_BIST_1|member|__IO uint32_t RF_DFT_BIST_1; /**< TX DFT Control 1, offset: 0x1C */
DECL|RF_DFT_BIST_2|member|__IO uint32_t RF_DFT_BIST_2; /**< TX DFT Control 2, offset: 0x20 */
DECL|RF_NOT_ALLOWED_CTRL|member|__IO uint32_t RF_NOT_ALLOWED_CTRL; /**< WIFI COEXISTENCE CONTROL, offset: 0x2C */
DECL|RF_OSC_CTRL|member|__IO uint32_t RF_OSC_CTRL; /**< Radio Oscillator Control, offset: 0x124 */
DECL|ROM_BASE_ADDRS|macro|ROM_BASE_ADDRS
DECL|ROM_BASE_PTRS|macro|ROM_BASE_PTRS
DECL|ROM_BASE|macro|ROM_BASE
DECL|ROM_COMPID_COMPID_MASK|macro|ROM_COMPID_COMPID_MASK
DECL|ROM_COMPID_COMPID_SHIFT|macro|ROM_COMPID_COMPID_SHIFT
DECL|ROM_COMPID_COMPID|macro|ROM_COMPID_COMPID
DECL|ROM_COMPID_COUNT|macro|ROM_COMPID_COUNT
DECL|ROM_ENTRY_COUNT|macro|ROM_ENTRY_COUNT
DECL|ROM_ENTRY_ENTRY_MASK|macro|ROM_ENTRY_ENTRY_MASK
DECL|ROM_ENTRY_ENTRY_SHIFT|macro|ROM_ENTRY_ENTRY_SHIFT
DECL|ROM_ENTRY_ENTRY|macro|ROM_ENTRY_ENTRY
DECL|ROM_PERIPHID0_PERIPHID_MASK|macro|ROM_PERIPHID0_PERIPHID_MASK
DECL|ROM_PERIPHID0_PERIPHID_SHIFT|macro|ROM_PERIPHID0_PERIPHID_SHIFT
DECL|ROM_PERIPHID0_PERIPHID|macro|ROM_PERIPHID0_PERIPHID
DECL|ROM_PERIPHID1_PERIPHID_MASK|macro|ROM_PERIPHID1_PERIPHID_MASK
DECL|ROM_PERIPHID1_PERIPHID_SHIFT|macro|ROM_PERIPHID1_PERIPHID_SHIFT
DECL|ROM_PERIPHID1_PERIPHID|macro|ROM_PERIPHID1_PERIPHID
DECL|ROM_PERIPHID2_PERIPHID_MASK|macro|ROM_PERIPHID2_PERIPHID_MASK
DECL|ROM_PERIPHID2_PERIPHID_SHIFT|macro|ROM_PERIPHID2_PERIPHID_SHIFT
DECL|ROM_PERIPHID2_PERIPHID|macro|ROM_PERIPHID2_PERIPHID
DECL|ROM_PERIPHID3_PERIPHID_MASK|macro|ROM_PERIPHID3_PERIPHID_MASK
DECL|ROM_PERIPHID3_PERIPHID_SHIFT|macro|ROM_PERIPHID3_PERIPHID_SHIFT
DECL|ROM_PERIPHID3_PERIPHID|macro|ROM_PERIPHID3_PERIPHID
DECL|ROM_PERIPHID4_PERIPHID_MASK|macro|ROM_PERIPHID4_PERIPHID_MASK
DECL|ROM_PERIPHID4_PERIPHID_SHIFT|macro|ROM_PERIPHID4_PERIPHID_SHIFT
DECL|ROM_PERIPHID4_PERIPHID|macro|ROM_PERIPHID4_PERIPHID
DECL|ROM_PERIPHID5_PERIPHID_MASK|macro|ROM_PERIPHID5_PERIPHID_MASK
DECL|ROM_PERIPHID5_PERIPHID_SHIFT|macro|ROM_PERIPHID5_PERIPHID_SHIFT
DECL|ROM_PERIPHID5_PERIPHID|macro|ROM_PERIPHID5_PERIPHID
DECL|ROM_PERIPHID6_PERIPHID_MASK|macro|ROM_PERIPHID6_PERIPHID_MASK
DECL|ROM_PERIPHID6_PERIPHID_SHIFT|macro|ROM_PERIPHID6_PERIPHID_SHIFT
DECL|ROM_PERIPHID6_PERIPHID|macro|ROM_PERIPHID6_PERIPHID
DECL|ROM_PERIPHID7_PERIPHID_MASK|macro|ROM_PERIPHID7_PERIPHID_MASK
DECL|ROM_PERIPHID7_PERIPHID_SHIFT|macro|ROM_PERIPHID7_PERIPHID_SHIFT
DECL|ROM_PERIPHID7_PERIPHID|macro|ROM_PERIPHID7_PERIPHID
DECL|ROM_SYSACCESS_SYSACCESS_MASK|macro|ROM_SYSACCESS_SYSACCESS_MASK
DECL|ROM_SYSACCESS_SYSACCESS_SHIFT|macro|ROM_SYSACCESS_SYSACCESS_SHIFT
DECL|ROM_SYSACCESS_SYSACCESS|macro|ROM_SYSACCESS_SYSACCESS
DECL|ROM_TABLEMARK_MARK_MASK|macro|ROM_TABLEMARK_MARK_MASK
DECL|ROM_TABLEMARK_MARK_SHIFT|macro|ROM_TABLEMARK_MARK_SHIFT
DECL|ROM_TABLEMARK_MARK|macro|ROM_TABLEMARK_MARK
DECL|ROM_Type|typedef|} ROM_Type;
DECL|ROM|macro|ROM
DECL|RPFC|member|__IO uint8_t RPFC; /**< Reset Pin Filter Control register, offset: 0x4 */
DECL|RPFW|member|__IO uint8_t RPFW; /**< Reset Pin Filter Width register, offset: 0x5 */
DECL|RSER|member|__IO uint32_t RSER; /**< DMA/Interrupt Request Select and Enable Register, offset: 0x30 */
DECL|RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_MASK|macro|RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_MASK
DECL|RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_SHIFT|macro|RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_SHIFT
DECL|RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY|macro|RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY
DECL|RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_MASK|macro|RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_MASK
DECL|RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_SHIFT|macro|RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_SHIFT
DECL|RSIM_ACTIVE_DELAY_BLE_FINE_DELAY|macro|RSIM_ACTIVE_DELAY_BLE_FINE_DELAY
DECL|RSIM_ANA_TEST_BB_LDO_LS_BYP_MASK|macro|RSIM_ANA_TEST_BB_LDO_LS_BYP_MASK
DECL|RSIM_ANA_TEST_BB_LDO_LS_BYP_SHIFT|macro|RSIM_ANA_TEST_BB_LDO_LS_BYP_SHIFT
DECL|RSIM_ANA_TEST_BB_LDO_LS_BYP|macro|RSIM_ANA_TEST_BB_LDO_LS_BYP
DECL|RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_MASK|macro|RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_MASK
DECL|RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_SHIFT|macro|RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_SHIFT
DECL|RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL|macro|RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL
DECL|RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_MASK|macro|RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_MASK
DECL|RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_SHIFT|macro|RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_SHIFT
DECL|RSIM_ANA_TEST_BB_LDO_XO_BYP_ON|macro|RSIM_ANA_TEST_BB_LDO_XO_BYP_ON
DECL|RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_MASK|macro|RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_MASK
DECL|RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_SHIFT|macro|RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_SHIFT
DECL|RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL|macro|RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL
DECL|RSIM_ANA_TEST_BB_XTAL_TEST_MASK|macro|RSIM_ANA_TEST_BB_XTAL_TEST_MASK
DECL|RSIM_ANA_TEST_BB_XTAL_TEST_SHIFT|macro|RSIM_ANA_TEST_BB_XTAL_TEST_SHIFT
DECL|RSIM_ANA_TEST_BB_XTAL_TEST|macro|RSIM_ANA_TEST_BB_XTAL_TEST
DECL|RSIM_ANA_TEST_BG_DIAGBUF_MASK|macro|RSIM_ANA_TEST_BG_DIAGBUF_MASK
DECL|RSIM_ANA_TEST_BG_DIAGBUF_SHIFT|macro|RSIM_ANA_TEST_BG_DIAGBUF_SHIFT
DECL|RSIM_ANA_TEST_BG_DIAGBUF|macro|RSIM_ANA_TEST_BG_DIAGBUF
DECL|RSIM_ANA_TEST_BG_DIAGSEL_MASK|macro|RSIM_ANA_TEST_BG_DIAGSEL_MASK
DECL|RSIM_ANA_TEST_BG_DIAGSEL_SHIFT|macro|RSIM_ANA_TEST_BG_DIAGSEL_SHIFT
DECL|RSIM_ANA_TEST_BG_DIAGSEL|macro|RSIM_ANA_TEST_BG_DIAGSEL
DECL|RSIM_ANA_TEST_BG_STARTUPFORCE_MASK|macro|RSIM_ANA_TEST_BG_STARTUPFORCE_MASK
DECL|RSIM_ANA_TEST_BG_STARTUPFORCE_SHIFT|macro|RSIM_ANA_TEST_BG_STARTUPFORCE_SHIFT
DECL|RSIM_ANA_TEST_BG_STARTUPFORCE|macro|RSIM_ANA_TEST_BG_STARTUPFORCE
DECL|RSIM_ANA_TEST_DIAG2SOCADC_DEC_MASK|macro|RSIM_ANA_TEST_DIAG2SOCADC_DEC_MASK
DECL|RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_MASK|macro|RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_MASK
DECL|RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_SHIFT|macro|RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_SHIFT
DECL|RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON|macro|RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON
DECL|RSIM_ANA_TEST_DIAG2SOCADC_DEC_SHIFT|macro|RSIM_ANA_TEST_DIAG2SOCADC_DEC_SHIFT
DECL|RSIM_ANA_TEST_DIAG2SOCADC_DEC|macro|RSIM_ANA_TEST_DIAG2SOCADC_DEC
DECL|RSIM_ANA_TEST_DIAGCODE_MASK|macro|RSIM_ANA_TEST_DIAGCODE_MASK
DECL|RSIM_ANA_TEST_DIAGCODE_SHIFT|macro|RSIM_ANA_TEST_DIAGCODE_SHIFT
DECL|RSIM_ANA_TEST_DIAGCODE|macro|RSIM_ANA_TEST_DIAGCODE
DECL|RSIM_ANA_TEST_DIAG_1234_ON_MASK|macro|RSIM_ANA_TEST_DIAG_1234_ON_MASK
DECL|RSIM_ANA_TEST_DIAG_1234_ON_SHIFT|macro|RSIM_ANA_TEST_DIAG_1234_ON_SHIFT
DECL|RSIM_ANA_TEST_DIAG_1234_ON|macro|RSIM_ANA_TEST_DIAG_1234_ON
DECL|RSIM_ANA_TRIM_BB_LDO_LS_SPARE_MASK|macro|RSIM_ANA_TRIM_BB_LDO_LS_SPARE_MASK
DECL|RSIM_ANA_TRIM_BB_LDO_LS_SPARE_SHIFT|macro|RSIM_ANA_TRIM_BB_LDO_LS_SPARE_SHIFT
DECL|RSIM_ANA_TRIM_BB_LDO_LS_SPARE|macro|RSIM_ANA_TRIM_BB_LDO_LS_SPARE
DECL|RSIM_ANA_TRIM_BB_LDO_LS_TRIM_MASK|macro|RSIM_ANA_TRIM_BB_LDO_LS_TRIM_MASK
DECL|RSIM_ANA_TRIM_BB_LDO_LS_TRIM_SHIFT|macro|RSIM_ANA_TRIM_BB_LDO_LS_TRIM_SHIFT
DECL|RSIM_ANA_TRIM_BB_LDO_LS_TRIM|macro|RSIM_ANA_TRIM_BB_LDO_LS_TRIM
DECL|RSIM_ANA_TRIM_BB_LDO_XO_SPARE_MASK|macro|RSIM_ANA_TRIM_BB_LDO_XO_SPARE_MASK
DECL|RSIM_ANA_TRIM_BB_LDO_XO_SPARE_SHIFT|macro|RSIM_ANA_TRIM_BB_LDO_XO_SPARE_SHIFT
DECL|RSIM_ANA_TRIM_BB_LDO_XO_SPARE|macro|RSIM_ANA_TRIM_BB_LDO_XO_SPARE
DECL|RSIM_ANA_TRIM_BB_LDO_XO_TRIM_MASK|macro|RSIM_ANA_TRIM_BB_LDO_XO_TRIM_MASK
DECL|RSIM_ANA_TRIM_BB_LDO_XO_TRIM_SHIFT|macro|RSIM_ANA_TRIM_BB_LDO_XO_TRIM_SHIFT
DECL|RSIM_ANA_TRIM_BB_LDO_XO_TRIM|macro|RSIM_ANA_TRIM_BB_LDO_XO_TRIM
DECL|RSIM_ANA_TRIM_BB_XTAL_SPARE_MASK|macro|RSIM_ANA_TRIM_BB_XTAL_SPARE_MASK
DECL|RSIM_ANA_TRIM_BB_XTAL_SPARE_SHIFT|macro|RSIM_ANA_TRIM_BB_XTAL_SPARE_SHIFT
DECL|RSIM_ANA_TRIM_BB_XTAL_SPARE|macro|RSIM_ANA_TRIM_BB_XTAL_SPARE
DECL|RSIM_ANA_TRIM_BB_XTAL_TRIM_MASK|macro|RSIM_ANA_TRIM_BB_XTAL_TRIM_MASK
DECL|RSIM_ANA_TRIM_BB_XTAL_TRIM_SHIFT|macro|RSIM_ANA_TRIM_BB_XTAL_TRIM_SHIFT
DECL|RSIM_ANA_TRIM_BB_XTAL_TRIM|macro|RSIM_ANA_TRIM_BB_XTAL_TRIM
DECL|RSIM_ANA_TRIM_BG_1V_TRIM_MASK|macro|RSIM_ANA_TRIM_BG_1V_TRIM_MASK
DECL|RSIM_ANA_TRIM_BG_1V_TRIM_SHIFT|macro|RSIM_ANA_TRIM_BG_1V_TRIM_SHIFT
DECL|RSIM_ANA_TRIM_BG_1V_TRIM|macro|RSIM_ANA_TRIM_BG_1V_TRIM
DECL|RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_MASK|macro|RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_MASK
DECL|RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_SHIFT|macro|RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_SHIFT
DECL|RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM|macro|RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM
DECL|RSIM_ANT_SLEEP_ANT_SLEEP_TIME_MASK|macro|RSIM_ANT_SLEEP_ANT_SLEEP_TIME_MASK
DECL|RSIM_ANT_SLEEP_ANT_SLEEP_TIME_SHIFT|macro|RSIM_ANT_SLEEP_ANT_SLEEP_TIME_SHIFT
DECL|RSIM_ANT_SLEEP_ANT_SLEEP_TIME|macro|RSIM_ANT_SLEEP_ANT_SLEEP_TIME
DECL|RSIM_ANT_WAKE_ANT_WAKE_TIME_MASK|macro|RSIM_ANT_WAKE_ANT_WAKE_TIME_MASK
DECL|RSIM_ANT_WAKE_ANT_WAKE_TIME_SHIFT|macro|RSIM_ANT_WAKE_ANT_WAKE_TIME_SHIFT
DECL|RSIM_ANT_WAKE_ANT_WAKE_TIME|macro|RSIM_ANT_WAKE_ANT_WAKE_TIME
DECL|RSIM_BASE_ADDRS|macro|RSIM_BASE_ADDRS
DECL|RSIM_BASE_PTRS|macro|RSIM_BASE_PTRS
DECL|RSIM_BASE|macro|RSIM_BASE
DECL|RSIM_CONTROL_ALLOW_DFT_RESETS_MASK|macro|RSIM_CONTROL_ALLOW_DFT_RESETS_MASK
DECL|RSIM_CONTROL_ALLOW_DFT_RESETS_SHIFT|macro|RSIM_CONTROL_ALLOW_DFT_RESETS_SHIFT
DECL|RSIM_CONTROL_ALLOW_DFT_RESETS|macro|RSIM_CONTROL_ALLOW_DFT_RESETS
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_EN_MASK|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_EN_MASK
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_EN_SHIFT|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_EN_SHIFT
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_EN|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_EN
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_MASK|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_MASK
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_SHIFT|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_SHIFT
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_MASK|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_MASK
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_SHIFT|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_SHIFT
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_INT|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_INT
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_MASK|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_MASK
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_SHIFT|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_SHIFT
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_STAT|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_STAT
DECL|RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_MASK|macro|RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_MASK
DECL|RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_SHIFT|macro|RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_SHIFT
DECL|RSIM_CONTROL_BLOCK_RADIO_OUTPUTS|macro|RSIM_CONTROL_BLOCK_RADIO_OUTPUTS
DECL|RSIM_CONTROL_BLOCK_SOC_RESETS_MASK|macro|RSIM_CONTROL_BLOCK_SOC_RESETS_MASK
DECL|RSIM_CONTROL_BLOCK_SOC_RESETS_SHIFT|macro|RSIM_CONTROL_BLOCK_SOC_RESETS_SHIFT
DECL|RSIM_CONTROL_BLOCK_SOC_RESETS|macro|RSIM_CONTROL_BLOCK_SOC_RESETS
DECL|RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_MASK|macro|RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_MASK
DECL|RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_SHIFT|macro|RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_SHIFT
DECL|RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1|macro|RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1
DECL|RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_MASK|macro|RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_MASK
DECL|RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_SHIFT|macro|RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_SHIFT
DECL|RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2|macro|RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2
DECL|RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_MASK|macro|RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_MASK
DECL|RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_SHIFT|macro|RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_SHIFT
DECL|RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN|macro|RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN
DECL|RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_MASK|macro|RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_MASK
DECL|RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_SHIFT|macro|RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_SHIFT
DECL|RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD|macro|RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD
DECL|RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_MASK|macro|RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_MASK
DECL|RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_SHIFT|macro|RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_SHIFT
DECL|RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN|macro|RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN
DECL|RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_MASK|macro|RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_MASK
DECL|RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_SHIFT|macro|RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_SHIFT
DECL|RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD|macro|RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD
DECL|RSIM_CONTROL_RADIO_RESET_BIT_MASK|macro|RSIM_CONTROL_RADIO_RESET_BIT_MASK
DECL|RSIM_CONTROL_RADIO_RESET_BIT_SHIFT|macro|RSIM_CONTROL_RADIO_RESET_BIT_SHIFT
DECL|RSIM_CONTROL_RADIO_RESET_BIT|macro|RSIM_CONTROL_RADIO_RESET_BIT
DECL|RSIM_CONTROL_RF_OSC_EN_MASK|macro|RSIM_CONTROL_RF_OSC_EN_MASK
DECL|RSIM_CONTROL_RF_OSC_EN_SHIFT|macro|RSIM_CONTROL_RF_OSC_EN_SHIFT
DECL|RSIM_CONTROL_RF_OSC_EN|macro|RSIM_CONTROL_RF_OSC_EN
DECL|RSIM_CONTROL_RF_OSC_READY_MASK|macro|RSIM_CONTROL_RF_OSC_READY_MASK
DECL|RSIM_CONTROL_RF_OSC_READY_OVRD_EN_MASK|macro|RSIM_CONTROL_RF_OSC_READY_OVRD_EN_MASK
DECL|RSIM_CONTROL_RF_OSC_READY_OVRD_EN_SHIFT|macro|RSIM_CONTROL_RF_OSC_READY_OVRD_EN_SHIFT
DECL|RSIM_CONTROL_RF_OSC_READY_OVRD_EN|macro|RSIM_CONTROL_RF_OSC_READY_OVRD_EN
DECL|RSIM_CONTROL_RF_OSC_READY_OVRD_MASK|macro|RSIM_CONTROL_RF_OSC_READY_OVRD_MASK
DECL|RSIM_CONTROL_RF_OSC_READY_OVRD_SHIFT|macro|RSIM_CONTROL_RF_OSC_READY_OVRD_SHIFT
DECL|RSIM_CONTROL_RF_OSC_READY_OVRD|macro|RSIM_CONTROL_RF_OSC_READY_OVRD
DECL|RSIM_CONTROL_RF_OSC_READY_SHIFT|macro|RSIM_CONTROL_RF_OSC_READY_SHIFT
DECL|RSIM_CONTROL_RF_OSC_READY|macro|RSIM_CONTROL_RF_OSC_READY
DECL|RSIM_CONTROL_RSIM_DSM_EXIT_MASK|macro|RSIM_CONTROL_RSIM_DSM_EXIT_MASK
DECL|RSIM_CONTROL_RSIM_DSM_EXIT_SHIFT|macro|RSIM_CONTROL_RSIM_DSM_EXIT_SHIFT
DECL|RSIM_CONTROL_RSIM_DSM_EXIT|macro|RSIM_CONTROL_RSIM_DSM_EXIT
DECL|RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_MASK|macro|RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_MASK
DECL|RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_SHIFT|macro|RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_SHIFT
DECL|RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN|macro|RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN
DECL|RSIM_CONTROL_RSIM_STOP_ACK_OVRD_MASK|macro|RSIM_CONTROL_RSIM_STOP_ACK_OVRD_MASK
DECL|RSIM_CONTROL_RSIM_STOP_ACK_OVRD_SHIFT|macro|RSIM_CONTROL_RSIM_STOP_ACK_OVRD_SHIFT
DECL|RSIM_CONTROL_RSIM_STOP_ACK_OVRD|macro|RSIM_CONTROL_RSIM_STOP_ACK_OVRD
DECL|RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_MASK|macro|RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_MASK
DECL|RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_SHIFT|macro|RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_SHIFT
DECL|RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS|macro|RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS
DECL|RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_MASK|macro|RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_MASK
DECL|RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_SHIFT|macro|RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_SHIFT
DECL|RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST|macro|RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST
DECL|RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_MASK|macro|RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_MASK
DECL|RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_SHIFT|macro|RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_SHIFT
DECL|RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN|macro|RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN
DECL|RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_MASK|macro|RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_MASK
DECL|RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_SHIFT|macro|RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_SHIFT
DECL|RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN|macro|RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN
DECL|RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_MASK|macro|RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_MASK
DECL|RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_SHIFT|macro|RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_SHIFT
DECL|RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT|macro|RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT
DECL|RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_MASK|macro|RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_MASK
DECL|RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_SHIFT|macro|RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_SHIFT
DECL|RSIM_DSM_CONTROL_ANT_SYSCLK_REQ|macro|RSIM_DSM_CONTROL_ANT_SYSCLK_REQ
DECL|RSIM_DSM_CONTROL_DSM_ANT_FINISHED_MASK|macro|RSIM_DSM_CONTROL_DSM_ANT_FINISHED_MASK
DECL|RSIM_DSM_CONTROL_DSM_ANT_FINISHED_SHIFT|macro|RSIM_DSM_CONTROL_DSM_ANT_FINISHED_SHIFT
DECL|RSIM_DSM_CONTROL_DSM_ANT_FINISHED|macro|RSIM_DSM_CONTROL_DSM_ANT_FINISHED
DECL|RSIM_DSM_CONTROL_DSM_ANT_READY_MASK|macro|RSIM_DSM_CONTROL_DSM_ANT_READY_MASK
DECL|RSIM_DSM_CONTROL_DSM_ANT_READY_SHIFT|macro|RSIM_DSM_CONTROL_DSM_ANT_READY_SHIFT
DECL|RSIM_DSM_CONTROL_DSM_ANT_READY|macro|RSIM_DSM_CONTROL_DSM_ANT_READY
DECL|RSIM_DSM_CONTROL_DSM_GEN_FINISHED_MASK|macro|RSIM_DSM_CONTROL_DSM_GEN_FINISHED_MASK
DECL|RSIM_DSM_CONTROL_DSM_GEN_FINISHED_SHIFT|macro|RSIM_DSM_CONTROL_DSM_GEN_FINISHED_SHIFT
DECL|RSIM_DSM_CONTROL_DSM_GEN_FINISHED|macro|RSIM_DSM_CONTROL_DSM_GEN_FINISHED
DECL|RSIM_DSM_CONTROL_DSM_GEN_READY_MASK|macro|RSIM_DSM_CONTROL_DSM_GEN_READY_MASK
DECL|RSIM_DSM_CONTROL_DSM_GEN_READY_SHIFT|macro|RSIM_DSM_CONTROL_DSM_GEN_READY_SHIFT
DECL|RSIM_DSM_CONTROL_DSM_GEN_READY|macro|RSIM_DSM_CONTROL_DSM_GEN_READY
DECL|RSIM_DSM_CONTROL_DSM_TIMER_CLR_MASK|macro|RSIM_DSM_CONTROL_DSM_TIMER_CLR_MASK
DECL|RSIM_DSM_CONTROL_DSM_TIMER_CLR_SHIFT|macro|RSIM_DSM_CONTROL_DSM_TIMER_CLR_SHIFT
DECL|RSIM_DSM_CONTROL_DSM_TIMER_CLR|macro|RSIM_DSM_CONTROL_DSM_TIMER_CLR
DECL|RSIM_DSM_CONTROL_DSM_TIMER_EN_MASK|macro|RSIM_DSM_CONTROL_DSM_TIMER_EN_MASK
DECL|RSIM_DSM_CONTROL_DSM_TIMER_EN_SHIFT|macro|RSIM_DSM_CONTROL_DSM_TIMER_EN_SHIFT
DECL|RSIM_DSM_CONTROL_DSM_TIMER_EN|macro|RSIM_DSM_CONTROL_DSM_TIMER_EN
DECL|RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_MASK|macro|RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_MASK
DECL|RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_SHIFT|macro|RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_SHIFT
DECL|RSIM_DSM_CONTROL_DSM_ZIG_FINISHED|macro|RSIM_DSM_CONTROL_DSM_ZIG_FINISHED
DECL|RSIM_DSM_CONTROL_DSM_ZIG_READY_MASK|macro|RSIM_DSM_CONTROL_DSM_ZIG_READY_MASK
DECL|RSIM_DSM_CONTROL_DSM_ZIG_READY_SHIFT|macro|RSIM_DSM_CONTROL_DSM_ZIG_READY_SHIFT
DECL|RSIM_DSM_CONTROL_DSM_ZIG_READY|macro|RSIM_DSM_CONTROL_DSM_ZIG_READY
DECL|RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_MASK|macro|RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_MASK
DECL|RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_SHIFT|macro|RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_SHIFT
DECL|RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS|macro|RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS
DECL|RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_MASK|macro|RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_MASK
DECL|RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_SHIFT|macro|RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_SHIFT
DECL|RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST|macro|RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST
DECL|RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_MASK|macro|RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_MASK
DECL|RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_SHIFT|macro|RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_SHIFT
DECL|RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN|macro|RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN
DECL|RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_MASK|macro|RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_MASK
DECL|RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_SHIFT|macro|RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_SHIFT
DECL|RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN|macro|RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN
DECL|RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_MASK|macro|RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_MASK
DECL|RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_SHIFT|macro|RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_SHIFT
DECL|RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT|macro|RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT
DECL|RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_MASK|macro|RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_MASK
DECL|RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_SHIFT|macro|RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_SHIFT
DECL|RSIM_DSM_CONTROL_GEN_SYSCLK_REQ|macro|RSIM_DSM_CONTROL_GEN_SYSCLK_REQ
DECL|RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_MASK|macro|RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_MASK
DECL|RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_SHIFT|macro|RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_SHIFT
DECL|RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS|macro|RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS
DECL|RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_MASK|macro|RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_MASK
DECL|RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_SHIFT|macro|RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_SHIFT
DECL|RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST|macro|RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST
DECL|RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_MASK|macro|RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_MASK
DECL|RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_SHIFT|macro|RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_SHIFT
DECL|RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN|macro|RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN
DECL|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_MASK|macro|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_MASK
DECL|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_SHIFT|macro|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_SHIFT
DECL|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN|macro|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN
DECL|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_MASK|macro|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_MASK
DECL|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_SHIFT|macro|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_SHIFT
DECL|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT|macro|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT
DECL|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_MASK|macro|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_MASK
DECL|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_SHIFT|macro|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_SHIFT
DECL|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ|macro|RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ
DECL|RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_MASK|macro|RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_MASK
DECL|RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_SHIFT|macro|RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_SHIFT
DECL|RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME|macro|RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME
DECL|RSIM_DSM_TIMER_DSM_TIMER_MASK|macro|RSIM_DSM_TIMER_DSM_TIMER_MASK
DECL|RSIM_DSM_TIMER_DSM_TIMER_SHIFT|macro|RSIM_DSM_TIMER_DSM_TIMER_SHIFT
DECL|RSIM_DSM_TIMER_DSM_TIMER|macro|RSIM_DSM_TIMER_DSM_TIMER
DECL|RSIM_GEN_SLEEP_GEN_SLEEP_TIME_MASK|macro|RSIM_GEN_SLEEP_GEN_SLEEP_TIME_MASK
DECL|RSIM_GEN_SLEEP_GEN_SLEEP_TIME_SHIFT|macro|RSIM_GEN_SLEEP_GEN_SLEEP_TIME_SHIFT
DECL|RSIM_GEN_SLEEP_GEN_SLEEP_TIME|macro|RSIM_GEN_SLEEP_GEN_SLEEP_TIME
DECL|RSIM_GEN_WAKE_GEN_WAKE_TIME_MASK|macro|RSIM_GEN_WAKE_GEN_WAKE_TIME_MASK
DECL|RSIM_GEN_WAKE_GEN_WAKE_TIME_SHIFT|macro|RSIM_GEN_WAKE_GEN_WAKE_TIME_SHIFT
DECL|RSIM_GEN_WAKE_GEN_WAKE_TIME|macro|RSIM_GEN_WAKE_GEN_WAKE_TIME
DECL|RSIM_MAC_LSB_MAC_ADDR_LSB_MASK|macro|RSIM_MAC_LSB_MAC_ADDR_LSB_MASK
DECL|RSIM_MAC_LSB_MAC_ADDR_LSB_SHIFT|macro|RSIM_MAC_LSB_MAC_ADDR_LSB_SHIFT
DECL|RSIM_MAC_LSB_MAC_ADDR_LSB|macro|RSIM_MAC_LSB_MAC_ADDR_LSB
DECL|RSIM_MAC_MSB_MAC_ADDR_MSB_MASK|macro|RSIM_MAC_MSB_MAC_ADDR_MSB_MASK
DECL|RSIM_MAC_MSB_MAC_ADDR_MSB_SHIFT|macro|RSIM_MAC_MSB_MAC_ADDR_MSB_SHIFT
DECL|RSIM_MAC_MSB_MAC_ADDR_MSB|macro|RSIM_MAC_MSB_MAC_ADDR_MSB
DECL|RSIM_MISC_ANALOG_TEST_EN_MASK|macro|RSIM_MISC_ANALOG_TEST_EN_MASK
DECL|RSIM_MISC_ANALOG_TEST_EN_SHIFT|macro|RSIM_MISC_ANALOG_TEST_EN_SHIFT
DECL|RSIM_MISC_ANALOG_TEST_EN|macro|RSIM_MISC_ANALOG_TEST_EN
DECL|RSIM_MISC_RADIO_VERSION_MASK|macro|RSIM_MISC_RADIO_VERSION_MASK
DECL|RSIM_MISC_RADIO_VERSION_SHIFT|macro|RSIM_MISC_RADIO_VERSION_SHIFT
DECL|RSIM_MISC_RADIO_VERSION|macro|RSIM_MISC_RADIO_VERSION
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_MASK|macro|RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_MASK
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_SHIFT|macro|RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_SHIFT
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL|macro|RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_MASK|macro|RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_MASK
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_SHIFT|macro|RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_SHIFT
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON|macro|RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_MASK|macro|RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_MASK
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_SHIFT|macro|RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_SHIFT
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS|macro|RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_MASK|macro|RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_MASK
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_SHIFT|macro|RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_SHIFT
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN|macro|RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_MASK|macro|RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_MASK
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_SHIFT|macro|RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_SHIFT
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL|macro|RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_MASK|macro|RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_MASK
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_SHIFT|macro|RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_SHIFT
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON|macro|RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_GM_MASK|macro|RSIM_RF_OSC_CTRL_BB_XTAL_GM_MASK
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_GM_SHIFT|macro|RSIM_RF_OSC_CTRL_BB_XTAL_GM_SHIFT
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_GM|macro|RSIM_RF_OSC_CTRL_BB_XTAL_GM
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_MASK|macro|RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_MASK
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_MASK|macro|RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_MASK
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_SHIFT|macro|RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_SHIFT
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON|macro|RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_SHIFT|macro|RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_SHIFT
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD|macro|RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_MASK|macro|RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_MASK
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_SHIFT|macro|RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_SHIFT
DECL|RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL|macro|RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL
DECL|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_MASK|macro|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_MASK
DECL|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_SHIFT|macro|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_SHIFT
DECL|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN|macro|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN
DECL|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_MASK|macro|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_MASK
DECL|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_SHIFT|macro|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_SHIFT
DECL|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD|macro|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD
DECL|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_MASK|macro|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_MASK
DECL|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_SHIFT|macro|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_SHIFT
DECL|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL|macro|RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL
DECL|RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_MASK|macro|RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_MASK
DECL|RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_SHIFT|macro|RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_SHIFT
DECL|RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN|macro|RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN
DECL|RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_MASK|macro|RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_MASK
DECL|RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_SHIFT|macro|RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_SHIFT
DECL|RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD|macro|RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD
DECL|RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_MASK|macro|RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_MASK
DECL|RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_SHIFT|macro|RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_SHIFT
DECL|RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN|macro|RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN
DECL|RSIM_Type|typedef|} RSIM_Type;
DECL|RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_MASK|macro|RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_MASK
DECL|RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_SHIFT|macro|RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_SHIFT
DECL|RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME|macro|RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME
DECL|RSIM_ZIG_WAKE_ZIG_WAKE_TIME_MASK|macro|RSIM_ZIG_WAKE_ZIG_WAKE_TIME_MASK
DECL|RSIM_ZIG_WAKE_ZIG_WAKE_TIME_SHIFT|macro|RSIM_ZIG_WAKE_ZIG_WAKE_TIME_SHIFT
DECL|RSIM_ZIG_WAKE_ZIG_WAKE_TIME|macro|RSIM_ZIG_WAKE_ZIG_WAKE_TIME
DECL|RSIM|macro|RSIM
DECL|RSSI_CTRL_0|member|__IO uint32_t RSSI_CTRL_0; /**< RSSI Control 0, offset: 0x18 */
DECL|RSSI_CTRL_1|member|__I uint32_t RSSI_CTRL_1; /**< RSSI Control 1, offset: 0x1C */
DECL|RSSI_DFT|member|__I uint32_t RSSI_DFT; /**< RSSI DFT, offset: 0x20 */
DECL|RTC_BASE_ADDRS|macro|RTC_BASE_ADDRS
DECL|RTC_BASE_PTRS|macro|RTC_BASE_PTRS
DECL|RTC_BASE|macro|RTC_BASE
DECL|RTC_CR_CLKO_MASK|macro|RTC_CR_CLKO_MASK
DECL|RTC_CR_CLKO_SHIFT|macro|RTC_CR_CLKO_SHIFT
DECL|RTC_CR_CLKO|macro|RTC_CR_CLKO
DECL|RTC_CR_OSCE_MASK|macro|RTC_CR_OSCE_MASK
DECL|RTC_CR_OSCE_SHIFT|macro|RTC_CR_OSCE_SHIFT
DECL|RTC_CR_OSCE|macro|RTC_CR_OSCE
DECL|RTC_CR_SC16P_MASK|macro|RTC_CR_SC16P_MASK
DECL|RTC_CR_SC16P_SHIFT|macro|RTC_CR_SC16P_SHIFT
DECL|RTC_CR_SC16P|macro|RTC_CR_SC16P
DECL|RTC_CR_SC2P_MASK|macro|RTC_CR_SC2P_MASK
DECL|RTC_CR_SC2P_SHIFT|macro|RTC_CR_SC2P_SHIFT
DECL|RTC_CR_SC2P|macro|RTC_CR_SC2P
DECL|RTC_CR_SC4P_MASK|macro|RTC_CR_SC4P_MASK
DECL|RTC_CR_SC4P_SHIFT|macro|RTC_CR_SC4P_SHIFT
DECL|RTC_CR_SC4P|macro|RTC_CR_SC4P
DECL|RTC_CR_SC8P_MASK|macro|RTC_CR_SC8P_MASK
DECL|RTC_CR_SC8P_SHIFT|macro|RTC_CR_SC8P_SHIFT
DECL|RTC_CR_SC8P|macro|RTC_CR_SC8P
DECL|RTC_CR_SUP_MASK|macro|RTC_CR_SUP_MASK
DECL|RTC_CR_SUP_SHIFT|macro|RTC_CR_SUP_SHIFT
DECL|RTC_CR_SUP|macro|RTC_CR_SUP
DECL|RTC_CR_SWR_MASK|macro|RTC_CR_SWR_MASK
DECL|RTC_CR_SWR_SHIFT|macro|RTC_CR_SWR_SHIFT
DECL|RTC_CR_SWR|macro|RTC_CR_SWR
DECL|RTC_CR_UM_MASK|macro|RTC_CR_UM_MASK
DECL|RTC_CR_UM_SHIFT|macro|RTC_CR_UM_SHIFT
DECL|RTC_CR_UM|macro|RTC_CR_UM
DECL|RTC_CR_WPE_MASK|macro|RTC_CR_WPE_MASK
DECL|RTC_CR_WPE_SHIFT|macro|RTC_CR_WPE_SHIFT
DECL|RTC_CR_WPE|macro|RTC_CR_WPE
DECL|RTC_CR_WPS_MASK|macro|RTC_CR_WPS_MASK
DECL|RTC_CR_WPS_SHIFT|macro|RTC_CR_WPS_SHIFT
DECL|RTC_CR_WPS|macro|RTC_CR_WPS
DECL|RTC_IER_TAIE_MASK|macro|RTC_IER_TAIE_MASK
DECL|RTC_IER_TAIE_SHIFT|macro|RTC_IER_TAIE_SHIFT
DECL|RTC_IER_TAIE|macro|RTC_IER_TAIE
DECL|RTC_IER_TIIE_MASK|macro|RTC_IER_TIIE_MASK
DECL|RTC_IER_TIIE_SHIFT|macro|RTC_IER_TIIE_SHIFT
DECL|RTC_IER_TIIE|macro|RTC_IER_TIIE
DECL|RTC_IER_TOIE_MASK|macro|RTC_IER_TOIE_MASK
DECL|RTC_IER_TOIE_SHIFT|macro|RTC_IER_TOIE_SHIFT
DECL|RTC_IER_TOIE|macro|RTC_IER_TOIE
DECL|RTC_IER_TSIE_MASK|macro|RTC_IER_TSIE_MASK
DECL|RTC_IER_TSIE_SHIFT|macro|RTC_IER_TSIE_SHIFT
DECL|RTC_IER_TSIE|macro|RTC_IER_TSIE
DECL|RTC_IER_WPON_MASK|macro|RTC_IER_WPON_MASK
DECL|RTC_IER_WPON_SHIFT|macro|RTC_IER_WPON_SHIFT
DECL|RTC_IER_WPON|macro|RTC_IER_WPON
DECL|RTC_IRQS|macro|RTC_IRQS
DECL|RTC_IRQn|enumerator|RTC_IRQn = 20, /**< RTC alarm */
DECL|RTC_LR_CRL_MASK|macro|RTC_LR_CRL_MASK
DECL|RTC_LR_CRL_SHIFT|macro|RTC_LR_CRL_SHIFT
DECL|RTC_LR_CRL|macro|RTC_LR_CRL
DECL|RTC_LR_LRL_MASK|macro|RTC_LR_LRL_MASK
DECL|RTC_LR_LRL_SHIFT|macro|RTC_LR_LRL_SHIFT
DECL|RTC_LR_LRL|macro|RTC_LR_LRL
DECL|RTC_LR_SRL_MASK|macro|RTC_LR_SRL_MASK
DECL|RTC_LR_SRL_SHIFT|macro|RTC_LR_SRL_SHIFT
DECL|RTC_LR_SRL|macro|RTC_LR_SRL
DECL|RTC_LR_TCL_MASK|macro|RTC_LR_TCL_MASK
DECL|RTC_LR_TCL_SHIFT|macro|RTC_LR_TCL_SHIFT
DECL|RTC_LR_TCL|macro|RTC_LR_TCL
DECL|RTC_SECONDS_IRQS|macro|RTC_SECONDS_IRQS
DECL|RTC_SR_TAF_MASK|macro|RTC_SR_TAF_MASK
DECL|RTC_SR_TAF_SHIFT|macro|RTC_SR_TAF_SHIFT
DECL|RTC_SR_TAF|macro|RTC_SR_TAF
DECL|RTC_SR_TCE_MASK|macro|RTC_SR_TCE_MASK
DECL|RTC_SR_TCE_SHIFT|macro|RTC_SR_TCE_SHIFT
DECL|RTC_SR_TCE|macro|RTC_SR_TCE
DECL|RTC_SR_TIF_MASK|macro|RTC_SR_TIF_MASK
DECL|RTC_SR_TIF_SHIFT|macro|RTC_SR_TIF_SHIFT
DECL|RTC_SR_TIF|macro|RTC_SR_TIF
DECL|RTC_SR_TOF_MASK|macro|RTC_SR_TOF_MASK
DECL|RTC_SR_TOF_SHIFT|macro|RTC_SR_TOF_SHIFT
DECL|RTC_SR_TOF|macro|RTC_SR_TOF
DECL|RTC_Seconds_IRQn|enumerator|RTC_Seconds_IRQn = 21, /**< RTC seconds */
DECL|RTC_TAR_TAR_MASK|macro|RTC_TAR_TAR_MASK
DECL|RTC_TAR_TAR_SHIFT|macro|RTC_TAR_TAR_SHIFT
DECL|RTC_TAR_TAR|macro|RTC_TAR_TAR
DECL|RTC_TCR_CIC_MASK|macro|RTC_TCR_CIC_MASK
DECL|RTC_TCR_CIC_SHIFT|macro|RTC_TCR_CIC_SHIFT
DECL|RTC_TCR_CIC|macro|RTC_TCR_CIC
DECL|RTC_TCR_CIR_MASK|macro|RTC_TCR_CIR_MASK
DECL|RTC_TCR_CIR_SHIFT|macro|RTC_TCR_CIR_SHIFT
DECL|RTC_TCR_CIR|macro|RTC_TCR_CIR
DECL|RTC_TCR_TCR_MASK|macro|RTC_TCR_TCR_MASK
DECL|RTC_TCR_TCR_SHIFT|macro|RTC_TCR_TCR_SHIFT
DECL|RTC_TCR_TCR|macro|RTC_TCR_TCR
DECL|RTC_TCR_TCV_MASK|macro|RTC_TCR_TCV_MASK
DECL|RTC_TCR_TCV_SHIFT|macro|RTC_TCR_TCV_SHIFT
DECL|RTC_TCR_TCV|macro|RTC_TCR_TCV
DECL|RTC_TPR_TPR_MASK|macro|RTC_TPR_TPR_MASK
DECL|RTC_TPR_TPR_SHIFT|macro|RTC_TPR_TPR_SHIFT
DECL|RTC_TPR_TPR|macro|RTC_TPR_TPR
DECL|RTC_TSR_TSR_MASK|macro|RTC_TSR_TSR_MASK
DECL|RTC_TSR_TSR_SHIFT|macro|RTC_TSR_TSR_SHIFT
DECL|RTC_TSR_TSR|macro|RTC_TSR_TSR
DECL|RTC_Type|typedef|} RTC_Type;
DECL|RTC|macro|RTC
DECL|RXDIG_DFT|member|__IO uint32_t RXDIG_DFT; /**< RXDIG DFT, offset: 0x1FC */
DECL|RXFR0|member|__I uint32_t RXFR0; /**< Receive FIFO Registers, offset: 0x7C */
DECL|RXFR1|member|__I uint32_t RXFR1; /**< Receive FIFO Registers, offset: 0x80 */
DECL|RXFR2|member|__I uint32_t RXFR2; /**< Receive FIFO Registers, offset: 0x84 */
DECL|RXFR3|member|__I uint32_t RXFR3; /**< Receive FIFO Registers, offset: 0x88 */
DECL|RX_ADC|member|__IO uint32_t RX_ADC; /**< RF Analog ADC Control, offset: 0x8 */
DECL|RX_AUXPLL|member|__IO uint32_t RX_AUXPLL; /**< RF Analog Aux PLL Control, offset: 0x18 */
DECL|RX_BBA|member|__IO uint32_t RX_BBA; /**< RF Analog BBA Control, offset: 0xC */
DECL|RX_CHF_COEF_0|member|__IO uint32_t RX_CHF_COEF_0; /**< Receive Channel Filter Coefficient 0, offset: 0x1A0 */
DECL|RX_CHF_COEF_10|member|__IO uint32_t RX_CHF_COEF_10; /**< Receive Channel Filter Coefficient 10, offset: 0x1C8 */
DECL|RX_CHF_COEF_11|member|__IO uint32_t RX_CHF_COEF_11; /**< Receive Channel Filter Coefficient 11, offset: 0x1CC */
DECL|RX_CHF_COEF_1|member|__IO uint32_t RX_CHF_COEF_1; /**< Receive Channel Filter Coefficient 1, offset: 0x1A4 */
DECL|RX_CHF_COEF_2|member|__IO uint32_t RX_CHF_COEF_2; /**< Receive Channel Filter Coefficient 2, offset: 0x1A8 */
DECL|RX_CHF_COEF_3|member|__IO uint32_t RX_CHF_COEF_3; /**< Receive Channel Filter Coefficient 3, offset: 0x1AC */
DECL|RX_CHF_COEF_4|member|__IO uint32_t RX_CHF_COEF_4; /**< Receive Channel Filter Coefficient 4, offset: 0x1B0 */
DECL|RX_CHF_COEF_5|member|__IO uint32_t RX_CHF_COEF_5; /**< Receive Channel Filter Coefficient 5, offset: 0x1B4 */
DECL|RX_CHF_COEF_6|member|__IO uint32_t RX_CHF_COEF_6; /**< Receive Channel Filter Coefficient 6, offset: 0x1B8 */
DECL|RX_CHF_COEF_7|member|__IO uint32_t RX_CHF_COEF_7; /**< Receive Channel Filter Coefficient 7, offset: 0x1BC */
DECL|RX_CHF_COEF_8|member|__IO uint32_t RX_CHF_COEF_8; /**< Receive Channel Filter Coefficient 8, offset: 0x1C0 */
DECL|RX_CHF_COEF_9|member|__IO uint32_t RX_CHF_COEF_9; /**< Receive Channel Filter Coefficient 9, offset: 0x1C4 */
DECL|RX_DIG_CTRL|member|__IO uint32_t RX_DIG_CTRL; /**< RX Digital Control, offset: 0x0 */
DECL|RX_FRAME_FILTER|member|__IO uint32_t RX_FRAME_FILTER; /**< RECEIVE FRAME FILTER, offset: 0x3C */
DECL|RX_LNA|member|__IO uint32_t RX_LNA; /**< RF Analog LNA Control, offset: 0x10 */
DECL|RX_RCCAL_CTRL0|member|__IO uint32_t RX_RCCAL_CTRL0; /**< RX RC Calibration Control0, offset: 0x1DC */
DECL|RX_RCCAL_CTRL1|member|__IO uint32_t RX_RCCAL_CTRL1; /**< RX RC Calibration Control1, offset: 0x1E0 */
DECL|RX_RCCAL_STAT|member|__I uint32_t RX_RCCAL_STAT; /**< RX RC Calibration Status, offset: 0x1E4 */
DECL|RX_TZA|member|__IO uint32_t RX_TZA; /**< RF Analog TZA Control, offset: 0x14 */
DECL|RX_WATERMARK|member|__IO uint32_t RX_WATERMARK; /**< RECEIVE WATERMARK, offset: 0x3C */
DECL|RX_WATERMARK|member|__IO uint32_t RX_WATERMARK; /**< RX WATERMARK, offset: 0x3C */
DECL|RX_WTR_MARK|member|__IO uint32_t RX_WTR_MARK; /**< RECEIVE WATER MARK, offset: 0x84 */
DECL|Radio_0_IRQn|enumerator|Radio_0_IRQn = 24, /**< BTLE, ZIGBEE, ANT, GENFSK interrupt 0 */
DECL|Radio_1_IRQn|enumerator|Radio_1_IRQn = 26, /**< BTLE, ZIGBEE, ANT, GENFSK interrupt 1 */
DECL|Reserved20_IRQn|enumerator|Reserved20_IRQn = 4, /**< Reserved interrupt */
DECL|R|member|__I uint32_t R[2]; /**< ADC Data Result Register, array offset: 0x10, array step: 0x4 */
DECL|S2|member|__IO uint8_t S2; /**< I2C Status register 2, offset: 0xC */
DECL|SACCH0|member|__I uint8_t SACCH0; /**< Supervisor-only Access Registers, offset: 0x23 */
DECL|SACCH1|member|__I uint8_t SACCH1; /**< Supervisor-only Access Registers, offset: 0x22 */
DECL|SACCH2|member|__I uint8_t SACCH2; /**< Supervisor-only Access Registers, offset: 0x21 */
DECL|SACCH3|member|__I uint8_t SACCH3; /**< Supervisor-only Access Registers, offset: 0x20 */
DECL|SACCL0|member|__I uint8_t SACCL0; /**< Supervisor-only Access Registers, offset: 0x27 */
DECL|SACCL1|member|__I uint8_t SACCL1; /**< Supervisor-only Access Registers, offset: 0x26 */
DECL|SACCL2|member|__I uint8_t SACCL2; /**< Supervisor-only Access Registers, offset: 0x25 */
DECL|SACCL3|member|__I uint8_t SACCL3; /**< Supervisor-only Access Registers, offset: 0x24 */
DECL|SADDR|member|__IO uint32_t SADDR; /**< TCD Source Address, array offset: 0x1000, array step: 0x20 */
DECL|SAM_CTRL|member|__IO uint32_t SAM_CTRL; /**< SAM CONTROL, offset: 0x68 */
DECL|SAM_FREE_IDX|member|__I uint32_t SAM_FREE_IDX; /**< SAM FREE INDEX, offset: 0x74 */
DECL|SAM_MATCH|member|__I uint32_t SAM_MATCH; /**< SOURCE ADDRESS MANAGEMENT MATCH, offset: 0x70 */
DECL|SAM_TABLE|member|__IO uint32_t SAM_TABLE; /**< SOURCE ADDRESS MANAGEMENT TABLE, offset: 0x6C */
DECL|SBLIM|member|__IO uint32_t SBLIM; /**< Sparse Bit Limit Register, offset: 0x14 */
DECL|SC1|member|__IO uint32_t SC1[2]; /**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 */
DECL|SC2|member|__IO uint32_t SC2; /**< Status and Control Register 2, offset: 0x20 */
DECL|SC3|member|__IO uint32_t SC3; /**< Status and Control Register 3, offset: 0x24 */
DECL|SCGC4|member|__IO uint32_t SCGC4; /**< System Clock Gating Control Register 4, offset: 0x1034 */
DECL|SCGC5|member|__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offset: 0x1038 */
DECL|SCGC6|member|__IO uint32_t SCGC6; /**< System Clock Gating Control Register 6, offset: 0x103C */
DECL|SCGC7|member|__IO uint32_t SCGC7; /**< System Clock Gating Control Register 7, offset: 0x1040 */
DECL|SCMC|member|__I uint32_t SCMC; /**< Statistical Check Monobit Count Register, offset: 0x20 */
DECL|SCMISC|member|__IO uint32_t SCMISC; /**< Statistical Check Miscellaneous Register, offset: 0x4 */
DECL|SCML|member|__IO uint32_t SCML; /**< Statistical Check Monobit Limit Register, offset: 0x20 */
DECL|SCR1C|member|__I uint32_t SCR1C; /**< Statistical Check Run Length 1 Count Register, offset: 0x24 */
DECL|SCR1L|member|__IO uint32_t SCR1L; /**< Statistical Check Run Length 1 Limit Register, offset: 0x24 */
DECL|SCR2C|member|__I uint32_t SCR2C; /**< Statistical Check Run Length 2 Count Register, offset: 0x28 */
DECL|SCR2L|member|__IO uint32_t SCR2L; /**< Statistical Check Run Length 2 Limit Register, offset: 0x28 */
DECL|SCR3C|member|__I uint32_t SCR3C; /**< Statistical Check Run Length 3 Count Register, offset: 0x2C */
DECL|SCR3L|member|__IO uint32_t SCR3L; /**< Statistical Check Run Length 3 Limit Register, offset: 0x2C */
DECL|SCR4C|member|__I uint32_t SCR4C; /**< Statistical Check Run Length 4 Count Register, offset: 0x30 */
DECL|SCR4L|member|__IO uint32_t SCR4L; /**< Statistical Check Run Length 4 Limit Register, offset: 0x30 */
DECL|SCR5C|member|__I uint32_t SCR5C; /**< Statistical Check Run Length 5 Count Register, offset: 0x34 */
DECL|SCR5L|member|__IO uint32_t SCR5L; /**< Statistical Check Run Length 5 Limit Register, offset: 0x34 */
DECL|SCR6PC|member|__I uint32_t SCR6PC; /**< Statistical Check Run Length 6+ Count Register, offset: 0x38 */
DECL|SCR6PL|member|__IO uint32_t SCR6PL; /**< Statistical Check Run Length 6+ Limit Register, offset: 0x38 */
DECL|SCR|member|__IO uint8_t SCR; /**< CMP Status and Control Register, offset: 0x3 */
DECL|SC|member|__IO uint32_t SC; /**< Status and Control, offset: 0x0 */
DECL|SC|member|__IO uint8_t SC; /**< MCG Status and Control Register, offset: 0x8 */
DECL|SC|member|__IO uint8_t SC; /**< VREF Status and Control Register, offset: 0x1 */
DECL|SDCTL|member|__IO uint32_t SDCTL; /**< Seed Control Register, offset: 0x10 */
DECL|SDID|member|__I uint32_t SDID; /**< System Device Identification Register, offset: 0x1024 */
DECL|SEC_CFG|member|__IO uint32_t SEC_CFG; /**< Security Configuration Register, offset: 0xB0 */
DECL|SEEI|member|__O uint8_t SEEI; /**< Set Enable Error Interrupt Register, offset: 0x19 */
DECL|SEQ_CTRL_STS|member|__IO uint32_t SEQ_CTRL_STS; /**< SEQUENCE CONTROL AND STATUS, offset: 0x78 */
DECL|SEQ_STATE|member|__I uint32_t SEQ_STATE; /**< 802.15.4 SEQUENCE STATE, offset: 0x90 */
DECL|SERQ|member|__O uint8_t SERQ; /**< Set Enable Request Register, offset: 0x1B */
DECL|SIM_BASE_ADDRS|macro|SIM_BASE_ADDRS
DECL|SIM_BASE_PTRS|macro|SIM_BASE_PTRS
DECL|SIM_BASE|macro|SIM_BASE
DECL|SIM_CLKDIV1_OUTDIV1_MASK|macro|SIM_CLKDIV1_OUTDIV1_MASK
DECL|SIM_CLKDIV1_OUTDIV1_SHIFT|macro|SIM_CLKDIV1_OUTDIV1_SHIFT
DECL|SIM_CLKDIV1_OUTDIV1|macro|SIM_CLKDIV1_OUTDIV1
DECL|SIM_CLKDIV1_OUTDIV4_MASK|macro|SIM_CLKDIV1_OUTDIV4_MASK
DECL|SIM_CLKDIV1_OUTDIV4_SHIFT|macro|SIM_CLKDIV1_OUTDIV4_SHIFT
DECL|SIM_CLKDIV1_OUTDIV4|macro|SIM_CLKDIV1_OUTDIV4
DECL|SIM_COPC_COPCLKSEL_MASK|macro|SIM_COPC_COPCLKSEL_MASK
DECL|SIM_COPC_COPCLKSEL_SHIFT|macro|SIM_COPC_COPCLKSEL_SHIFT
DECL|SIM_COPC_COPCLKSEL|macro|SIM_COPC_COPCLKSEL
DECL|SIM_COPC_COPCLKS_MASK|macro|SIM_COPC_COPCLKS_MASK
DECL|SIM_COPC_COPCLKS_SHIFT|macro|SIM_COPC_COPCLKS_SHIFT
DECL|SIM_COPC_COPCLKS|macro|SIM_COPC_COPCLKS
DECL|SIM_COPC_COPDBGEN_MASK|macro|SIM_COPC_COPDBGEN_MASK
DECL|SIM_COPC_COPDBGEN_SHIFT|macro|SIM_COPC_COPDBGEN_SHIFT
DECL|SIM_COPC_COPDBGEN|macro|SIM_COPC_COPDBGEN
DECL|SIM_COPC_COPSTPEN_MASK|macro|SIM_COPC_COPSTPEN_MASK
DECL|SIM_COPC_COPSTPEN_SHIFT|macro|SIM_COPC_COPSTPEN_SHIFT
DECL|SIM_COPC_COPSTPEN|macro|SIM_COPC_COPSTPEN
DECL|SIM_COPC_COPT_MASK|macro|SIM_COPC_COPT_MASK
DECL|SIM_COPC_COPT_SHIFT|macro|SIM_COPC_COPT_SHIFT
DECL|SIM_COPC_COPT|macro|SIM_COPC_COPT
DECL|SIM_COPC_COPW_MASK|macro|SIM_COPC_COPW_MASK
DECL|SIM_COPC_COPW_SHIFT|macro|SIM_COPC_COPW_SHIFT
DECL|SIM_COPC_COPW|macro|SIM_COPC_COPW
DECL|SIM_FCFG1_FLASHDIS_MASK|macro|SIM_FCFG1_FLASHDIS_MASK
DECL|SIM_FCFG1_FLASHDIS_SHIFT|macro|SIM_FCFG1_FLASHDIS_SHIFT
DECL|SIM_FCFG1_FLASHDIS|macro|SIM_FCFG1_FLASHDIS
DECL|SIM_FCFG1_FLASHDOZE_MASK|macro|SIM_FCFG1_FLASHDOZE_MASK
DECL|SIM_FCFG1_FLASHDOZE_SHIFT|macro|SIM_FCFG1_FLASHDOZE_SHIFT
DECL|SIM_FCFG1_FLASHDOZE|macro|SIM_FCFG1_FLASHDOZE
DECL|SIM_FCFG1_PFSIZE_MASK|macro|SIM_FCFG1_PFSIZE_MASK
DECL|SIM_FCFG1_PFSIZE_SHIFT|macro|SIM_FCFG1_PFSIZE_SHIFT
DECL|SIM_FCFG1_PFSIZE|macro|SIM_FCFG1_PFSIZE
DECL|SIM_FCFG2_MAXADDR0_MASK|macro|SIM_FCFG2_MAXADDR0_MASK
DECL|SIM_FCFG2_MAXADDR0_SHIFT|macro|SIM_FCFG2_MAXADDR0_SHIFT
DECL|SIM_FCFG2_MAXADDR0|macro|SIM_FCFG2_MAXADDR0
DECL|SIM_FCFG2_MAXADDR1_MASK|macro|SIM_FCFG2_MAXADDR1_MASK
DECL|SIM_FCFG2_MAXADDR1_SHIFT|macro|SIM_FCFG2_MAXADDR1_SHIFT
DECL|SIM_FCFG2_MAXADDR1|macro|SIM_FCFG2_MAXADDR1
DECL|SIM_SCGC4_CMP_MASK|macro|SIM_SCGC4_CMP_MASK
DECL|SIM_SCGC4_CMP_SHIFT|macro|SIM_SCGC4_CMP_SHIFT
DECL|SIM_SCGC4_CMP|macro|SIM_SCGC4_CMP
DECL|SIM_SCGC4_CMT_MASK|macro|SIM_SCGC4_CMT_MASK
DECL|SIM_SCGC4_CMT_SHIFT|macro|SIM_SCGC4_CMT_SHIFT
DECL|SIM_SCGC4_CMT|macro|SIM_SCGC4_CMT
DECL|SIM_SCGC4_I2C0_MASK|macro|SIM_SCGC4_I2C0_MASK
DECL|SIM_SCGC4_I2C0_SHIFT|macro|SIM_SCGC4_I2C0_SHIFT
DECL|SIM_SCGC4_I2C0|macro|SIM_SCGC4_I2C0
DECL|SIM_SCGC4_I2C1_MASK|macro|SIM_SCGC4_I2C1_MASK
DECL|SIM_SCGC4_I2C1_SHIFT|macro|SIM_SCGC4_I2C1_SHIFT
DECL|SIM_SCGC4_I2C1|macro|SIM_SCGC4_I2C1
DECL|SIM_SCGC4_VREF_MASK|macro|SIM_SCGC4_VREF_MASK
DECL|SIM_SCGC4_VREF_SHIFT|macro|SIM_SCGC4_VREF_SHIFT
DECL|SIM_SCGC4_VREF|macro|SIM_SCGC4_VREF
DECL|SIM_SCGC5_ANT_MASK|macro|SIM_SCGC5_ANT_MASK
DECL|SIM_SCGC5_ANT_SHIFT|macro|SIM_SCGC5_ANT_SHIFT
DECL|SIM_SCGC5_ANT|macro|SIM_SCGC5_ANT
DECL|SIM_SCGC5_BTLL_MASK|macro|SIM_SCGC5_BTLL_MASK
DECL|SIM_SCGC5_BTLL_SHIFT|macro|SIM_SCGC5_BTLL_SHIFT
DECL|SIM_SCGC5_BTLL|macro|SIM_SCGC5_BTLL
DECL|SIM_SCGC5_DCDC_MASK|macro|SIM_SCGC5_DCDC_MASK
DECL|SIM_SCGC5_DCDC_SHIFT|macro|SIM_SCGC5_DCDC_SHIFT
DECL|SIM_SCGC5_DCDC|macro|SIM_SCGC5_DCDC
DECL|SIM_SCGC5_GEN_FSK_MASK|macro|SIM_SCGC5_GEN_FSK_MASK
DECL|SIM_SCGC5_GEN_FSK_SHIFT|macro|SIM_SCGC5_GEN_FSK_SHIFT
DECL|SIM_SCGC5_GEN_FSK|macro|SIM_SCGC5_GEN_FSK
DECL|SIM_SCGC5_LPTMR_MASK|macro|SIM_SCGC5_LPTMR_MASK
DECL|SIM_SCGC5_LPTMR_SHIFT|macro|SIM_SCGC5_LPTMR_SHIFT
DECL|SIM_SCGC5_LPTMR|macro|SIM_SCGC5_LPTMR
DECL|SIM_SCGC5_LPUART0_MASK|macro|SIM_SCGC5_LPUART0_MASK
DECL|SIM_SCGC5_LPUART0_SHIFT|macro|SIM_SCGC5_LPUART0_SHIFT
DECL|SIM_SCGC5_LPUART0|macro|SIM_SCGC5_LPUART0
DECL|SIM_SCGC5_LTC_MASK|macro|SIM_SCGC5_LTC_MASK
DECL|SIM_SCGC5_LTC_SHIFT|macro|SIM_SCGC5_LTC_SHIFT
DECL|SIM_SCGC5_LTC|macro|SIM_SCGC5_LTC
DECL|SIM_SCGC5_PHYDIG_MASK|macro|SIM_SCGC5_PHYDIG_MASK
DECL|SIM_SCGC5_PHYDIG_SHIFT|macro|SIM_SCGC5_PHYDIG_SHIFT
DECL|SIM_SCGC5_PHYDIG|macro|SIM_SCGC5_PHYDIG
DECL|SIM_SCGC5_PORTA_MASK|macro|SIM_SCGC5_PORTA_MASK
DECL|SIM_SCGC5_PORTA_SHIFT|macro|SIM_SCGC5_PORTA_SHIFT
DECL|SIM_SCGC5_PORTA|macro|SIM_SCGC5_PORTA
DECL|SIM_SCGC5_PORTB_MASK|macro|SIM_SCGC5_PORTB_MASK
DECL|SIM_SCGC5_PORTB_SHIFT|macro|SIM_SCGC5_PORTB_SHIFT
DECL|SIM_SCGC5_PORTB|macro|SIM_SCGC5_PORTB
DECL|SIM_SCGC5_PORTC_MASK|macro|SIM_SCGC5_PORTC_MASK
DECL|SIM_SCGC5_PORTC_SHIFT|macro|SIM_SCGC5_PORTC_SHIFT
DECL|SIM_SCGC5_PORTC|macro|SIM_SCGC5_PORTC
DECL|SIM_SCGC5_RSIM_MASK|macro|SIM_SCGC5_RSIM_MASK
DECL|SIM_SCGC5_RSIM_SHIFT|macro|SIM_SCGC5_RSIM_SHIFT
DECL|SIM_SCGC5_RSIM|macro|SIM_SCGC5_RSIM
DECL|SIM_SCGC5_TSI_MASK|macro|SIM_SCGC5_TSI_MASK
DECL|SIM_SCGC5_TSI_SHIFT|macro|SIM_SCGC5_TSI_SHIFT
DECL|SIM_SCGC5_TSI|macro|SIM_SCGC5_TSI
DECL|SIM_SCGC5_ZigBee_MASK|macro|SIM_SCGC5_ZigBee_MASK
DECL|SIM_SCGC5_ZigBee_SHIFT|macro|SIM_SCGC5_ZigBee_SHIFT
DECL|SIM_SCGC5_ZigBee|macro|SIM_SCGC5_ZigBee
DECL|SIM_SCGC6_ADC0_MASK|macro|SIM_SCGC6_ADC0_MASK
DECL|SIM_SCGC6_ADC0_SHIFT|macro|SIM_SCGC6_ADC0_SHIFT
DECL|SIM_SCGC6_ADC0|macro|SIM_SCGC6_ADC0
DECL|SIM_SCGC6_DAC0_MASK|macro|SIM_SCGC6_DAC0_MASK
DECL|SIM_SCGC6_DAC0_SHIFT|macro|SIM_SCGC6_DAC0_SHIFT
DECL|SIM_SCGC6_DAC0|macro|SIM_SCGC6_DAC0
DECL|SIM_SCGC6_DMAMUX_MASK|macro|SIM_SCGC6_DMAMUX_MASK
DECL|SIM_SCGC6_DMAMUX_SHIFT|macro|SIM_SCGC6_DMAMUX_SHIFT
DECL|SIM_SCGC6_DMAMUX|macro|SIM_SCGC6_DMAMUX
DECL|SIM_SCGC6_FTF_MASK|macro|SIM_SCGC6_FTF_MASK
DECL|SIM_SCGC6_FTF_SHIFT|macro|SIM_SCGC6_FTF_SHIFT
DECL|SIM_SCGC6_FTF|macro|SIM_SCGC6_FTF
DECL|SIM_SCGC6_PIT_MASK|macro|SIM_SCGC6_PIT_MASK
DECL|SIM_SCGC6_PIT_SHIFT|macro|SIM_SCGC6_PIT_SHIFT
DECL|SIM_SCGC6_PIT|macro|SIM_SCGC6_PIT
DECL|SIM_SCGC6_RTC_MASK|macro|SIM_SCGC6_RTC_MASK
DECL|SIM_SCGC6_RTC_SHIFT|macro|SIM_SCGC6_RTC_SHIFT
DECL|SIM_SCGC6_RTC|macro|SIM_SCGC6_RTC
DECL|SIM_SCGC6_SPI0_MASK|macro|SIM_SCGC6_SPI0_MASK
DECL|SIM_SCGC6_SPI0_SHIFT|macro|SIM_SCGC6_SPI0_SHIFT
DECL|SIM_SCGC6_SPI0|macro|SIM_SCGC6_SPI0
DECL|SIM_SCGC6_SPI1_MASK|macro|SIM_SCGC6_SPI1_MASK
DECL|SIM_SCGC6_SPI1_SHIFT|macro|SIM_SCGC6_SPI1_SHIFT
DECL|SIM_SCGC6_SPI1|macro|SIM_SCGC6_SPI1
DECL|SIM_SCGC6_TPM0_MASK|macro|SIM_SCGC6_TPM0_MASK
DECL|SIM_SCGC6_TPM0_SHIFT|macro|SIM_SCGC6_TPM0_SHIFT
DECL|SIM_SCGC6_TPM0|macro|SIM_SCGC6_TPM0
DECL|SIM_SCGC6_TPM1_MASK|macro|SIM_SCGC6_TPM1_MASK
DECL|SIM_SCGC6_TPM1_SHIFT|macro|SIM_SCGC6_TPM1_SHIFT
DECL|SIM_SCGC6_TPM1|macro|SIM_SCGC6_TPM1
DECL|SIM_SCGC6_TPM2_MASK|macro|SIM_SCGC6_TPM2_MASK
DECL|SIM_SCGC6_TPM2_SHIFT|macro|SIM_SCGC6_TPM2_SHIFT
DECL|SIM_SCGC6_TPM2|macro|SIM_SCGC6_TPM2
DECL|SIM_SCGC6_TRNG_MASK|macro|SIM_SCGC6_TRNG_MASK
DECL|SIM_SCGC6_TRNG_SHIFT|macro|SIM_SCGC6_TRNG_SHIFT
DECL|SIM_SCGC6_TRNG|macro|SIM_SCGC6_TRNG
DECL|SIM_SCGC7_DMA_MASK|macro|SIM_SCGC7_DMA_MASK
DECL|SIM_SCGC7_DMA_SHIFT|macro|SIM_SCGC7_DMA_SHIFT
DECL|SIM_SCGC7_DMA|macro|SIM_SCGC7_DMA
DECL|SIM_SDID_DIEID_MASK|macro|SIM_SDID_DIEID_MASK
DECL|SIM_SDID_DIEID_SHIFT|macro|SIM_SDID_DIEID_SHIFT
DECL|SIM_SDID_DIEID|macro|SIM_SDID_DIEID
DECL|SIM_SDID_FAMID_MASK|macro|SIM_SDID_FAMID_MASK
DECL|SIM_SDID_FAMID_SHIFT|macro|SIM_SDID_FAMID_SHIFT
DECL|SIM_SDID_FAMID|macro|SIM_SDID_FAMID
DECL|SIM_SDID_PINID_MASK|macro|SIM_SDID_PINID_MASK
DECL|SIM_SDID_PINID_SHIFT|macro|SIM_SDID_PINID_SHIFT
DECL|SIM_SDID_PINID|macro|SIM_SDID_PINID
DECL|SIM_SDID_REVID_MASK|macro|SIM_SDID_REVID_MASK
DECL|SIM_SDID_REVID_SHIFT|macro|SIM_SDID_REVID_SHIFT
DECL|SIM_SDID_REVID|macro|SIM_SDID_REVID
DECL|SIM_SDID_SERIESID_MASK|macro|SIM_SDID_SERIESID_MASK
DECL|SIM_SDID_SERIESID_SHIFT|macro|SIM_SDID_SERIESID_SHIFT
DECL|SIM_SDID_SERIESID|macro|SIM_SDID_SERIESID
DECL|SIM_SDID_SRAMSIZE_MASK|macro|SIM_SDID_SRAMSIZE_MASK
DECL|SIM_SDID_SRAMSIZE_SHIFT|macro|SIM_SDID_SRAMSIZE_SHIFT
DECL|SIM_SDID_SRAMSIZE|macro|SIM_SDID_SRAMSIZE
DECL|SIM_SDID_SUBFAMID_MASK|macro|SIM_SDID_SUBFAMID_MASK
DECL|SIM_SDID_SUBFAMID_SHIFT|macro|SIM_SDID_SUBFAMID_SHIFT
DECL|SIM_SDID_SUBFAMID|macro|SIM_SDID_SUBFAMID
DECL|SIM_SOPT1_OSC32KOUT_MASK|macro|SIM_SOPT1_OSC32KOUT_MASK
DECL|SIM_SOPT1_OSC32KOUT_SHIFT|macro|SIM_SOPT1_OSC32KOUT_SHIFT
DECL|SIM_SOPT1_OSC32KOUT|macro|SIM_SOPT1_OSC32KOUT
DECL|SIM_SOPT1_OSC32KSEL_MASK|macro|SIM_SOPT1_OSC32KSEL_MASK
DECL|SIM_SOPT1_OSC32KSEL_SHIFT|macro|SIM_SOPT1_OSC32KSEL_SHIFT
DECL|SIM_SOPT1_OSC32KSEL|macro|SIM_SOPT1_OSC32KSEL
DECL|SIM_SOPT2_CLKOUTSEL_MASK|macro|SIM_SOPT2_CLKOUTSEL_MASK
DECL|SIM_SOPT2_CLKOUTSEL_SHIFT|macro|SIM_SOPT2_CLKOUTSEL_SHIFT
DECL|SIM_SOPT2_CLKOUTSEL|macro|SIM_SOPT2_CLKOUTSEL
DECL|SIM_SOPT2_LPUART0SRC_MASK|macro|SIM_SOPT2_LPUART0SRC_MASK
DECL|SIM_SOPT2_LPUART0SRC_SHIFT|macro|SIM_SOPT2_LPUART0SRC_SHIFT
DECL|SIM_SOPT2_LPUART0SRC|macro|SIM_SOPT2_LPUART0SRC
DECL|SIM_SOPT2_TPMSRC_MASK|macro|SIM_SOPT2_TPMSRC_MASK
DECL|SIM_SOPT2_TPMSRC_SHIFT|macro|SIM_SOPT2_TPMSRC_SHIFT
DECL|SIM_SOPT2_TPMSRC|macro|SIM_SOPT2_TPMSRC
DECL|SIM_SOPT4_TPM0CLKSEL_MASK|macro|SIM_SOPT4_TPM0CLKSEL_MASK
DECL|SIM_SOPT4_TPM0CLKSEL_SHIFT|macro|SIM_SOPT4_TPM0CLKSEL_SHIFT
DECL|SIM_SOPT4_TPM0CLKSEL|macro|SIM_SOPT4_TPM0CLKSEL
DECL|SIM_SOPT4_TPM1CH0SRC_MASK|macro|SIM_SOPT4_TPM1CH0SRC_MASK
DECL|SIM_SOPT4_TPM1CH0SRC_SHIFT|macro|SIM_SOPT4_TPM1CH0SRC_SHIFT
DECL|SIM_SOPT4_TPM1CH0SRC|macro|SIM_SOPT4_TPM1CH0SRC
DECL|SIM_SOPT4_TPM1CLKSEL_MASK|macro|SIM_SOPT4_TPM1CLKSEL_MASK
DECL|SIM_SOPT4_TPM1CLKSEL_SHIFT|macro|SIM_SOPT4_TPM1CLKSEL_SHIFT
DECL|SIM_SOPT4_TPM1CLKSEL|macro|SIM_SOPT4_TPM1CLKSEL
DECL|SIM_SOPT4_TPM2CH0SRC_MASK|macro|SIM_SOPT4_TPM2CH0SRC_MASK
DECL|SIM_SOPT4_TPM2CH0SRC_SHIFT|macro|SIM_SOPT4_TPM2CH0SRC_SHIFT
DECL|SIM_SOPT4_TPM2CH0SRC|macro|SIM_SOPT4_TPM2CH0SRC
DECL|SIM_SOPT4_TPM2CLKSEL_MASK|macro|SIM_SOPT4_TPM2CLKSEL_MASK
DECL|SIM_SOPT4_TPM2CLKSEL_SHIFT|macro|SIM_SOPT4_TPM2CLKSEL_SHIFT
DECL|SIM_SOPT4_TPM2CLKSEL|macro|SIM_SOPT4_TPM2CLKSEL
DECL|SIM_SOPT5_LPUART0ODE_MASK|macro|SIM_SOPT5_LPUART0ODE_MASK
DECL|SIM_SOPT5_LPUART0ODE_SHIFT|macro|SIM_SOPT5_LPUART0ODE_SHIFT
DECL|SIM_SOPT5_LPUART0ODE|macro|SIM_SOPT5_LPUART0ODE
DECL|SIM_SOPT5_LPUART0RXSRC_MASK|macro|SIM_SOPT5_LPUART0RXSRC_MASK
DECL|SIM_SOPT5_LPUART0RXSRC_SHIFT|macro|SIM_SOPT5_LPUART0RXSRC_SHIFT
DECL|SIM_SOPT5_LPUART0RXSRC|macro|SIM_SOPT5_LPUART0RXSRC
DECL|SIM_SOPT5_LPUART0TXSRC_MASK|macro|SIM_SOPT5_LPUART0TXSRC_MASK
DECL|SIM_SOPT5_LPUART0TXSRC_SHIFT|macro|SIM_SOPT5_LPUART0TXSRC_SHIFT
DECL|SIM_SOPT5_LPUART0TXSRC|macro|SIM_SOPT5_LPUART0TXSRC
DECL|SIM_SOPT7_ADC0ALTTRGEN_MASK|macro|SIM_SOPT7_ADC0ALTTRGEN_MASK
DECL|SIM_SOPT7_ADC0ALTTRGEN_SHIFT|macro|SIM_SOPT7_ADC0ALTTRGEN_SHIFT
DECL|SIM_SOPT7_ADC0ALTTRGEN|macro|SIM_SOPT7_ADC0ALTTRGEN
DECL|SIM_SOPT7_ADC0PRETRGSEL_MASK|macro|SIM_SOPT7_ADC0PRETRGSEL_MASK
DECL|SIM_SOPT7_ADC0PRETRGSEL_SHIFT|macro|SIM_SOPT7_ADC0PRETRGSEL_SHIFT
DECL|SIM_SOPT7_ADC0PRETRGSEL|macro|SIM_SOPT7_ADC0PRETRGSEL
DECL|SIM_SOPT7_ADC0TRGSEL_MASK|macro|SIM_SOPT7_ADC0TRGSEL_MASK
DECL|SIM_SOPT7_ADC0TRGSEL_SHIFT|macro|SIM_SOPT7_ADC0TRGSEL_SHIFT
DECL|SIM_SOPT7_ADC0TRGSEL|macro|SIM_SOPT7_ADC0TRGSEL
DECL|SIM_SRVCOP_SRVCOP_MASK|macro|SIM_SRVCOP_SRVCOP_MASK
DECL|SIM_SRVCOP_SRVCOP_SHIFT|macro|SIM_SRVCOP_SRVCOP_SHIFT
DECL|SIM_SRVCOP_SRVCOP|macro|SIM_SRVCOP_SRVCOP
DECL|SIM_Type|typedef|} SIM_Type;
DECL|SIM_UIDL_UID_MASK|macro|SIM_UIDL_UID_MASK
DECL|SIM_UIDL_UID_SHIFT|macro|SIM_UIDL_UID_SHIFT
DECL|SIM_UIDL_UID|macro|SIM_UIDL_UID
DECL|SIM_UIDMH_UID_MASK|macro|SIM_UIDMH_UID_MASK
DECL|SIM_UIDMH_UID_SHIFT|macro|SIM_UIDMH_UID_SHIFT
DECL|SIM_UIDMH_UID|macro|SIM_UIDMH_UID
DECL|SIM_UIDML_UID_MASK|macro|SIM_UIDML_UID_MASK
DECL|SIM_UIDML_UID_SHIFT|macro|SIM_UIDML_UID_SHIFT
DECL|SIM_UIDML_UID|macro|SIM_UIDML_UID
DECL|SIM|macro|SIM
DECL|SLAST|member|__IO uint32_t SLAST; /**< TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 */
DECL|SLOT_PRELOAD|member|__IO uint32_t SLOT_PRELOAD; /**< SLOT PRELOAD, offset: 0x8C */
DECL|SLTH|member|__IO uint8_t SLTH; /**< I2C SCL Low Timeout Register High, offset: 0xA */
DECL|SLTL|member|__IO uint8_t SLTL; /**< I2C SCL Low Timeout Register Low, offset: 0xB */
DECL|SMB|member|__IO uint8_t SMB; /**< I2C SMBus Control and Status register, offset: 0x8 */
DECL|SMC_BASE_ADDRS|macro|SMC_BASE_ADDRS
DECL|SMC_BASE_PTRS|macro|SMC_BASE_PTRS
DECL|SMC_BASE|macro|SMC_BASE
DECL|SMC_PMCTRL_RUNM_MASK|macro|SMC_PMCTRL_RUNM_MASK
DECL|SMC_PMCTRL_RUNM_SHIFT|macro|SMC_PMCTRL_RUNM_SHIFT
DECL|SMC_PMCTRL_RUNM|macro|SMC_PMCTRL_RUNM
DECL|SMC_PMCTRL_STOPA_MASK|macro|SMC_PMCTRL_STOPA_MASK
DECL|SMC_PMCTRL_STOPA_SHIFT|macro|SMC_PMCTRL_STOPA_SHIFT
DECL|SMC_PMCTRL_STOPA|macro|SMC_PMCTRL_STOPA
DECL|SMC_PMCTRL_STOPM_MASK|macro|SMC_PMCTRL_STOPM_MASK
DECL|SMC_PMCTRL_STOPM_SHIFT|macro|SMC_PMCTRL_STOPM_SHIFT
DECL|SMC_PMCTRL_STOPM|macro|SMC_PMCTRL_STOPM
DECL|SMC_PMPROT_ALLS_MASK|macro|SMC_PMPROT_ALLS_MASK
DECL|SMC_PMPROT_ALLS_SHIFT|macro|SMC_PMPROT_ALLS_SHIFT
DECL|SMC_PMPROT_ALLS|macro|SMC_PMPROT_ALLS
DECL|SMC_PMPROT_AVLLS_MASK|macro|SMC_PMPROT_AVLLS_MASK
DECL|SMC_PMPROT_AVLLS_SHIFT|macro|SMC_PMPROT_AVLLS_SHIFT
DECL|SMC_PMPROT_AVLLS|macro|SMC_PMPROT_AVLLS
DECL|SMC_PMPROT_AVLP_MASK|macro|SMC_PMPROT_AVLP_MASK
DECL|SMC_PMPROT_AVLP_SHIFT|macro|SMC_PMPROT_AVLP_SHIFT
DECL|SMC_PMPROT_AVLP|macro|SMC_PMPROT_AVLP
DECL|SMC_PMSTAT_PMSTAT_MASK|macro|SMC_PMSTAT_PMSTAT_MASK
DECL|SMC_PMSTAT_PMSTAT_SHIFT|macro|SMC_PMSTAT_PMSTAT_SHIFT
DECL|SMC_PMSTAT_PMSTAT|macro|SMC_PMSTAT_PMSTAT
DECL|SMC_STOPCTRL_LLSM_MASK|macro|SMC_STOPCTRL_LLSM_MASK
DECL|SMC_STOPCTRL_LLSM_SHIFT|macro|SMC_STOPCTRL_LLSM_SHIFT
DECL|SMC_STOPCTRL_LLSM|macro|SMC_STOPCTRL_LLSM
DECL|SMC_STOPCTRL_PORPO_MASK|macro|SMC_STOPCTRL_PORPO_MASK
DECL|SMC_STOPCTRL_PORPO_SHIFT|macro|SMC_STOPCTRL_PORPO_SHIFT
DECL|SMC_STOPCTRL_PORPO|macro|SMC_STOPCTRL_PORPO
DECL|SMC_STOPCTRL_PSTOPO_MASK|macro|SMC_STOPCTRL_PSTOPO_MASK
DECL|SMC_STOPCTRL_PSTOPO_SHIFT|macro|SMC_STOPCTRL_PSTOPO_SHIFT
DECL|SMC_STOPCTRL_PSTOPO|macro|SMC_STOPCTRL_PSTOPO
DECL|SMC_STOPCTRL_RAM2PO_MASK|macro|SMC_STOPCTRL_RAM2PO_MASK
DECL|SMC_STOPCTRL_RAM2PO_SHIFT|macro|SMC_STOPCTRL_RAM2PO_SHIFT
DECL|SMC_STOPCTRL_RAM2PO|macro|SMC_STOPCTRL_RAM2PO
DECL|SMC_Type|typedef|} SMC_Type;
DECL|SMC|macro|SMC
DECL|SOFF|member|__IO uint16_t SOFF; /**< TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 */
DECL|SOPT1|member|__IO uint32_t SOPT1; /**< System Options Register 1, offset: 0x0 */
DECL|SOPT2|member|__IO uint32_t SOPT2; /**< System Options Register 2, offset: 0x1004 */
DECL|SOPT4|member|__IO uint32_t SOPT4; /**< System Options Register 4, offset: 0x100C */
DECL|SOPT5|member|__IO uint32_t SOPT5; /**< System Options Register 5, offset: 0x1010 */
DECL|SOPT7|member|__IO uint32_t SOPT7; /**< System Options Register 7, offset: 0x1018 */
DECL|SPI0_BASE|macro|SPI0_BASE
DECL|SPI0_IRQn|enumerator|SPI0_IRQn = 10, /**< SPI0 single interrupt vector for all sources */
DECL|SPI0|macro|SPI0
DECL|SPI1_BASE|macro|SPI1_BASE
DECL|SPI1_IRQn|enumerator|SPI1_IRQn = 29, /**< SPI1 single interrupt vector for all sources */
DECL|SPI1|macro|SPI1
DECL|SPI_BASE_ADDRS|macro|SPI_BASE_ADDRS
DECL|SPI_BASE_PTRS|macro|SPI_BASE_PTRS
DECL|SPI_CTAR_ASC_MASK|macro|SPI_CTAR_ASC_MASK
DECL|SPI_CTAR_ASC_SHIFT|macro|SPI_CTAR_ASC_SHIFT
DECL|SPI_CTAR_ASC|macro|SPI_CTAR_ASC
DECL|SPI_CTAR_BR_MASK|macro|SPI_CTAR_BR_MASK
DECL|SPI_CTAR_BR_SHIFT|macro|SPI_CTAR_BR_SHIFT
DECL|SPI_CTAR_BR|macro|SPI_CTAR_BR
DECL|SPI_CTAR_COUNT|macro|SPI_CTAR_COUNT
DECL|SPI_CTAR_CPHA_MASK|macro|SPI_CTAR_CPHA_MASK
DECL|SPI_CTAR_CPHA_SHIFT|macro|SPI_CTAR_CPHA_SHIFT
DECL|SPI_CTAR_CPHA|macro|SPI_CTAR_CPHA
DECL|SPI_CTAR_CPOL_MASK|macro|SPI_CTAR_CPOL_MASK
DECL|SPI_CTAR_CPOL_SHIFT|macro|SPI_CTAR_CPOL_SHIFT
DECL|SPI_CTAR_CPOL|macro|SPI_CTAR_CPOL
DECL|SPI_CTAR_CSSCK_MASK|macro|SPI_CTAR_CSSCK_MASK
DECL|SPI_CTAR_CSSCK_SHIFT|macro|SPI_CTAR_CSSCK_SHIFT
DECL|SPI_CTAR_CSSCK|macro|SPI_CTAR_CSSCK
DECL|SPI_CTAR_DBR_MASK|macro|SPI_CTAR_DBR_MASK
DECL|SPI_CTAR_DBR_SHIFT|macro|SPI_CTAR_DBR_SHIFT
DECL|SPI_CTAR_DBR|macro|SPI_CTAR_DBR
DECL|SPI_CTAR_DT_MASK|macro|SPI_CTAR_DT_MASK
DECL|SPI_CTAR_DT_SHIFT|macro|SPI_CTAR_DT_SHIFT
DECL|SPI_CTAR_DT|macro|SPI_CTAR_DT
DECL|SPI_CTAR_FMSZ_MASK|macro|SPI_CTAR_FMSZ_MASK
DECL|SPI_CTAR_FMSZ_SHIFT|macro|SPI_CTAR_FMSZ_SHIFT
DECL|SPI_CTAR_FMSZ|macro|SPI_CTAR_FMSZ
DECL|SPI_CTAR_LSBFE_MASK|macro|SPI_CTAR_LSBFE_MASK
DECL|SPI_CTAR_LSBFE_SHIFT|macro|SPI_CTAR_LSBFE_SHIFT
DECL|SPI_CTAR_LSBFE|macro|SPI_CTAR_LSBFE
DECL|SPI_CTAR_PASC_MASK|macro|SPI_CTAR_PASC_MASK
DECL|SPI_CTAR_PASC_SHIFT|macro|SPI_CTAR_PASC_SHIFT
DECL|SPI_CTAR_PASC|macro|SPI_CTAR_PASC
DECL|SPI_CTAR_PBR_MASK|macro|SPI_CTAR_PBR_MASK
DECL|SPI_CTAR_PBR_SHIFT|macro|SPI_CTAR_PBR_SHIFT
DECL|SPI_CTAR_PBR|macro|SPI_CTAR_PBR
DECL|SPI_CTAR_PCSSCK_MASK|macro|SPI_CTAR_PCSSCK_MASK
DECL|SPI_CTAR_PCSSCK_SHIFT|macro|SPI_CTAR_PCSSCK_SHIFT
DECL|SPI_CTAR_PCSSCK|macro|SPI_CTAR_PCSSCK
DECL|SPI_CTAR_PDT_MASK|macro|SPI_CTAR_PDT_MASK
DECL|SPI_CTAR_PDT_SHIFT|macro|SPI_CTAR_PDT_SHIFT
DECL|SPI_CTAR_PDT|macro|SPI_CTAR_PDT
DECL|SPI_CTAR_SLAVE_COUNT|macro|SPI_CTAR_SLAVE_COUNT
DECL|SPI_CTAR_SLAVE_CPHA_MASK|macro|SPI_CTAR_SLAVE_CPHA_MASK
DECL|SPI_CTAR_SLAVE_CPHA_SHIFT|macro|SPI_CTAR_SLAVE_CPHA_SHIFT
DECL|SPI_CTAR_SLAVE_CPHA|macro|SPI_CTAR_SLAVE_CPHA
DECL|SPI_CTAR_SLAVE_CPOL_MASK|macro|SPI_CTAR_SLAVE_CPOL_MASK
DECL|SPI_CTAR_SLAVE_CPOL_SHIFT|macro|SPI_CTAR_SLAVE_CPOL_SHIFT
DECL|SPI_CTAR_SLAVE_CPOL|macro|SPI_CTAR_SLAVE_CPOL
DECL|SPI_CTAR_SLAVE_FMSZ_MASK|macro|SPI_CTAR_SLAVE_FMSZ_MASK
DECL|SPI_CTAR_SLAVE_FMSZ_SHIFT|macro|SPI_CTAR_SLAVE_FMSZ_SHIFT
DECL|SPI_CTAR_SLAVE_FMSZ|macro|SPI_CTAR_SLAVE_FMSZ
DECL|SPI_IRQS|macro|SPI_IRQS
DECL|SPI_MCR_CLR_RXF_MASK|macro|SPI_MCR_CLR_RXF_MASK
DECL|SPI_MCR_CLR_RXF_SHIFT|macro|SPI_MCR_CLR_RXF_SHIFT
DECL|SPI_MCR_CLR_RXF|macro|SPI_MCR_CLR_RXF
DECL|SPI_MCR_CLR_TXF_MASK|macro|SPI_MCR_CLR_TXF_MASK
DECL|SPI_MCR_CLR_TXF_SHIFT|macro|SPI_MCR_CLR_TXF_SHIFT
DECL|SPI_MCR_CLR_TXF|macro|SPI_MCR_CLR_TXF
DECL|SPI_MCR_CONT_SCKE_MASK|macro|SPI_MCR_CONT_SCKE_MASK
DECL|SPI_MCR_CONT_SCKE_SHIFT|macro|SPI_MCR_CONT_SCKE_SHIFT
DECL|SPI_MCR_CONT_SCKE|macro|SPI_MCR_CONT_SCKE
DECL|SPI_MCR_DCONF_MASK|macro|SPI_MCR_DCONF_MASK
DECL|SPI_MCR_DCONF_SHIFT|macro|SPI_MCR_DCONF_SHIFT
DECL|SPI_MCR_DCONF|macro|SPI_MCR_DCONF
DECL|SPI_MCR_DIS_RXF_MASK|macro|SPI_MCR_DIS_RXF_MASK
DECL|SPI_MCR_DIS_RXF_SHIFT|macro|SPI_MCR_DIS_RXF_SHIFT
DECL|SPI_MCR_DIS_RXF|macro|SPI_MCR_DIS_RXF
DECL|SPI_MCR_DIS_TXF_MASK|macro|SPI_MCR_DIS_TXF_MASK
DECL|SPI_MCR_DIS_TXF_SHIFT|macro|SPI_MCR_DIS_TXF_SHIFT
DECL|SPI_MCR_DIS_TXF|macro|SPI_MCR_DIS_TXF
DECL|SPI_MCR_DOZE_MASK|macro|SPI_MCR_DOZE_MASK
DECL|SPI_MCR_DOZE_SHIFT|macro|SPI_MCR_DOZE_SHIFT
DECL|SPI_MCR_DOZE|macro|SPI_MCR_DOZE
DECL|SPI_MCR_FRZ_MASK|macro|SPI_MCR_FRZ_MASK
DECL|SPI_MCR_FRZ_SHIFT|macro|SPI_MCR_FRZ_SHIFT
DECL|SPI_MCR_FRZ|macro|SPI_MCR_FRZ
DECL|SPI_MCR_HALT_MASK|macro|SPI_MCR_HALT_MASK
DECL|SPI_MCR_HALT_SHIFT|macro|SPI_MCR_HALT_SHIFT
DECL|SPI_MCR_HALT|macro|SPI_MCR_HALT
DECL|SPI_MCR_MDIS_MASK|macro|SPI_MCR_MDIS_MASK
DECL|SPI_MCR_MDIS_SHIFT|macro|SPI_MCR_MDIS_SHIFT
DECL|SPI_MCR_MDIS|macro|SPI_MCR_MDIS
DECL|SPI_MCR_MSTR_MASK|macro|SPI_MCR_MSTR_MASK
DECL|SPI_MCR_MSTR_SHIFT|macro|SPI_MCR_MSTR_SHIFT
DECL|SPI_MCR_MSTR|macro|SPI_MCR_MSTR
DECL|SPI_MCR_MTFE_MASK|macro|SPI_MCR_MTFE_MASK
DECL|SPI_MCR_MTFE_SHIFT|macro|SPI_MCR_MTFE_SHIFT
DECL|SPI_MCR_MTFE|macro|SPI_MCR_MTFE
DECL|SPI_MCR_PCSIS_MASK|macro|SPI_MCR_PCSIS_MASK
DECL|SPI_MCR_PCSIS_SHIFT|macro|SPI_MCR_PCSIS_SHIFT
DECL|SPI_MCR_PCSIS|macro|SPI_MCR_PCSIS
DECL|SPI_MCR_ROOE_MASK|macro|SPI_MCR_ROOE_MASK
DECL|SPI_MCR_ROOE_SHIFT|macro|SPI_MCR_ROOE_SHIFT
DECL|SPI_MCR_ROOE|macro|SPI_MCR_ROOE
DECL|SPI_MCR_SMPL_PT_MASK|macro|SPI_MCR_SMPL_PT_MASK
DECL|SPI_MCR_SMPL_PT_SHIFT|macro|SPI_MCR_SMPL_PT_SHIFT
DECL|SPI_MCR_SMPL_PT|macro|SPI_MCR_SMPL_PT
DECL|SPI_POPR_RXDATA_MASK|macro|SPI_POPR_RXDATA_MASK
DECL|SPI_POPR_RXDATA_SHIFT|macro|SPI_POPR_RXDATA_SHIFT
DECL|SPI_POPR_RXDATA|macro|SPI_POPR_RXDATA
DECL|SPI_PUSHR_CONT_MASK|macro|SPI_PUSHR_CONT_MASK
DECL|SPI_PUSHR_CONT_SHIFT|macro|SPI_PUSHR_CONT_SHIFT
DECL|SPI_PUSHR_CONT|macro|SPI_PUSHR_CONT
DECL|SPI_PUSHR_CTAS_MASK|macro|SPI_PUSHR_CTAS_MASK
DECL|SPI_PUSHR_CTAS_SHIFT|macro|SPI_PUSHR_CTAS_SHIFT
DECL|SPI_PUSHR_CTAS|macro|SPI_PUSHR_CTAS
DECL|SPI_PUSHR_CTCNT_MASK|macro|SPI_PUSHR_CTCNT_MASK
DECL|SPI_PUSHR_CTCNT_SHIFT|macro|SPI_PUSHR_CTCNT_SHIFT
DECL|SPI_PUSHR_CTCNT|macro|SPI_PUSHR_CTCNT
DECL|SPI_PUSHR_EOQ_MASK|macro|SPI_PUSHR_EOQ_MASK
DECL|SPI_PUSHR_EOQ_SHIFT|macro|SPI_PUSHR_EOQ_SHIFT
DECL|SPI_PUSHR_EOQ|macro|SPI_PUSHR_EOQ
DECL|SPI_PUSHR_PCS_MASK|macro|SPI_PUSHR_PCS_MASK
DECL|SPI_PUSHR_PCS_SHIFT|macro|SPI_PUSHR_PCS_SHIFT
DECL|SPI_PUSHR_PCS|macro|SPI_PUSHR_PCS
DECL|SPI_PUSHR_SLAVE_TXDATA_MASK|macro|SPI_PUSHR_SLAVE_TXDATA_MASK
DECL|SPI_PUSHR_SLAVE_TXDATA_SHIFT|macro|SPI_PUSHR_SLAVE_TXDATA_SHIFT
DECL|SPI_PUSHR_SLAVE_TXDATA|macro|SPI_PUSHR_SLAVE_TXDATA
DECL|SPI_PUSHR_TXDATA_MASK|macro|SPI_PUSHR_TXDATA_MASK
DECL|SPI_PUSHR_TXDATA_SHIFT|macro|SPI_PUSHR_TXDATA_SHIFT
DECL|SPI_PUSHR_TXDATA|macro|SPI_PUSHR_TXDATA
DECL|SPI_RSER_EOQF_RE_MASK|macro|SPI_RSER_EOQF_RE_MASK
DECL|SPI_RSER_EOQF_RE_SHIFT|macro|SPI_RSER_EOQF_RE_SHIFT
DECL|SPI_RSER_EOQF_RE|macro|SPI_RSER_EOQF_RE
DECL|SPI_RSER_RFDF_DIRS_MASK|macro|SPI_RSER_RFDF_DIRS_MASK
DECL|SPI_RSER_RFDF_DIRS_SHIFT|macro|SPI_RSER_RFDF_DIRS_SHIFT
DECL|SPI_RSER_RFDF_DIRS|macro|SPI_RSER_RFDF_DIRS
DECL|SPI_RSER_RFDF_RE_MASK|macro|SPI_RSER_RFDF_RE_MASK
DECL|SPI_RSER_RFDF_RE_SHIFT|macro|SPI_RSER_RFDF_RE_SHIFT
DECL|SPI_RSER_RFDF_RE|macro|SPI_RSER_RFDF_RE
DECL|SPI_RSER_RFOF_RE_MASK|macro|SPI_RSER_RFOF_RE_MASK
DECL|SPI_RSER_RFOF_RE_SHIFT|macro|SPI_RSER_RFOF_RE_SHIFT
DECL|SPI_RSER_RFOF_RE|macro|SPI_RSER_RFOF_RE
DECL|SPI_RSER_TCF_RE_MASK|macro|SPI_RSER_TCF_RE_MASK
DECL|SPI_RSER_TCF_RE_SHIFT|macro|SPI_RSER_TCF_RE_SHIFT
DECL|SPI_RSER_TCF_RE|macro|SPI_RSER_TCF_RE
DECL|SPI_RSER_TFFF_DIRS_MASK|macro|SPI_RSER_TFFF_DIRS_MASK
DECL|SPI_RSER_TFFF_DIRS_SHIFT|macro|SPI_RSER_TFFF_DIRS_SHIFT
DECL|SPI_RSER_TFFF_DIRS|macro|SPI_RSER_TFFF_DIRS
DECL|SPI_RSER_TFFF_RE_MASK|macro|SPI_RSER_TFFF_RE_MASK
DECL|SPI_RSER_TFFF_RE_SHIFT|macro|SPI_RSER_TFFF_RE_SHIFT
DECL|SPI_RSER_TFFF_RE|macro|SPI_RSER_TFFF_RE
DECL|SPI_RSER_TFUF_RE_MASK|macro|SPI_RSER_TFUF_RE_MASK
DECL|SPI_RSER_TFUF_RE_SHIFT|macro|SPI_RSER_TFUF_RE_SHIFT
DECL|SPI_RSER_TFUF_RE|macro|SPI_RSER_TFUF_RE
DECL|SPI_RXFR0_RXDATA_MASK|macro|SPI_RXFR0_RXDATA_MASK
DECL|SPI_RXFR0_RXDATA_SHIFT|macro|SPI_RXFR0_RXDATA_SHIFT
DECL|SPI_RXFR0_RXDATA|macro|SPI_RXFR0_RXDATA
DECL|SPI_RXFR1_RXDATA_MASK|macro|SPI_RXFR1_RXDATA_MASK
DECL|SPI_RXFR1_RXDATA_SHIFT|macro|SPI_RXFR1_RXDATA_SHIFT
DECL|SPI_RXFR1_RXDATA|macro|SPI_RXFR1_RXDATA
DECL|SPI_RXFR2_RXDATA_MASK|macro|SPI_RXFR2_RXDATA_MASK
DECL|SPI_RXFR2_RXDATA_SHIFT|macro|SPI_RXFR2_RXDATA_SHIFT
DECL|SPI_RXFR2_RXDATA|macro|SPI_RXFR2_RXDATA
DECL|SPI_RXFR3_RXDATA_MASK|macro|SPI_RXFR3_RXDATA_MASK
DECL|SPI_RXFR3_RXDATA_SHIFT|macro|SPI_RXFR3_RXDATA_SHIFT
DECL|SPI_RXFR3_RXDATA|macro|SPI_RXFR3_RXDATA
DECL|SPI_SR_EOQF_MASK|macro|SPI_SR_EOQF_MASK
DECL|SPI_SR_EOQF_SHIFT|macro|SPI_SR_EOQF_SHIFT
DECL|SPI_SR_EOQF|macro|SPI_SR_EOQF
DECL|SPI_SR_POPNXTPTR_MASK|macro|SPI_SR_POPNXTPTR_MASK
DECL|SPI_SR_POPNXTPTR_SHIFT|macro|SPI_SR_POPNXTPTR_SHIFT
DECL|SPI_SR_POPNXTPTR|macro|SPI_SR_POPNXTPTR
DECL|SPI_SR_RFDF_MASK|macro|SPI_SR_RFDF_MASK
DECL|SPI_SR_RFDF_SHIFT|macro|SPI_SR_RFDF_SHIFT
DECL|SPI_SR_RFDF|macro|SPI_SR_RFDF
DECL|SPI_SR_RFOF_MASK|macro|SPI_SR_RFOF_MASK
DECL|SPI_SR_RFOF_SHIFT|macro|SPI_SR_RFOF_SHIFT
DECL|SPI_SR_RFOF|macro|SPI_SR_RFOF
DECL|SPI_SR_RXCTR_MASK|macro|SPI_SR_RXCTR_MASK
DECL|SPI_SR_RXCTR_SHIFT|macro|SPI_SR_RXCTR_SHIFT
DECL|SPI_SR_RXCTR|macro|SPI_SR_RXCTR
DECL|SPI_SR_TCF_MASK|macro|SPI_SR_TCF_MASK
DECL|SPI_SR_TCF_SHIFT|macro|SPI_SR_TCF_SHIFT
DECL|SPI_SR_TCF|macro|SPI_SR_TCF
DECL|SPI_SR_TFFF_MASK|macro|SPI_SR_TFFF_MASK
DECL|SPI_SR_TFFF_SHIFT|macro|SPI_SR_TFFF_SHIFT
DECL|SPI_SR_TFFF|macro|SPI_SR_TFFF
DECL|SPI_SR_TFUF_MASK|macro|SPI_SR_TFUF_MASK
DECL|SPI_SR_TFUF_SHIFT|macro|SPI_SR_TFUF_SHIFT
DECL|SPI_SR_TFUF|macro|SPI_SR_TFUF
DECL|SPI_SR_TXCTR_MASK|macro|SPI_SR_TXCTR_MASK
DECL|SPI_SR_TXCTR_SHIFT|macro|SPI_SR_TXCTR_SHIFT
DECL|SPI_SR_TXCTR|macro|SPI_SR_TXCTR
DECL|SPI_SR_TXNXTPTR_MASK|macro|SPI_SR_TXNXTPTR_MASK
DECL|SPI_SR_TXNXTPTR_SHIFT|macro|SPI_SR_TXNXTPTR_SHIFT
DECL|SPI_SR_TXNXTPTR|macro|SPI_SR_TXNXTPTR
DECL|SPI_SR_TXRXS_MASK|macro|SPI_SR_TXRXS_MASK
DECL|SPI_SR_TXRXS_SHIFT|macro|SPI_SR_TXRXS_SHIFT
DECL|SPI_SR_TXRXS|macro|SPI_SR_TXRXS
DECL|SPI_TCR_SPI_TCNT_MASK|macro|SPI_TCR_SPI_TCNT_MASK
DECL|SPI_TCR_SPI_TCNT_SHIFT|macro|SPI_TCR_SPI_TCNT_SHIFT
DECL|SPI_TCR_SPI_TCNT|macro|SPI_TCR_SPI_TCNT
DECL|SPI_TXFR0_TXCMD_TXDATA_MASK|macro|SPI_TXFR0_TXCMD_TXDATA_MASK
DECL|SPI_TXFR0_TXCMD_TXDATA_SHIFT|macro|SPI_TXFR0_TXCMD_TXDATA_SHIFT
DECL|SPI_TXFR0_TXCMD_TXDATA|macro|SPI_TXFR0_TXCMD_TXDATA
DECL|SPI_TXFR0_TXDATA_MASK|macro|SPI_TXFR0_TXDATA_MASK
DECL|SPI_TXFR0_TXDATA_SHIFT|macro|SPI_TXFR0_TXDATA_SHIFT
DECL|SPI_TXFR0_TXDATA|macro|SPI_TXFR0_TXDATA
DECL|SPI_TXFR1_TXCMD_TXDATA_MASK|macro|SPI_TXFR1_TXCMD_TXDATA_MASK
DECL|SPI_TXFR1_TXCMD_TXDATA_SHIFT|macro|SPI_TXFR1_TXCMD_TXDATA_SHIFT
DECL|SPI_TXFR1_TXCMD_TXDATA|macro|SPI_TXFR1_TXCMD_TXDATA
DECL|SPI_TXFR1_TXDATA_MASK|macro|SPI_TXFR1_TXDATA_MASK
DECL|SPI_TXFR1_TXDATA_SHIFT|macro|SPI_TXFR1_TXDATA_SHIFT
DECL|SPI_TXFR1_TXDATA|macro|SPI_TXFR1_TXDATA
DECL|SPI_TXFR2_TXCMD_TXDATA_MASK|macro|SPI_TXFR2_TXCMD_TXDATA_MASK
DECL|SPI_TXFR2_TXCMD_TXDATA_SHIFT|macro|SPI_TXFR2_TXCMD_TXDATA_SHIFT
DECL|SPI_TXFR2_TXCMD_TXDATA|macro|SPI_TXFR2_TXCMD_TXDATA
DECL|SPI_TXFR2_TXDATA_MASK|macro|SPI_TXFR2_TXDATA_MASK
DECL|SPI_TXFR2_TXDATA_SHIFT|macro|SPI_TXFR2_TXDATA_SHIFT
DECL|SPI_TXFR2_TXDATA|macro|SPI_TXFR2_TXDATA
DECL|SPI_TXFR3_TXCMD_TXDATA_MASK|macro|SPI_TXFR3_TXCMD_TXDATA_MASK
DECL|SPI_TXFR3_TXCMD_TXDATA_SHIFT|macro|SPI_TXFR3_TXCMD_TXDATA_SHIFT
DECL|SPI_TXFR3_TXCMD_TXDATA|macro|SPI_TXFR3_TXCMD_TXDATA
DECL|SPI_TXFR3_TXDATA_MASK|macro|SPI_TXFR3_TXDATA_MASK
DECL|SPI_TXFR3_TXDATA_SHIFT|macro|SPI_TXFR3_TXDATA_SHIFT
DECL|SPI_TXFR3_TXDATA|macro|SPI_TXFR3_TXDATA
DECL|SPI_Type|typedef|} SPI_Type;
DECL|SRS0|member|__I uint8_t SRS0; /**< System Reset Status Register 0, offset: 0x0 */
DECL|SRS1|member|__I uint8_t SRS1; /**< System Reset Status Register 1, offset: 0x1 */
DECL|SRVCOP|member|__O uint32_t SRVCOP; /**< Service COP, offset: 0x1104 */
DECL|SR|member|__IO uint32_t SR; /**< RTC Status Register, offset: 0x14 */
DECL|SR|member|__IO uint32_t SR; /**< Status Register, offset: 0x2C */
DECL|SR|member|__IO uint8_t SR; /**< DAC Status Register, offset: 0x20 */
DECL|SSRT|member|__O uint8_t SSRT; /**< Set START Bit Register, offset: 0x1D */
DECL|STATUS|member|__I uint32_t STATUS; /**< PHY STATUS REGISTER, offset: 0x30 */
DECL|STATUS|member|__I uint32_t STATUS; /**< Status Register, offset: 0x3C */
DECL|STATUS|member|__IO uint32_t STATUS; /**< Capture and Compare Status, offset: 0x50 */
DECL|STAT|member|__IO uint32_t STAT; /**< LPUART Status Register, offset: 0x4 */
DECL|STA|member|__IO uint32_t STA; /**< Status Register, offset: 0x48 */
DECL|STOPCTRL|member|__IO uint8_t STOPCTRL; /**< Stop Control Register, offset: 0x2 */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /**< Cortex-M0 SV Call Interrupt */
DECL|SYNC_CTRL|member|__IO uint32_t SYNC_CTRL; /**< 802.15.4 DEMOD SYMBOL SYNC CONTROL, offset: 0xC */
DECL|SYSACCESS|member|__I uint32_t SYSACCESS; /**< System Access Register, offset: 0xFCC */
DECL|SY_CTRL_1|member|__IO uint32_t SY_CTRL_1; /**< RF Analog Synthesizer Control 1, offset: 0x1C */
DECL|SY_CTRL_2|member|__IO uint32_t SY_CTRL_2; /**< RF Analog Synthesizer Control 2, offset: 0x20 */
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /**< Cortex-M0 System Tick Interrupt */
DECL|S|member|__I uint8_t S; /**< MCG Status Register, offset: 0x6 */
DECL|S|member|__IO uint8_t S; /**< I2C Status register, offset: 0x3 */
DECL|T1CMP|member|__IO uint32_t T1CMP; /**< T1 COMPARE, offset: 0x10 */
DECL|T1_CMP|member|__IO uint32_t T1_CMP; /**< T1 COMPARE, offset: 0x8 */
DECL|T1_CMP|member|__IO uint32_t T1_CMP; /**< T1 COMPARE, offset: 0x8 */
DECL|T2CMP|member|__IO uint32_t T2CMP; /**< T2 COMPARE, offset: 0x14 */
DECL|T2PRIMECMP|member|__IO uint32_t T2PRIMECMP; /**< T2 PRIME COMPARE, offset: 0x18 */
DECL|T2_CMP|member|__IO uint32_t T2_CMP; /**< T2 COMPARE, offset: 0xC */
DECL|T2_CMP|member|__IO uint32_t T2_CMP; /**< T2 COMPARE, offset: 0xC */
DECL|T3CMP|member|__IO uint32_t T3CMP; /**< T3 COMPARE, offset: 0x1C */
DECL|T4CMP|member|__IO uint32_t T4CMP; /**< T4 COMPARE, offset: 0x20 */
DECL|TABLEMARK|member|__I uint32_t TABLEMARK; /**< End of Table Marker Register, offset: 0xC */
DECL|TAGCLEAR|member|__I uint32_t TAGCLEAR; /**< Claim TAG Clear Register, offset: 0xFA4 */
DECL|TAGSET|member|__I uint32_t TAGSET; /**< Claim TAG Set Register, offset: 0xFA0 */
DECL|TAR|member|__IO uint32_t TAR; /**< RTC Time Alarm Register, offset: 0x8 */
DECL|TBCTRL|member|__IO uint32_t TBCTRL; /**< MTB_DWT Trace Buffer Control Register, offset: 0x200 */
DECL|TCD|member|} TCD[4];
DECL|TCR|member|__IO uint32_t TCR; /**< RTC Time Compensation Register, offset: 0xC */
DECL|TCR|member|__IO uint32_t TCR; /**< Transfer Count Register, offset: 0x8 */
DECL|TCTRL|member|__IO uint32_t TCTRL; /**< Timer Control Register, array offset: 0x108, array step: 0x10 */
DECL|TFLG|member|__IO uint32_t TFLG; /**< Timer Flag Register, array offset: 0x10C, array step: 0x10 */
DECL|TIMESTAMP|member|__I uint32_t TIMESTAMP; /**< TIMESTAMP, offset: 0x10 */
DECL|TIMESTAMP|member|__I uint32_t TIMESTAMP; /**< TIMESTAMP, offset: 0x10 */
DECL|TIMESTAMP|member|__I uint32_t TIMESTAMP; /**< TIMESTAMP, offset: 0xC */
DECL|TIMING00|member|__IO uint32_t TIMING00; /**< TSM_TIMING00, offset: 0x30 */
DECL|TIMING01|member|__IO uint32_t TIMING01; /**< TSM_TIMING01, offset: 0x34 */
DECL|TIMING02|member|__IO uint32_t TIMING02; /**< TSM_TIMING02, offset: 0x38 */
DECL|TIMING03|member|__IO uint32_t TIMING03; /**< TSM_TIMING03, offset: 0x3C */
DECL|TIMING04|member|__IO uint32_t TIMING04; /**< TSM_TIMING04, offset: 0x40 */
DECL|TIMING05|member|__IO uint32_t TIMING05; /**< TSM_TIMING05, offset: 0x44 */
DECL|TIMING06|member|__IO uint32_t TIMING06; /**< TSM_TIMING06, offset: 0x48 */
DECL|TIMING07|member|__IO uint32_t TIMING07; /**< TSM_TIMING07, offset: 0x4C */
DECL|TIMING08|member|__IO uint32_t TIMING08; /**< TSM_TIMING08, offset: 0x50 */
DECL|TIMING09|member|__IO uint32_t TIMING09; /**< TSM_TIMING09, offset: 0x54 */
DECL|TIMING10|member|__IO uint32_t TIMING10; /**< TSM_TIMING10, offset: 0x58 */
DECL|TIMING11|member|__IO uint32_t TIMING11; /**< TSM_TIMING11, offset: 0x5C */
DECL|TIMING12|member|__IO uint32_t TIMING12; /**< TSM_TIMING12, offset: 0x60 */
DECL|TIMING13|member|__IO uint32_t TIMING13; /**< TSM_TIMING13, offset: 0x64 */
DECL|TIMING14|member|__IO uint32_t TIMING14; /**< TSM_TIMING14, offset: 0x68 */
DECL|TIMING15|member|__IO uint32_t TIMING15; /**< TSM_TIMING15, offset: 0x6C */
DECL|TIMING16|member|__IO uint32_t TIMING16; /**< TSM_TIMING16, offset: 0x70 */
DECL|TIMING17|member|__IO uint32_t TIMING17; /**< TSM_TIMING17, offset: 0x74 */
DECL|TIMING18|member|__IO uint32_t TIMING18; /**< TSM_TIMING18, offset: 0x78 */
DECL|TIMING19|member|__IO uint32_t TIMING19; /**< TSM_TIMING19, offset: 0x7C */
DECL|TIMING20|member|__IO uint32_t TIMING20; /**< TSM_TIMING20, offset: 0x80 */
DECL|TIMING21|member|__IO uint32_t TIMING21; /**< TSM_TIMING21, offset: 0x84 */
DECL|TIMING22|member|__IO uint32_t TIMING22; /**< TSM_TIMING22, offset: 0x88 */
DECL|TIMING23|member|__IO uint32_t TIMING23; /**< TSM_TIMING23, offset: 0x8C */
DECL|TIMING24|member|__IO uint32_t TIMING24; /**< TSM_TIMING24, offset: 0x90 */
DECL|TIMING25|member|__IO uint32_t TIMING25; /**< TSM_TIMING25, offset: 0x94 */
DECL|TIMING26|member|__IO uint32_t TIMING26; /**< TSM_TIMING26, offset: 0x98 */
DECL|TIMING27|member|__IO uint32_t TIMING27; /**< TSM_TIMING27, offset: 0x9C */
DECL|TIMING28|member|__IO uint32_t TIMING28; /**< TSM_TIMING28, offset: 0xA0 */
DECL|TIMING29|member|__IO uint32_t TIMING29; /**< TSM_TIMING29, offset: 0xA4 */
DECL|TIMING30|member|__IO uint32_t TIMING30; /**< TSM_TIMING30, offset: 0xA8 */
DECL|TIMING31|member|__IO uint32_t TIMING31; /**< TSM_TIMING31, offset: 0xAC */
DECL|TIMING32|member|__IO uint32_t TIMING32; /**< TSM_TIMING32, offset: 0xB0 */
DECL|TIMING33|member|__IO uint32_t TIMING33; /**< TSM_TIMING33, offset: 0xB4 */
DECL|TIMING34|member|__IO uint32_t TIMING34; /**< TSM_TIMING34, offset: 0xB8 */
DECL|TIMING35|member|__IO uint32_t TIMING35; /**< TSM_TIMING35, offset: 0xBC */
DECL|TIMING36|member|__IO uint32_t TIMING36; /**< TSM_TIMING36, offset: 0xC0 */
DECL|TIMING37|member|__IO uint32_t TIMING37; /**< TSM_TIMING37, offset: 0xC4 */
DECL|TIMING38|member|__IO uint32_t TIMING38; /**< TSM_TIMING38, offset: 0xC8 */
DECL|TIMING39|member|__IO uint32_t TIMING39; /**< TSM_TIMING39, offset: 0xCC */
DECL|TIMING40|member|__IO uint32_t TIMING40; /**< TSM_TIMING40, offset: 0xD0 */
DECL|TIMING41|member|__IO uint32_t TIMING41; /**< TSM_TIMING41, offset: 0xD4 */
DECL|TIMING42|member|__IO uint32_t TIMING42; /**< TSM_TIMING42, offset: 0xD8 */
DECL|TIMING43|member|__IO uint32_t TIMING43; /**< TSM_TIMING43, offset: 0xDC */
DECL|TIMING44|member|__IO uint32_t TIMING44; /**< TSM_TIMING44, offset: 0xE0 */
DECL|TIMING45|member|__IO uint32_t TIMING45; /**< TSM_TIMING45, offset: 0xE4 */
DECL|TIMING46|member|__IO uint32_t TIMING46; /**< TSM_TIMING46, offset: 0xE8 */
DECL|TIMING47|member|__IO uint32_t TIMING47; /**< TSM_TIMING47, offset: 0xEC */
DECL|TIMING48|member|__IO uint32_t TIMING48; /**< TSM_TIMING48, offset: 0xF0 */
DECL|TIMING49|member|__IO uint32_t TIMING49; /**< TSM_TIMING49, offset: 0xF4 */
DECL|TIMING50|member|__IO uint32_t TIMING50; /**< TSM_TIMING50, offset: 0xF8 */
DECL|TIMING51|member|__IO uint32_t TIMING51; /**< TSM_TIMING51, offset: 0xFC */
DECL|TIMING52|member|__IO uint32_t TIMING52; /**< TSM_TIMING52, offset: 0x100 */
DECL|TIMING53|member|__IO uint32_t TIMING53; /**< TSM_TIMING53, offset: 0x104 */
DECL|TIMING54|member|__IO uint32_t TIMING54; /**< TSM_TIMING54, offset: 0x108 */
DECL|TIMING55|member|__IO uint32_t TIMING55; /**< TSM_TIMING55, offset: 0x10C */
DECL|TIMING56|member|__IO uint32_t TIMING56; /**< TSM_TIMING56, offset: 0x110 */
DECL|TIMING57|member|__IO uint32_t TIMING57; /**< TSM_TIMING57, offset: 0x114 */
DECL|TIMING58|member|__IO uint32_t TIMING58; /**< TSM_TIMING58, offset: 0x118 */
DECL|TMR_PRESCALE|member|__IO uint32_t TMR_PRESCALE; /**< TIMER PRESCALER, offset: 0x94 */
DECL|TOTSAM|member|__I uint32_t TOTSAM; /**< Total Samples Register, offset: 0x14 */
DECL|TPM0_BASE|macro|TPM0_BASE
DECL|TPM0_IRQn|enumerator|TPM0_IRQn = 17, /**< TPM0 single interrupt vector for all sources */
DECL|TPM0|macro|TPM0
DECL|TPM1_BASE|macro|TPM1_BASE
DECL|TPM1_IRQn|enumerator|TPM1_IRQn = 18, /**< TPM1 single interrupt vector for all sources */
DECL|TPM1|macro|TPM1
DECL|TPM2_BASE|macro|TPM2_BASE
DECL|TPM2_IRQn|enumerator|TPM2_IRQn = 19, /**< TPM2 single interrupt vector for all sources */
DECL|TPM2|macro|TPM2
DECL|TPM_BASE_ADDRS|macro|TPM_BASE_ADDRS
DECL|TPM_BASE_PTRS|macro|TPM_BASE_PTRS
DECL|TPM_CNT_COUNT_MASK|macro|TPM_CNT_COUNT_MASK
DECL|TPM_CNT_COUNT_SHIFT|macro|TPM_CNT_COUNT_SHIFT
DECL|TPM_CNT_COUNT|macro|TPM_CNT_COUNT
DECL|TPM_COMBINE_COMBINE0_MASK|macro|TPM_COMBINE_COMBINE0_MASK
DECL|TPM_COMBINE_COMBINE0_SHIFT|macro|TPM_COMBINE_COMBINE0_SHIFT
DECL|TPM_COMBINE_COMBINE0|macro|TPM_COMBINE_COMBINE0
DECL|TPM_COMBINE_COMBINE1_MASK|macro|TPM_COMBINE_COMBINE1_MASK
DECL|TPM_COMBINE_COMBINE1_SHIFT|macro|TPM_COMBINE_COMBINE1_SHIFT
DECL|TPM_COMBINE_COMBINE1|macro|TPM_COMBINE_COMBINE1
DECL|TPM_COMBINE_COMSWAP0_MASK|macro|TPM_COMBINE_COMSWAP0_MASK
DECL|TPM_COMBINE_COMSWAP0_SHIFT|macro|TPM_COMBINE_COMSWAP0_SHIFT
DECL|TPM_COMBINE_COMSWAP0|macro|TPM_COMBINE_COMSWAP0
DECL|TPM_COMBINE_COMSWAP1_MASK|macro|TPM_COMBINE_COMSWAP1_MASK
DECL|TPM_COMBINE_COMSWAP1_SHIFT|macro|TPM_COMBINE_COMSWAP1_SHIFT
DECL|TPM_COMBINE_COMSWAP1|macro|TPM_COMBINE_COMSWAP1
DECL|TPM_CONF_CPOT_MASK|macro|TPM_CONF_CPOT_MASK
DECL|TPM_CONF_CPOT_SHIFT|macro|TPM_CONF_CPOT_SHIFT
DECL|TPM_CONF_CPOT|macro|TPM_CONF_CPOT
DECL|TPM_CONF_CROT_MASK|macro|TPM_CONF_CROT_MASK
DECL|TPM_CONF_CROT_SHIFT|macro|TPM_CONF_CROT_SHIFT
DECL|TPM_CONF_CROT|macro|TPM_CONF_CROT
DECL|TPM_CONF_CSOO_MASK|macro|TPM_CONF_CSOO_MASK
DECL|TPM_CONF_CSOO_SHIFT|macro|TPM_CONF_CSOO_SHIFT
DECL|TPM_CONF_CSOO|macro|TPM_CONF_CSOO
DECL|TPM_CONF_CSOT_MASK|macro|TPM_CONF_CSOT_MASK
DECL|TPM_CONF_CSOT_SHIFT|macro|TPM_CONF_CSOT_SHIFT
DECL|TPM_CONF_CSOT|macro|TPM_CONF_CSOT
DECL|TPM_CONF_DBGMODE_MASK|macro|TPM_CONF_DBGMODE_MASK
DECL|TPM_CONF_DBGMODE_SHIFT|macro|TPM_CONF_DBGMODE_SHIFT
DECL|TPM_CONF_DBGMODE|macro|TPM_CONF_DBGMODE
DECL|TPM_CONF_DOZEEN_MASK|macro|TPM_CONF_DOZEEN_MASK
DECL|TPM_CONF_DOZEEN_SHIFT|macro|TPM_CONF_DOZEEN_SHIFT
DECL|TPM_CONF_DOZEEN|macro|TPM_CONF_DOZEEN
DECL|TPM_CONF_GTBEEN_MASK|macro|TPM_CONF_GTBEEN_MASK
DECL|TPM_CONF_GTBEEN_SHIFT|macro|TPM_CONF_GTBEEN_SHIFT
DECL|TPM_CONF_GTBEEN|macro|TPM_CONF_GTBEEN
DECL|TPM_CONF_GTBSYNC_MASK|macro|TPM_CONF_GTBSYNC_MASK
DECL|TPM_CONF_GTBSYNC_SHIFT|macro|TPM_CONF_GTBSYNC_SHIFT
DECL|TPM_CONF_GTBSYNC|macro|TPM_CONF_GTBSYNC
DECL|TPM_CONF_TRGPOL_MASK|macro|TPM_CONF_TRGPOL_MASK
DECL|TPM_CONF_TRGPOL_SHIFT|macro|TPM_CONF_TRGPOL_SHIFT
DECL|TPM_CONF_TRGPOL|macro|TPM_CONF_TRGPOL
DECL|TPM_CONF_TRGSEL_MASK|macro|TPM_CONF_TRGSEL_MASK
DECL|TPM_CONF_TRGSEL_SHIFT|macro|TPM_CONF_TRGSEL_SHIFT
DECL|TPM_CONF_TRGSEL|macro|TPM_CONF_TRGSEL
DECL|TPM_CONF_TRGSRC_MASK|macro|TPM_CONF_TRGSRC_MASK
DECL|TPM_CONF_TRGSRC_SHIFT|macro|TPM_CONF_TRGSRC_SHIFT
DECL|TPM_CONF_TRGSRC|macro|TPM_CONF_TRGSRC
DECL|TPM_CnSC_CHF_MASK|macro|TPM_CnSC_CHF_MASK
DECL|TPM_CnSC_CHF_SHIFT|macro|TPM_CnSC_CHF_SHIFT
DECL|TPM_CnSC_CHF|macro|TPM_CnSC_CHF
DECL|TPM_CnSC_CHIE_MASK|macro|TPM_CnSC_CHIE_MASK
DECL|TPM_CnSC_CHIE_SHIFT|macro|TPM_CnSC_CHIE_SHIFT
DECL|TPM_CnSC_CHIE|macro|TPM_CnSC_CHIE
DECL|TPM_CnSC_COUNT|macro|TPM_CnSC_COUNT
DECL|TPM_CnSC_DMA_MASK|macro|TPM_CnSC_DMA_MASK
DECL|TPM_CnSC_DMA_SHIFT|macro|TPM_CnSC_DMA_SHIFT
DECL|TPM_CnSC_DMA|macro|TPM_CnSC_DMA
DECL|TPM_CnSC_ELSA_MASK|macro|TPM_CnSC_ELSA_MASK
DECL|TPM_CnSC_ELSA_SHIFT|macro|TPM_CnSC_ELSA_SHIFT
DECL|TPM_CnSC_ELSA|macro|TPM_CnSC_ELSA
DECL|TPM_CnSC_ELSB_MASK|macro|TPM_CnSC_ELSB_MASK
DECL|TPM_CnSC_ELSB_SHIFT|macro|TPM_CnSC_ELSB_SHIFT
DECL|TPM_CnSC_ELSB|macro|TPM_CnSC_ELSB
DECL|TPM_CnSC_MSA_MASK|macro|TPM_CnSC_MSA_MASK
DECL|TPM_CnSC_MSA_SHIFT|macro|TPM_CnSC_MSA_SHIFT
DECL|TPM_CnSC_MSA|macro|TPM_CnSC_MSA
DECL|TPM_CnSC_MSB_MASK|macro|TPM_CnSC_MSB_MASK
DECL|TPM_CnSC_MSB_SHIFT|macro|TPM_CnSC_MSB_SHIFT
DECL|TPM_CnSC_MSB|macro|TPM_CnSC_MSB
DECL|TPM_CnV_COUNT|macro|TPM_CnV_COUNT
DECL|TPM_CnV_VAL_MASK|macro|TPM_CnV_VAL_MASK
DECL|TPM_CnV_VAL_SHIFT|macro|TPM_CnV_VAL_SHIFT
DECL|TPM_CnV_VAL|macro|TPM_CnV_VAL
DECL|TPM_FILTER_CH0FVAL_MASK|macro|TPM_FILTER_CH0FVAL_MASK
DECL|TPM_FILTER_CH0FVAL_SHIFT|macro|TPM_FILTER_CH0FVAL_SHIFT
DECL|TPM_FILTER_CH0FVAL|macro|TPM_FILTER_CH0FVAL
DECL|TPM_FILTER_CH1FVAL_MASK|macro|TPM_FILTER_CH1FVAL_MASK
DECL|TPM_FILTER_CH1FVAL_SHIFT|macro|TPM_FILTER_CH1FVAL_SHIFT
DECL|TPM_FILTER_CH1FVAL|macro|TPM_FILTER_CH1FVAL
DECL|TPM_FILTER_CH2FVAL_MASK|macro|TPM_FILTER_CH2FVAL_MASK
DECL|TPM_FILTER_CH2FVAL_SHIFT|macro|TPM_FILTER_CH2FVAL_SHIFT
DECL|TPM_FILTER_CH2FVAL|macro|TPM_FILTER_CH2FVAL
DECL|TPM_FILTER_CH3FVAL_MASK|macro|TPM_FILTER_CH3FVAL_MASK
DECL|TPM_FILTER_CH3FVAL_SHIFT|macro|TPM_FILTER_CH3FVAL_SHIFT
DECL|TPM_FILTER_CH3FVAL|macro|TPM_FILTER_CH3FVAL
DECL|TPM_IRQS|macro|TPM_IRQS
DECL|TPM_MOD_MOD_MASK|macro|TPM_MOD_MOD_MASK
DECL|TPM_MOD_MOD_SHIFT|macro|TPM_MOD_MOD_SHIFT
DECL|TPM_MOD_MOD|macro|TPM_MOD_MOD
DECL|TPM_POL_POL0_MASK|macro|TPM_POL_POL0_MASK
DECL|TPM_POL_POL0_SHIFT|macro|TPM_POL_POL0_SHIFT
DECL|TPM_POL_POL0|macro|TPM_POL_POL0
DECL|TPM_POL_POL1_MASK|macro|TPM_POL_POL1_MASK
DECL|TPM_POL_POL1_SHIFT|macro|TPM_POL_POL1_SHIFT
DECL|TPM_POL_POL1|macro|TPM_POL_POL1
DECL|TPM_POL_POL2_MASK|macro|TPM_POL_POL2_MASK
DECL|TPM_POL_POL2_SHIFT|macro|TPM_POL_POL2_SHIFT
DECL|TPM_POL_POL2|macro|TPM_POL_POL2
DECL|TPM_POL_POL3_MASK|macro|TPM_POL_POL3_MASK
DECL|TPM_POL_POL3_SHIFT|macro|TPM_POL_POL3_SHIFT
DECL|TPM_POL_POL3|macro|TPM_POL_POL3
DECL|TPM_QDCTRL_QUADEN_MASK|macro|TPM_QDCTRL_QUADEN_MASK
DECL|TPM_QDCTRL_QUADEN_SHIFT|macro|TPM_QDCTRL_QUADEN_SHIFT
DECL|TPM_QDCTRL_QUADEN|macro|TPM_QDCTRL_QUADEN
DECL|TPM_QDCTRL_QUADIR_MASK|macro|TPM_QDCTRL_QUADIR_MASK
DECL|TPM_QDCTRL_QUADIR_SHIFT|macro|TPM_QDCTRL_QUADIR_SHIFT
DECL|TPM_QDCTRL_QUADIR|macro|TPM_QDCTRL_QUADIR
DECL|TPM_QDCTRL_QUADMODE_MASK|macro|TPM_QDCTRL_QUADMODE_MASK
DECL|TPM_QDCTRL_QUADMODE_SHIFT|macro|TPM_QDCTRL_QUADMODE_SHIFT
DECL|TPM_QDCTRL_QUADMODE|macro|TPM_QDCTRL_QUADMODE
DECL|TPM_QDCTRL_TOFDIR_MASK|macro|TPM_QDCTRL_TOFDIR_MASK
DECL|TPM_QDCTRL_TOFDIR_SHIFT|macro|TPM_QDCTRL_TOFDIR_SHIFT
DECL|TPM_QDCTRL_TOFDIR|macro|TPM_QDCTRL_TOFDIR
DECL|TPM_SC_CMOD_MASK|macro|TPM_SC_CMOD_MASK
DECL|TPM_SC_CMOD_SHIFT|macro|TPM_SC_CMOD_SHIFT
DECL|TPM_SC_CMOD|macro|TPM_SC_CMOD
DECL|TPM_SC_CPWMS_MASK|macro|TPM_SC_CPWMS_MASK
DECL|TPM_SC_CPWMS_SHIFT|macro|TPM_SC_CPWMS_SHIFT
DECL|TPM_SC_CPWMS|macro|TPM_SC_CPWMS
DECL|TPM_SC_DMA_MASK|macro|TPM_SC_DMA_MASK
DECL|TPM_SC_DMA_SHIFT|macro|TPM_SC_DMA_SHIFT
DECL|TPM_SC_DMA|macro|TPM_SC_DMA
DECL|TPM_SC_PS_MASK|macro|TPM_SC_PS_MASK
DECL|TPM_SC_PS_SHIFT|macro|TPM_SC_PS_SHIFT
DECL|TPM_SC_PS|macro|TPM_SC_PS
DECL|TPM_SC_TOF_MASK|macro|TPM_SC_TOF_MASK
DECL|TPM_SC_TOF_SHIFT|macro|TPM_SC_TOF_SHIFT
DECL|TPM_SC_TOF|macro|TPM_SC_TOF
DECL|TPM_SC_TOIE_MASK|macro|TPM_SC_TOIE_MASK
DECL|TPM_SC_TOIE_SHIFT|macro|TPM_SC_TOIE_SHIFT
DECL|TPM_SC_TOIE|macro|TPM_SC_TOIE
DECL|TPM_STATUS_CH0F_MASK|macro|TPM_STATUS_CH0F_MASK
DECL|TPM_STATUS_CH0F_SHIFT|macro|TPM_STATUS_CH0F_SHIFT
DECL|TPM_STATUS_CH0F|macro|TPM_STATUS_CH0F
DECL|TPM_STATUS_CH1F_MASK|macro|TPM_STATUS_CH1F_MASK
DECL|TPM_STATUS_CH1F_SHIFT|macro|TPM_STATUS_CH1F_SHIFT
DECL|TPM_STATUS_CH1F|macro|TPM_STATUS_CH1F
DECL|TPM_STATUS_CH2F_MASK|macro|TPM_STATUS_CH2F_MASK
DECL|TPM_STATUS_CH2F_SHIFT|macro|TPM_STATUS_CH2F_SHIFT
DECL|TPM_STATUS_CH2F|macro|TPM_STATUS_CH2F
DECL|TPM_STATUS_CH3F_MASK|macro|TPM_STATUS_CH3F_MASK
DECL|TPM_STATUS_CH3F_SHIFT|macro|TPM_STATUS_CH3F_SHIFT
DECL|TPM_STATUS_CH3F|macro|TPM_STATUS_CH3F
DECL|TPM_STATUS_TOF_MASK|macro|TPM_STATUS_TOF_MASK
DECL|TPM_STATUS_TOF_SHIFT|macro|TPM_STATUS_TOF_SHIFT
DECL|TPM_STATUS_TOF|macro|TPM_STATUS_TOF
DECL|TPM_Type|typedef|} TPM_Type;
DECL|TPR|member|__IO uint32_t TPR; /**< RTC Time Prescaler Register, offset: 0x4 */
DECL|TRM|member|__IO uint8_t TRM; /**< VREF Trim Register, offset: 0x0 */
DECL|TRNG0_BASE|macro|TRNG0_BASE
DECL|TRNG0_IRQn|enumerator|TRNG0_IRQn = 13, /**< TRNG0 interrupt */
DECL|TRNG0|macro|TRNG0
DECL|TRNG_BASE_ADDRS|macro|TRNG_BASE_ADDRS
DECL|TRNG_BASE_PTRS|macro|TRNG_BASE_PTRS
DECL|TRNG_ENT_COUNT|macro|TRNG_ENT_COUNT
DECL|TRNG_ENT_ENT_MASK|macro|TRNG_ENT_ENT_MASK
DECL|TRNG_ENT_ENT_SHIFT|macro|TRNG_ENT_ENT_SHIFT
DECL|TRNG_ENT_ENT|macro|TRNG_ENT_ENT
DECL|TRNG_FRQCNT_FRQ_CT_MASK|macro|TRNG_FRQCNT_FRQ_CT_MASK
DECL|TRNG_FRQCNT_FRQ_CT_SHIFT|macro|TRNG_FRQCNT_FRQ_CT_SHIFT
DECL|TRNG_FRQCNT_FRQ_CT|macro|TRNG_FRQCNT_FRQ_CT
DECL|TRNG_FRQMAX_FRQ_MAX_MASK|macro|TRNG_FRQMAX_FRQ_MAX_MASK
DECL|TRNG_FRQMAX_FRQ_MAX_SHIFT|macro|TRNG_FRQMAX_FRQ_MAX_SHIFT
DECL|TRNG_FRQMAX_FRQ_MAX|macro|TRNG_FRQMAX_FRQ_MAX
DECL|TRNG_FRQMIN_FRQ_MIN_MASK|macro|TRNG_FRQMIN_FRQ_MIN_MASK
DECL|TRNG_FRQMIN_FRQ_MIN_SHIFT|macro|TRNG_FRQMIN_FRQ_MIN_SHIFT
DECL|TRNG_FRQMIN_FRQ_MIN|macro|TRNG_FRQMIN_FRQ_MIN
DECL|TRNG_INT_CTRL_ENT_VAL_MASK|macro|TRNG_INT_CTRL_ENT_VAL_MASK
DECL|TRNG_INT_CTRL_ENT_VAL_SHIFT|macro|TRNG_INT_CTRL_ENT_VAL_SHIFT
DECL|TRNG_INT_CTRL_ENT_VAL|macro|TRNG_INT_CTRL_ENT_VAL
DECL|TRNG_INT_CTRL_FRQ_CT_FAIL_MASK|macro|TRNG_INT_CTRL_FRQ_CT_FAIL_MASK
DECL|TRNG_INT_CTRL_FRQ_CT_FAIL_SHIFT|macro|TRNG_INT_CTRL_FRQ_CT_FAIL_SHIFT
DECL|TRNG_INT_CTRL_FRQ_CT_FAIL|macro|TRNG_INT_CTRL_FRQ_CT_FAIL
DECL|TRNG_INT_CTRL_HW_ERR_MASK|macro|TRNG_INT_CTRL_HW_ERR_MASK
DECL|TRNG_INT_CTRL_HW_ERR_SHIFT|macro|TRNG_INT_CTRL_HW_ERR_SHIFT
DECL|TRNG_INT_CTRL_HW_ERR|macro|TRNG_INT_CTRL_HW_ERR
DECL|TRNG_INT_CTRL_UNUSED_MASK|macro|TRNG_INT_CTRL_UNUSED_MASK
DECL|TRNG_INT_CTRL_UNUSED_SHIFT|macro|TRNG_INT_CTRL_UNUSED_SHIFT
DECL|TRNG_INT_CTRL_UNUSED|macro|TRNG_INT_CTRL_UNUSED
DECL|TRNG_INT_MASK_ENT_VAL_MASK|macro|TRNG_INT_MASK_ENT_VAL_MASK
DECL|TRNG_INT_MASK_ENT_VAL_SHIFT|macro|TRNG_INT_MASK_ENT_VAL_SHIFT
DECL|TRNG_INT_MASK_ENT_VAL|macro|TRNG_INT_MASK_ENT_VAL
DECL|TRNG_INT_MASK_FRQ_CT_FAIL_MASK|macro|TRNG_INT_MASK_FRQ_CT_FAIL_MASK
DECL|TRNG_INT_MASK_FRQ_CT_FAIL_SHIFT|macro|TRNG_INT_MASK_FRQ_CT_FAIL_SHIFT
DECL|TRNG_INT_MASK_FRQ_CT_FAIL|macro|TRNG_INT_MASK_FRQ_CT_FAIL
DECL|TRNG_INT_MASK_HW_ERR_MASK|macro|TRNG_INT_MASK_HW_ERR_MASK
DECL|TRNG_INT_MASK_HW_ERR_SHIFT|macro|TRNG_INT_MASK_HW_ERR_SHIFT
DECL|TRNG_INT_MASK_HW_ERR|macro|TRNG_INT_MASK_HW_ERR
DECL|TRNG_INT_STATUS_ENT_VAL_MASK|macro|TRNG_INT_STATUS_ENT_VAL_MASK
DECL|TRNG_INT_STATUS_ENT_VAL_SHIFT|macro|TRNG_INT_STATUS_ENT_VAL_SHIFT
DECL|TRNG_INT_STATUS_ENT_VAL|macro|TRNG_INT_STATUS_ENT_VAL
DECL|TRNG_INT_STATUS_FRQ_CT_FAIL_MASK|macro|TRNG_INT_STATUS_FRQ_CT_FAIL_MASK
DECL|TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT|macro|TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT
DECL|TRNG_INT_STATUS_FRQ_CT_FAIL|macro|TRNG_INT_STATUS_FRQ_CT_FAIL
DECL|TRNG_INT_STATUS_HW_ERR_MASK|macro|TRNG_INT_STATUS_HW_ERR_MASK
DECL|TRNG_INT_STATUS_HW_ERR_SHIFT|macro|TRNG_INT_STATUS_HW_ERR_SHIFT
DECL|TRNG_INT_STATUS_HW_ERR|macro|TRNG_INT_STATUS_HW_ERR
DECL|TRNG_IRQS|macro|TRNG_IRQS
DECL|TRNG_MCTL_ENT_VAL_MASK|macro|TRNG_MCTL_ENT_VAL_MASK
DECL|TRNG_MCTL_ENT_VAL_SHIFT|macro|TRNG_MCTL_ENT_VAL_SHIFT
DECL|TRNG_MCTL_ENT_VAL|macro|TRNG_MCTL_ENT_VAL
DECL|TRNG_MCTL_ERR_MASK|macro|TRNG_MCTL_ERR_MASK
DECL|TRNG_MCTL_ERR_SHIFT|macro|TRNG_MCTL_ERR_SHIFT
DECL|TRNG_MCTL_ERR|macro|TRNG_MCTL_ERR
DECL|TRNG_MCTL_FCT_FAIL_MASK|macro|TRNG_MCTL_FCT_FAIL_MASK
DECL|TRNG_MCTL_FCT_FAIL_SHIFT|macro|TRNG_MCTL_FCT_FAIL_SHIFT
DECL|TRNG_MCTL_FCT_FAIL|macro|TRNG_MCTL_FCT_FAIL
DECL|TRNG_MCTL_FCT_VAL_MASK|macro|TRNG_MCTL_FCT_VAL_MASK
DECL|TRNG_MCTL_FCT_VAL_SHIFT|macro|TRNG_MCTL_FCT_VAL_SHIFT
DECL|TRNG_MCTL_FCT_VAL|macro|TRNG_MCTL_FCT_VAL
DECL|TRNG_MCTL_FOR_SCLK_MASK|macro|TRNG_MCTL_FOR_SCLK_MASK
DECL|TRNG_MCTL_FOR_SCLK_SHIFT|macro|TRNG_MCTL_FOR_SCLK_SHIFT
DECL|TRNG_MCTL_FOR_SCLK|macro|TRNG_MCTL_FOR_SCLK
DECL|TRNG_MCTL_OSC_DIV_MASK|macro|TRNG_MCTL_OSC_DIV_MASK
DECL|TRNG_MCTL_OSC_DIV_SHIFT|macro|TRNG_MCTL_OSC_DIV_SHIFT
DECL|TRNG_MCTL_OSC_DIV|macro|TRNG_MCTL_OSC_DIV
DECL|TRNG_MCTL_PRGM_MASK|macro|TRNG_MCTL_PRGM_MASK
DECL|TRNG_MCTL_PRGM_SHIFT|macro|TRNG_MCTL_PRGM_SHIFT
DECL|TRNG_MCTL_PRGM|macro|TRNG_MCTL_PRGM
DECL|TRNG_MCTL_RST_DEF_MASK|macro|TRNG_MCTL_RST_DEF_MASK
DECL|TRNG_MCTL_RST_DEF_SHIFT|macro|TRNG_MCTL_RST_DEF_SHIFT
DECL|TRNG_MCTL_RST_DEF|macro|TRNG_MCTL_RST_DEF
DECL|TRNG_MCTL_SAMP_MODE_MASK|macro|TRNG_MCTL_SAMP_MODE_MASK
DECL|TRNG_MCTL_SAMP_MODE_SHIFT|macro|TRNG_MCTL_SAMP_MODE_SHIFT
DECL|TRNG_MCTL_SAMP_MODE|macro|TRNG_MCTL_SAMP_MODE
DECL|TRNG_MCTL_TRNG_ACC_MASK|macro|TRNG_MCTL_TRNG_ACC_MASK
DECL|TRNG_MCTL_TRNG_ACC_SHIFT|macro|TRNG_MCTL_TRNG_ACC_SHIFT
DECL|TRNG_MCTL_TRNG_ACC|macro|TRNG_MCTL_TRNG_ACC
DECL|TRNG_MCTL_TSTOP_OK_MASK|macro|TRNG_MCTL_TSTOP_OK_MASK
DECL|TRNG_MCTL_TSTOP_OK_SHIFT|macro|TRNG_MCTL_TSTOP_OK_SHIFT
DECL|TRNG_MCTL_TSTOP_OK|macro|TRNG_MCTL_TSTOP_OK
DECL|TRNG_MCTL_TST_OUT_MASK|macro|TRNG_MCTL_TST_OUT_MASK
DECL|TRNG_MCTL_TST_OUT_SHIFT|macro|TRNG_MCTL_TST_OUT_SHIFT
DECL|TRNG_MCTL_TST_OUT|macro|TRNG_MCTL_TST_OUT
DECL|TRNG_MCTL_UNUSED_MASK|macro|TRNG_MCTL_UNUSED_MASK
DECL|TRNG_MCTL_UNUSED_SHIFT|macro|TRNG_MCTL_UNUSED_SHIFT
DECL|TRNG_MCTL_UNUSED|macro|TRNG_MCTL_UNUSED
DECL|TRNG_PKRCNT10_PKR_0_CT_MASK|macro|TRNG_PKRCNT10_PKR_0_CT_MASK
DECL|TRNG_PKRCNT10_PKR_0_CT_SHIFT|macro|TRNG_PKRCNT10_PKR_0_CT_SHIFT
DECL|TRNG_PKRCNT10_PKR_0_CT|macro|TRNG_PKRCNT10_PKR_0_CT
DECL|TRNG_PKRCNT10_PKR_1_CT_MASK|macro|TRNG_PKRCNT10_PKR_1_CT_MASK
DECL|TRNG_PKRCNT10_PKR_1_CT_SHIFT|macro|TRNG_PKRCNT10_PKR_1_CT_SHIFT
DECL|TRNG_PKRCNT10_PKR_1_CT|macro|TRNG_PKRCNT10_PKR_1_CT
DECL|TRNG_PKRCNT32_PKR_2_CT_MASK|macro|TRNG_PKRCNT32_PKR_2_CT_MASK
DECL|TRNG_PKRCNT32_PKR_2_CT_SHIFT|macro|TRNG_PKRCNT32_PKR_2_CT_SHIFT
DECL|TRNG_PKRCNT32_PKR_2_CT|macro|TRNG_PKRCNT32_PKR_2_CT
DECL|TRNG_PKRCNT32_PKR_3_CT_MASK|macro|TRNG_PKRCNT32_PKR_3_CT_MASK
DECL|TRNG_PKRCNT32_PKR_3_CT_SHIFT|macro|TRNG_PKRCNT32_PKR_3_CT_SHIFT
DECL|TRNG_PKRCNT32_PKR_3_CT|macro|TRNG_PKRCNT32_PKR_3_CT
DECL|TRNG_PKRCNT54_PKR_4_CT_MASK|macro|TRNG_PKRCNT54_PKR_4_CT_MASK
DECL|TRNG_PKRCNT54_PKR_4_CT_SHIFT|macro|TRNG_PKRCNT54_PKR_4_CT_SHIFT
DECL|TRNG_PKRCNT54_PKR_4_CT|macro|TRNG_PKRCNT54_PKR_4_CT
DECL|TRNG_PKRCNT54_PKR_5_CT_MASK|macro|TRNG_PKRCNT54_PKR_5_CT_MASK
DECL|TRNG_PKRCNT54_PKR_5_CT_SHIFT|macro|TRNG_PKRCNT54_PKR_5_CT_SHIFT
DECL|TRNG_PKRCNT54_PKR_5_CT|macro|TRNG_PKRCNT54_PKR_5_CT
DECL|TRNG_PKRCNT76_PKR_6_CT_MASK|macro|TRNG_PKRCNT76_PKR_6_CT_MASK
DECL|TRNG_PKRCNT76_PKR_6_CT_SHIFT|macro|TRNG_PKRCNT76_PKR_6_CT_SHIFT
DECL|TRNG_PKRCNT76_PKR_6_CT|macro|TRNG_PKRCNT76_PKR_6_CT
DECL|TRNG_PKRCNT76_PKR_7_CT_MASK|macro|TRNG_PKRCNT76_PKR_7_CT_MASK
DECL|TRNG_PKRCNT76_PKR_7_CT_SHIFT|macro|TRNG_PKRCNT76_PKR_7_CT_SHIFT
DECL|TRNG_PKRCNT76_PKR_7_CT|macro|TRNG_PKRCNT76_PKR_7_CT
DECL|TRNG_PKRCNT98_PKR_8_CT_MASK|macro|TRNG_PKRCNT98_PKR_8_CT_MASK
DECL|TRNG_PKRCNT98_PKR_8_CT_SHIFT|macro|TRNG_PKRCNT98_PKR_8_CT_SHIFT
DECL|TRNG_PKRCNT98_PKR_8_CT|macro|TRNG_PKRCNT98_PKR_8_CT
DECL|TRNG_PKRCNT98_PKR_9_CT_MASK|macro|TRNG_PKRCNT98_PKR_9_CT_MASK
DECL|TRNG_PKRCNT98_PKR_9_CT_SHIFT|macro|TRNG_PKRCNT98_PKR_9_CT_SHIFT
DECL|TRNG_PKRCNT98_PKR_9_CT|macro|TRNG_PKRCNT98_PKR_9_CT
DECL|TRNG_PKRCNTBA_PKR_A_CT_MASK|macro|TRNG_PKRCNTBA_PKR_A_CT_MASK
DECL|TRNG_PKRCNTBA_PKR_A_CT_SHIFT|macro|TRNG_PKRCNTBA_PKR_A_CT_SHIFT
DECL|TRNG_PKRCNTBA_PKR_A_CT|macro|TRNG_PKRCNTBA_PKR_A_CT
DECL|TRNG_PKRCNTBA_PKR_B_CT_MASK|macro|TRNG_PKRCNTBA_PKR_B_CT_MASK
DECL|TRNG_PKRCNTBA_PKR_B_CT_SHIFT|macro|TRNG_PKRCNTBA_PKR_B_CT_SHIFT
DECL|TRNG_PKRCNTBA_PKR_B_CT|macro|TRNG_PKRCNTBA_PKR_B_CT
DECL|TRNG_PKRCNTDC_PKR_C_CT_MASK|macro|TRNG_PKRCNTDC_PKR_C_CT_MASK
DECL|TRNG_PKRCNTDC_PKR_C_CT_SHIFT|macro|TRNG_PKRCNTDC_PKR_C_CT_SHIFT
DECL|TRNG_PKRCNTDC_PKR_C_CT|macro|TRNG_PKRCNTDC_PKR_C_CT
DECL|TRNG_PKRCNTDC_PKR_D_CT_MASK|macro|TRNG_PKRCNTDC_PKR_D_CT_MASK
DECL|TRNG_PKRCNTDC_PKR_D_CT_SHIFT|macro|TRNG_PKRCNTDC_PKR_D_CT_SHIFT
DECL|TRNG_PKRCNTDC_PKR_D_CT|macro|TRNG_PKRCNTDC_PKR_D_CT
DECL|TRNG_PKRCNTFE_PKR_E_CT_MASK|macro|TRNG_PKRCNTFE_PKR_E_CT_MASK
DECL|TRNG_PKRCNTFE_PKR_E_CT_SHIFT|macro|TRNG_PKRCNTFE_PKR_E_CT_SHIFT
DECL|TRNG_PKRCNTFE_PKR_E_CT|macro|TRNG_PKRCNTFE_PKR_E_CT
DECL|TRNG_PKRCNTFE_PKR_F_CT_MASK|macro|TRNG_PKRCNTFE_PKR_F_CT_MASK
DECL|TRNG_PKRCNTFE_PKR_F_CT_SHIFT|macro|TRNG_PKRCNTFE_PKR_F_CT_SHIFT
DECL|TRNG_PKRCNTFE_PKR_F_CT|macro|TRNG_PKRCNTFE_PKR_F_CT
DECL|TRNG_PKRMAX_PKR_MAX_MASK|macro|TRNG_PKRMAX_PKR_MAX_MASK
DECL|TRNG_PKRMAX_PKR_MAX_SHIFT|macro|TRNG_PKRMAX_PKR_MAX_SHIFT
DECL|TRNG_PKRMAX_PKR_MAX|macro|TRNG_PKRMAX_PKR_MAX
DECL|TRNG_PKRRNG_PKR_RNG_MASK|macro|TRNG_PKRRNG_PKR_RNG_MASK
DECL|TRNG_PKRRNG_PKR_RNG_SHIFT|macro|TRNG_PKRRNG_PKR_RNG_SHIFT
DECL|TRNG_PKRRNG_PKR_RNG|macro|TRNG_PKRRNG_PKR_RNG
DECL|TRNG_PKRSQ_PKR_SQ_MASK|macro|TRNG_PKRSQ_PKR_SQ_MASK
DECL|TRNG_PKRSQ_PKR_SQ_SHIFT|macro|TRNG_PKRSQ_PKR_SQ_SHIFT
DECL|TRNG_PKRSQ_PKR_SQ|macro|TRNG_PKRSQ_PKR_SQ
DECL|TRNG_SBLIM_SB_LIM_MASK|macro|TRNG_SBLIM_SB_LIM_MASK
DECL|TRNG_SBLIM_SB_LIM_SHIFT|macro|TRNG_SBLIM_SB_LIM_SHIFT
DECL|TRNG_SBLIM_SB_LIM|macro|TRNG_SBLIM_SB_LIM
DECL|TRNG_SCMC_MONO_CT_MASK|macro|TRNG_SCMC_MONO_CT_MASK
DECL|TRNG_SCMC_MONO_CT_SHIFT|macro|TRNG_SCMC_MONO_CT_SHIFT
DECL|TRNG_SCMC_MONO_CT|macro|TRNG_SCMC_MONO_CT
DECL|TRNG_SCMISC_LRUN_MAX_MASK|macro|TRNG_SCMISC_LRUN_MAX_MASK
DECL|TRNG_SCMISC_LRUN_MAX_SHIFT|macro|TRNG_SCMISC_LRUN_MAX_SHIFT
DECL|TRNG_SCMISC_LRUN_MAX|macro|TRNG_SCMISC_LRUN_MAX
DECL|TRNG_SCMISC_RTY_CT_MASK|macro|TRNG_SCMISC_RTY_CT_MASK
DECL|TRNG_SCMISC_RTY_CT_SHIFT|macro|TRNG_SCMISC_RTY_CT_SHIFT
DECL|TRNG_SCMISC_RTY_CT|macro|TRNG_SCMISC_RTY_CT
DECL|TRNG_SCML_MONO_MAX_MASK|macro|TRNG_SCML_MONO_MAX_MASK
DECL|TRNG_SCML_MONO_MAX_SHIFT|macro|TRNG_SCML_MONO_MAX_SHIFT
DECL|TRNG_SCML_MONO_MAX|macro|TRNG_SCML_MONO_MAX
DECL|TRNG_SCML_MONO_RNG_MASK|macro|TRNG_SCML_MONO_RNG_MASK
DECL|TRNG_SCML_MONO_RNG_SHIFT|macro|TRNG_SCML_MONO_RNG_SHIFT
DECL|TRNG_SCML_MONO_RNG|macro|TRNG_SCML_MONO_RNG
DECL|TRNG_SCR1C_R1_0_CT_MASK|macro|TRNG_SCR1C_R1_0_CT_MASK
DECL|TRNG_SCR1C_R1_0_CT_SHIFT|macro|TRNG_SCR1C_R1_0_CT_SHIFT
DECL|TRNG_SCR1C_R1_0_CT|macro|TRNG_SCR1C_R1_0_CT
DECL|TRNG_SCR1C_R1_1_CT_MASK|macro|TRNG_SCR1C_R1_1_CT_MASK
DECL|TRNG_SCR1C_R1_1_CT_SHIFT|macro|TRNG_SCR1C_R1_1_CT_SHIFT
DECL|TRNG_SCR1C_R1_1_CT|macro|TRNG_SCR1C_R1_1_CT
DECL|TRNG_SCR1L_RUN1_MAX_MASK|macro|TRNG_SCR1L_RUN1_MAX_MASK
DECL|TRNG_SCR1L_RUN1_MAX_SHIFT|macro|TRNG_SCR1L_RUN1_MAX_SHIFT
DECL|TRNG_SCR1L_RUN1_MAX|macro|TRNG_SCR1L_RUN1_MAX
DECL|TRNG_SCR1L_RUN1_RNG_MASK|macro|TRNG_SCR1L_RUN1_RNG_MASK
DECL|TRNG_SCR1L_RUN1_RNG_SHIFT|macro|TRNG_SCR1L_RUN1_RNG_SHIFT
DECL|TRNG_SCR1L_RUN1_RNG|macro|TRNG_SCR1L_RUN1_RNG
DECL|TRNG_SCR2C_R2_0_CT_MASK|macro|TRNG_SCR2C_R2_0_CT_MASK
DECL|TRNG_SCR2C_R2_0_CT_SHIFT|macro|TRNG_SCR2C_R2_0_CT_SHIFT
DECL|TRNG_SCR2C_R2_0_CT|macro|TRNG_SCR2C_R2_0_CT
DECL|TRNG_SCR2C_R2_1_CT_MASK|macro|TRNG_SCR2C_R2_1_CT_MASK
DECL|TRNG_SCR2C_R2_1_CT_SHIFT|macro|TRNG_SCR2C_R2_1_CT_SHIFT
DECL|TRNG_SCR2C_R2_1_CT|macro|TRNG_SCR2C_R2_1_CT
DECL|TRNG_SCR2L_RUN2_MAX_MASK|macro|TRNG_SCR2L_RUN2_MAX_MASK
DECL|TRNG_SCR2L_RUN2_MAX_SHIFT|macro|TRNG_SCR2L_RUN2_MAX_SHIFT
DECL|TRNG_SCR2L_RUN2_MAX|macro|TRNG_SCR2L_RUN2_MAX
DECL|TRNG_SCR2L_RUN2_RNG_MASK|macro|TRNG_SCR2L_RUN2_RNG_MASK
DECL|TRNG_SCR2L_RUN2_RNG_SHIFT|macro|TRNG_SCR2L_RUN2_RNG_SHIFT
DECL|TRNG_SCR2L_RUN2_RNG|macro|TRNG_SCR2L_RUN2_RNG
DECL|TRNG_SCR3C_R3_0_CT_MASK|macro|TRNG_SCR3C_R3_0_CT_MASK
DECL|TRNG_SCR3C_R3_0_CT_SHIFT|macro|TRNG_SCR3C_R3_0_CT_SHIFT
DECL|TRNG_SCR3C_R3_0_CT|macro|TRNG_SCR3C_R3_0_CT
DECL|TRNG_SCR3C_R3_1_CT_MASK|macro|TRNG_SCR3C_R3_1_CT_MASK
DECL|TRNG_SCR3C_R3_1_CT_SHIFT|macro|TRNG_SCR3C_R3_1_CT_SHIFT
DECL|TRNG_SCR3C_R3_1_CT|macro|TRNG_SCR3C_R3_1_CT
DECL|TRNG_SCR3L_RUN3_MAX_MASK|macro|TRNG_SCR3L_RUN3_MAX_MASK
DECL|TRNG_SCR3L_RUN3_MAX_SHIFT|macro|TRNG_SCR3L_RUN3_MAX_SHIFT
DECL|TRNG_SCR3L_RUN3_MAX|macro|TRNG_SCR3L_RUN3_MAX
DECL|TRNG_SCR3L_RUN3_RNG_MASK|macro|TRNG_SCR3L_RUN3_RNG_MASK
DECL|TRNG_SCR3L_RUN3_RNG_SHIFT|macro|TRNG_SCR3L_RUN3_RNG_SHIFT
DECL|TRNG_SCR3L_RUN3_RNG|macro|TRNG_SCR3L_RUN3_RNG
DECL|TRNG_SCR4C_R4_0_CT_MASK|macro|TRNG_SCR4C_R4_0_CT_MASK
DECL|TRNG_SCR4C_R4_0_CT_SHIFT|macro|TRNG_SCR4C_R4_0_CT_SHIFT
DECL|TRNG_SCR4C_R4_0_CT|macro|TRNG_SCR4C_R4_0_CT
DECL|TRNG_SCR4C_R4_1_CT_MASK|macro|TRNG_SCR4C_R4_1_CT_MASK
DECL|TRNG_SCR4C_R4_1_CT_SHIFT|macro|TRNG_SCR4C_R4_1_CT_SHIFT
DECL|TRNG_SCR4C_R4_1_CT|macro|TRNG_SCR4C_R4_1_CT
DECL|TRNG_SCR4L_RUN4_MAX_MASK|macro|TRNG_SCR4L_RUN4_MAX_MASK
DECL|TRNG_SCR4L_RUN4_MAX_SHIFT|macro|TRNG_SCR4L_RUN4_MAX_SHIFT
DECL|TRNG_SCR4L_RUN4_MAX|macro|TRNG_SCR4L_RUN4_MAX
DECL|TRNG_SCR4L_RUN4_RNG_MASK|macro|TRNG_SCR4L_RUN4_RNG_MASK
DECL|TRNG_SCR4L_RUN4_RNG_SHIFT|macro|TRNG_SCR4L_RUN4_RNG_SHIFT
DECL|TRNG_SCR4L_RUN4_RNG|macro|TRNG_SCR4L_RUN4_RNG
DECL|TRNG_SCR5C_R5_0_CT_MASK|macro|TRNG_SCR5C_R5_0_CT_MASK
DECL|TRNG_SCR5C_R5_0_CT_SHIFT|macro|TRNG_SCR5C_R5_0_CT_SHIFT
DECL|TRNG_SCR5C_R5_0_CT|macro|TRNG_SCR5C_R5_0_CT
DECL|TRNG_SCR5C_R5_1_CT_MASK|macro|TRNG_SCR5C_R5_1_CT_MASK
DECL|TRNG_SCR5C_R5_1_CT_SHIFT|macro|TRNG_SCR5C_R5_1_CT_SHIFT
DECL|TRNG_SCR5C_R5_1_CT|macro|TRNG_SCR5C_R5_1_CT
DECL|TRNG_SCR5L_RUN5_MAX_MASK|macro|TRNG_SCR5L_RUN5_MAX_MASK
DECL|TRNG_SCR5L_RUN5_MAX_SHIFT|macro|TRNG_SCR5L_RUN5_MAX_SHIFT
DECL|TRNG_SCR5L_RUN5_MAX|macro|TRNG_SCR5L_RUN5_MAX
DECL|TRNG_SCR5L_RUN5_RNG_MASK|macro|TRNG_SCR5L_RUN5_RNG_MASK
DECL|TRNG_SCR5L_RUN5_RNG_SHIFT|macro|TRNG_SCR5L_RUN5_RNG_SHIFT
DECL|TRNG_SCR5L_RUN5_RNG|macro|TRNG_SCR5L_RUN5_RNG
DECL|TRNG_SCR6PC_R6P_0_CT_MASK|macro|TRNG_SCR6PC_R6P_0_CT_MASK
DECL|TRNG_SCR6PC_R6P_0_CT_SHIFT|macro|TRNG_SCR6PC_R6P_0_CT_SHIFT
DECL|TRNG_SCR6PC_R6P_0_CT|macro|TRNG_SCR6PC_R6P_0_CT
DECL|TRNG_SCR6PC_R6P_1_CT_MASK|macro|TRNG_SCR6PC_R6P_1_CT_MASK
DECL|TRNG_SCR6PC_R6P_1_CT_SHIFT|macro|TRNG_SCR6PC_R6P_1_CT_SHIFT
DECL|TRNG_SCR6PC_R6P_1_CT|macro|TRNG_SCR6PC_R6P_1_CT
DECL|TRNG_SCR6PL_RUN6P_MAX_MASK|macro|TRNG_SCR6PL_RUN6P_MAX_MASK
DECL|TRNG_SCR6PL_RUN6P_MAX_SHIFT|macro|TRNG_SCR6PL_RUN6P_MAX_SHIFT
DECL|TRNG_SCR6PL_RUN6P_MAX|macro|TRNG_SCR6PL_RUN6P_MAX
DECL|TRNG_SCR6PL_RUN6P_RNG_MASK|macro|TRNG_SCR6PL_RUN6P_RNG_MASK
DECL|TRNG_SCR6PL_RUN6P_RNG_SHIFT|macro|TRNG_SCR6PL_RUN6P_RNG_SHIFT
DECL|TRNG_SCR6PL_RUN6P_RNG|macro|TRNG_SCR6PL_RUN6P_RNG
DECL|TRNG_SDCTL_ENT_DLY_MASK|macro|TRNG_SDCTL_ENT_DLY_MASK
DECL|TRNG_SDCTL_ENT_DLY_SHIFT|macro|TRNG_SDCTL_ENT_DLY_SHIFT
DECL|TRNG_SDCTL_ENT_DLY|macro|TRNG_SDCTL_ENT_DLY
DECL|TRNG_SDCTL_SAMP_SIZE_MASK|macro|TRNG_SDCTL_SAMP_SIZE_MASK
DECL|TRNG_SDCTL_SAMP_SIZE_SHIFT|macro|TRNG_SDCTL_SAMP_SIZE_SHIFT
DECL|TRNG_SDCTL_SAMP_SIZE|macro|TRNG_SDCTL_SAMP_SIZE
DECL|TRNG_SEC_CFG_NO_PRGM_MASK|macro|TRNG_SEC_CFG_NO_PRGM_MASK
DECL|TRNG_SEC_CFG_NO_PRGM_SHIFT|macro|TRNG_SEC_CFG_NO_PRGM_SHIFT
DECL|TRNG_SEC_CFG_NO_PRGM|macro|TRNG_SEC_CFG_NO_PRGM
DECL|TRNG_SEC_CFG_SH0_MASK|macro|TRNG_SEC_CFG_SH0_MASK
DECL|TRNG_SEC_CFG_SH0_SHIFT|macro|TRNG_SEC_CFG_SH0_SHIFT
DECL|TRNG_SEC_CFG_SH0|macro|TRNG_SEC_CFG_SH0
DECL|TRNG_SEC_CFG_SK_VAL_MASK|macro|TRNG_SEC_CFG_SK_VAL_MASK
DECL|TRNG_SEC_CFG_SK_VAL_SHIFT|macro|TRNG_SEC_CFG_SK_VAL_SHIFT
DECL|TRNG_SEC_CFG_SK_VAL|macro|TRNG_SEC_CFG_SK_VAL
DECL|TRNG_STATUS_RETRY_CT_MASK|macro|TRNG_STATUS_RETRY_CT_MASK
DECL|TRNG_STATUS_RETRY_CT_SHIFT|macro|TRNG_STATUS_RETRY_CT_SHIFT
DECL|TRNG_STATUS_RETRY_CT|macro|TRNG_STATUS_RETRY_CT
DECL|TRNG_STATUS_TF1BR0_MASK|macro|TRNG_STATUS_TF1BR0_MASK
DECL|TRNG_STATUS_TF1BR0_SHIFT|macro|TRNG_STATUS_TF1BR0_SHIFT
DECL|TRNG_STATUS_TF1BR0|macro|TRNG_STATUS_TF1BR0
DECL|TRNG_STATUS_TF1BR1_MASK|macro|TRNG_STATUS_TF1BR1_MASK
DECL|TRNG_STATUS_TF1BR1_SHIFT|macro|TRNG_STATUS_TF1BR1_SHIFT
DECL|TRNG_STATUS_TF1BR1|macro|TRNG_STATUS_TF1BR1
DECL|TRNG_STATUS_TF2BR0_MASK|macro|TRNG_STATUS_TF2BR0_MASK
DECL|TRNG_STATUS_TF2BR0_SHIFT|macro|TRNG_STATUS_TF2BR0_SHIFT
DECL|TRNG_STATUS_TF2BR0|macro|TRNG_STATUS_TF2BR0
DECL|TRNG_STATUS_TF2BR1_MASK|macro|TRNG_STATUS_TF2BR1_MASK
DECL|TRNG_STATUS_TF2BR1_SHIFT|macro|TRNG_STATUS_TF2BR1_SHIFT
DECL|TRNG_STATUS_TF2BR1|macro|TRNG_STATUS_TF2BR1
DECL|TRNG_STATUS_TF3BR0_MASK|macro|TRNG_STATUS_TF3BR0_MASK
DECL|TRNG_STATUS_TF3BR0_SHIFT|macro|TRNG_STATUS_TF3BR0_SHIFT
DECL|TRNG_STATUS_TF3BR0|macro|TRNG_STATUS_TF3BR0
DECL|TRNG_STATUS_TF3BR1_MASK|macro|TRNG_STATUS_TF3BR1_MASK
DECL|TRNG_STATUS_TF3BR1_SHIFT|macro|TRNG_STATUS_TF3BR1_SHIFT
DECL|TRNG_STATUS_TF3BR1|macro|TRNG_STATUS_TF3BR1
DECL|TRNG_STATUS_TF4BR0_MASK|macro|TRNG_STATUS_TF4BR0_MASK
DECL|TRNG_STATUS_TF4BR0_SHIFT|macro|TRNG_STATUS_TF4BR0_SHIFT
DECL|TRNG_STATUS_TF4BR0|macro|TRNG_STATUS_TF4BR0
DECL|TRNG_STATUS_TF4BR1_MASK|macro|TRNG_STATUS_TF4BR1_MASK
DECL|TRNG_STATUS_TF4BR1_SHIFT|macro|TRNG_STATUS_TF4BR1_SHIFT
DECL|TRNG_STATUS_TF4BR1|macro|TRNG_STATUS_TF4BR1
DECL|TRNG_STATUS_TF5BR0_MASK|macro|TRNG_STATUS_TF5BR0_MASK
DECL|TRNG_STATUS_TF5BR0_SHIFT|macro|TRNG_STATUS_TF5BR0_SHIFT
DECL|TRNG_STATUS_TF5BR0|macro|TRNG_STATUS_TF5BR0
DECL|TRNG_STATUS_TF5BR1_MASK|macro|TRNG_STATUS_TF5BR1_MASK
DECL|TRNG_STATUS_TF5BR1_SHIFT|macro|TRNG_STATUS_TF5BR1_SHIFT
DECL|TRNG_STATUS_TF5BR1|macro|TRNG_STATUS_TF5BR1
DECL|TRNG_STATUS_TF6PBR0_MASK|macro|TRNG_STATUS_TF6PBR0_MASK
DECL|TRNG_STATUS_TF6PBR0_SHIFT|macro|TRNG_STATUS_TF6PBR0_SHIFT
DECL|TRNG_STATUS_TF6PBR0|macro|TRNG_STATUS_TF6PBR0
DECL|TRNG_STATUS_TF6PBR1_MASK|macro|TRNG_STATUS_TF6PBR1_MASK
DECL|TRNG_STATUS_TF6PBR1_SHIFT|macro|TRNG_STATUS_TF6PBR1_SHIFT
DECL|TRNG_STATUS_TF6PBR1|macro|TRNG_STATUS_TF6PBR1
DECL|TRNG_STATUS_TFLR_MASK|macro|TRNG_STATUS_TFLR_MASK
DECL|TRNG_STATUS_TFLR_SHIFT|macro|TRNG_STATUS_TFLR_SHIFT
DECL|TRNG_STATUS_TFLR|macro|TRNG_STATUS_TFLR
DECL|TRNG_STATUS_TFMB_MASK|macro|TRNG_STATUS_TFMB_MASK
DECL|TRNG_STATUS_TFMB_SHIFT|macro|TRNG_STATUS_TFMB_SHIFT
DECL|TRNG_STATUS_TFMB|macro|TRNG_STATUS_TFMB
DECL|TRNG_STATUS_TFP_MASK|macro|TRNG_STATUS_TFP_MASK
DECL|TRNG_STATUS_TFP_SHIFT|macro|TRNG_STATUS_TFP_SHIFT
DECL|TRNG_STATUS_TFP|macro|TRNG_STATUS_TFP
DECL|TRNG_STATUS_TFSB_MASK|macro|TRNG_STATUS_TFSB_MASK
DECL|TRNG_STATUS_TFSB_SHIFT|macro|TRNG_STATUS_TFSB_SHIFT
DECL|TRNG_STATUS_TFSB|macro|TRNG_STATUS_TFSB
DECL|TRNG_TOTSAM_TOT_SAM_MASK|macro|TRNG_TOTSAM_TOT_SAM_MASK
DECL|TRNG_TOTSAM_TOT_SAM_SHIFT|macro|TRNG_TOTSAM_TOT_SAM_SHIFT
DECL|TRNG_TOTSAM_TOT_SAM|macro|TRNG_TOTSAM_TOT_SAM
DECL|TRNG_Type|typedef|} TRNG_Type;
DECL|TRNG_VID1_IP_ID_MASK|macro|TRNG_VID1_IP_ID_MASK
DECL|TRNG_VID1_IP_ID_SHIFT|macro|TRNG_VID1_IP_ID_SHIFT
DECL|TRNG_VID1_IP_ID|macro|TRNG_VID1_IP_ID
DECL|TRNG_VID1_MAJ_REV_MASK|macro|TRNG_VID1_MAJ_REV_MASK
DECL|TRNG_VID1_MAJ_REV_SHIFT|macro|TRNG_VID1_MAJ_REV_SHIFT
DECL|TRNG_VID1_MAJ_REV|macro|TRNG_VID1_MAJ_REV
DECL|TRNG_VID1_MIN_REV_MASK|macro|TRNG_VID1_MIN_REV_MASK
DECL|TRNG_VID1_MIN_REV_SHIFT|macro|TRNG_VID1_MIN_REV_SHIFT
DECL|TRNG_VID1_MIN_REV|macro|TRNG_VID1_MIN_REV
DECL|TRNG_VID2_CONFIG_OPT_MASK|macro|TRNG_VID2_CONFIG_OPT_MASK
DECL|TRNG_VID2_CONFIG_OPT_SHIFT|macro|TRNG_VID2_CONFIG_OPT_SHIFT
DECL|TRNG_VID2_CONFIG_OPT|macro|TRNG_VID2_CONFIG_OPT
DECL|TRNG_VID2_ECO_REV_MASK|macro|TRNG_VID2_ECO_REV_MASK
DECL|TRNG_VID2_ECO_REV_SHIFT|macro|TRNG_VID2_ECO_REV_SHIFT
DECL|TRNG_VID2_ECO_REV|macro|TRNG_VID2_ECO_REV
DECL|TRNG_VID2_ERA_MASK|macro|TRNG_VID2_ERA_MASK
DECL|TRNG_VID2_ERA_SHIFT|macro|TRNG_VID2_ERA_SHIFT
DECL|TRNG_VID2_ERA|macro|TRNG_VID2_ERA
DECL|TRNG_VID2_INTG_OPT_MASK|macro|TRNG_VID2_INTG_OPT_MASK
DECL|TRNG_VID2_INTG_OPT_SHIFT|macro|TRNG_VID2_INTG_OPT_SHIFT
DECL|TRNG_VID2_INTG_OPT|macro|TRNG_VID2_INTG_OPT
DECL|TSHD|member|__IO uint32_t TSHD; /**< TSI Threshold Register, offset: 0x8 */
DECL|TSI0_BASE|macro|TSI0_BASE
DECL|TSI0_IRQn|enumerator|TSI0_IRQn = 11, /**< TSI0 single interrupt vector for all sources */
DECL|TSI0|macro|TSI0
DECL|TSI_BASE_ADDRS|macro|TSI_BASE_ADDRS
DECL|TSI_BASE_PTRS|macro|TSI_BASE_PTRS
DECL|TSI_DATA_DMAEN_MASK|macro|TSI_DATA_DMAEN_MASK
DECL|TSI_DATA_DMAEN_SHIFT|macro|TSI_DATA_DMAEN_SHIFT
DECL|TSI_DATA_DMAEN|macro|TSI_DATA_DMAEN
DECL|TSI_DATA_SWTS_MASK|macro|TSI_DATA_SWTS_MASK
DECL|TSI_DATA_SWTS_SHIFT|macro|TSI_DATA_SWTS_SHIFT
DECL|TSI_DATA_SWTS|macro|TSI_DATA_SWTS
DECL|TSI_DATA_TSICH_MASK|macro|TSI_DATA_TSICH_MASK
DECL|TSI_DATA_TSICH_SHIFT|macro|TSI_DATA_TSICH_SHIFT
DECL|TSI_DATA_TSICH|macro|TSI_DATA_TSICH
DECL|TSI_DATA_TSICNT_MASK|macro|TSI_DATA_TSICNT_MASK
DECL|TSI_DATA_TSICNT_SHIFT|macro|TSI_DATA_TSICNT_SHIFT
DECL|TSI_DATA_TSICNT|macro|TSI_DATA_TSICNT
DECL|TSI_GENCS_CURSW_MASK|macro|TSI_GENCS_CURSW_MASK
DECL|TSI_GENCS_CURSW_SHIFT|macro|TSI_GENCS_CURSW_SHIFT
DECL|TSI_GENCS_CURSW|macro|TSI_GENCS_CURSW
DECL|TSI_GENCS_DVOLT_MASK|macro|TSI_GENCS_DVOLT_MASK
DECL|TSI_GENCS_DVOLT_SHIFT|macro|TSI_GENCS_DVOLT_SHIFT
DECL|TSI_GENCS_DVOLT|macro|TSI_GENCS_DVOLT
DECL|TSI_GENCS_EOSF_MASK|macro|TSI_GENCS_EOSF_MASK
DECL|TSI_GENCS_EOSF_SHIFT|macro|TSI_GENCS_EOSF_SHIFT
DECL|TSI_GENCS_EOSF|macro|TSI_GENCS_EOSF
DECL|TSI_GENCS_ESOR_MASK|macro|TSI_GENCS_ESOR_MASK
DECL|TSI_GENCS_ESOR_SHIFT|macro|TSI_GENCS_ESOR_SHIFT
DECL|TSI_GENCS_ESOR|macro|TSI_GENCS_ESOR
DECL|TSI_GENCS_EXTCHRG_MASK|macro|TSI_GENCS_EXTCHRG_MASK
DECL|TSI_GENCS_EXTCHRG_SHIFT|macro|TSI_GENCS_EXTCHRG_SHIFT
DECL|TSI_GENCS_EXTCHRG|macro|TSI_GENCS_EXTCHRG
DECL|TSI_GENCS_MODE_MASK|macro|TSI_GENCS_MODE_MASK
DECL|TSI_GENCS_MODE_SHIFT|macro|TSI_GENCS_MODE_SHIFT
DECL|TSI_GENCS_MODE|macro|TSI_GENCS_MODE
DECL|TSI_GENCS_NSCN_MASK|macro|TSI_GENCS_NSCN_MASK
DECL|TSI_GENCS_NSCN_SHIFT|macro|TSI_GENCS_NSCN_SHIFT
DECL|TSI_GENCS_NSCN|macro|TSI_GENCS_NSCN
DECL|TSI_GENCS_OUTRGF_MASK|macro|TSI_GENCS_OUTRGF_MASK
DECL|TSI_GENCS_OUTRGF_SHIFT|macro|TSI_GENCS_OUTRGF_SHIFT
DECL|TSI_GENCS_OUTRGF|macro|TSI_GENCS_OUTRGF
DECL|TSI_GENCS_PS_MASK|macro|TSI_GENCS_PS_MASK
DECL|TSI_GENCS_PS_SHIFT|macro|TSI_GENCS_PS_SHIFT
DECL|TSI_GENCS_PS|macro|TSI_GENCS_PS
DECL|TSI_GENCS_REFCHRG_MASK|macro|TSI_GENCS_REFCHRG_MASK
DECL|TSI_GENCS_REFCHRG_SHIFT|macro|TSI_GENCS_REFCHRG_SHIFT
DECL|TSI_GENCS_REFCHRG|macro|TSI_GENCS_REFCHRG
DECL|TSI_GENCS_SCNIP_MASK|macro|TSI_GENCS_SCNIP_MASK
DECL|TSI_GENCS_SCNIP_SHIFT|macro|TSI_GENCS_SCNIP_SHIFT
DECL|TSI_GENCS_SCNIP|macro|TSI_GENCS_SCNIP
DECL|TSI_GENCS_STM_MASK|macro|TSI_GENCS_STM_MASK
DECL|TSI_GENCS_STM_SHIFT|macro|TSI_GENCS_STM_SHIFT
DECL|TSI_GENCS_STM|macro|TSI_GENCS_STM
DECL|TSI_GENCS_STPE_MASK|macro|TSI_GENCS_STPE_MASK
DECL|TSI_GENCS_STPE_SHIFT|macro|TSI_GENCS_STPE_SHIFT
DECL|TSI_GENCS_STPE|macro|TSI_GENCS_STPE
DECL|TSI_GENCS_TSIEN_MASK|macro|TSI_GENCS_TSIEN_MASK
DECL|TSI_GENCS_TSIEN_SHIFT|macro|TSI_GENCS_TSIEN_SHIFT
DECL|TSI_GENCS_TSIEN|macro|TSI_GENCS_TSIEN
DECL|TSI_GENCS_TSIIEN_MASK|macro|TSI_GENCS_TSIIEN_MASK
DECL|TSI_GENCS_TSIIEN_SHIFT|macro|TSI_GENCS_TSIIEN_SHIFT
DECL|TSI_GENCS_TSIIEN|macro|TSI_GENCS_TSIIEN
DECL|TSI_IRQS|macro|TSI_IRQS
DECL|TSI_TSHD_THRESH_MASK|macro|TSI_TSHD_THRESH_MASK
DECL|TSI_TSHD_THRESH_SHIFT|macro|TSI_TSHD_THRESH_SHIFT
DECL|TSI_TSHD_THRESH|macro|TSI_TSHD_THRESH
DECL|TSI_TSHD_THRESL_MASK|macro|TSI_TSHD_THRESL_MASK
DECL|TSI_TSHD_THRESL_SHIFT|macro|TSI_TSHD_THRESL_SHIFT
DECL|TSI_TSHD_THRESL|macro|TSI_TSHD_THRESL
DECL|TSI_Type|typedef|} TSI_Type;
DECL|TSR|member|__IO uint32_t TSR; /**< RTC Time Seconds Register, offset: 0x0 */
DECL|TXFR0|member|__I uint32_t TXFR0; /**< Transmit FIFO Registers, offset: 0x3C */
DECL|TXFR1|member|__I uint32_t TXFR1; /**< Transmit FIFO Registers, offset: 0x40 */
DECL|TXFR2|member|__I uint32_t TXFR2; /**< Transmit FIFO Registers, offset: 0x44 */
DECL|TXFR3|member|__I uint32_t TXFR3; /**< Transmit FIFO Registers, offset: 0x48 */
DECL|TX_DAC_PA|member|__IO uint32_t TX_DAC_PA; /**< RF Analog TX HPM DAC and PA Control, offset: 0x24 */
DECL|TX_POWER|member|__IO uint32_t TX_POWER; /**< TRANSMIT POWER, offset: 0x24 */
DECL|TX_POWER|member|__IO uint32_t TX_POWER; /**< TRANSMIT POWER, offset: 0x24 */
DECL|UIDL|member|__I uint32_t UIDL; /**< Unique Identification Register Low, offset: 0x1060 */
DECL|UIDMH|member|__I uint32_t UIDMH; /**< Unique Identification Register Mid-High, offset: 0x1058 */
DECL|UIDML|member|__I uint32_t UIDML; /**< Unique Identification Register Mid Low, offset: 0x105C */
DECL|VID1|member|__I uint32_t VID1; /**< Version ID Register (MS), offset: 0xF0 */
DECL|VID1|member|__I uint32_t VID1; /**< Version ID Register, offset: 0x4F0 */
DECL|VID2|member|__I uint32_t VID2; /**< Version ID 2 Register, offset: 0x4F4 */
DECL|VID2|member|__I uint32_t VID2; /**< Version ID Register (LS), offset: 0xF4 */
DECL|VREF_BASE_ADDRS|macro|VREF_BASE_ADDRS
DECL|VREF_BASE_PTRS|macro|VREF_BASE_PTRS
DECL|VREF_BASE|macro|VREF_BASE
DECL|VREF_SC_ICOMPEN_MASK|macro|VREF_SC_ICOMPEN_MASK
DECL|VREF_SC_ICOMPEN_SHIFT|macro|VREF_SC_ICOMPEN_SHIFT
DECL|VREF_SC_ICOMPEN|macro|VREF_SC_ICOMPEN
DECL|VREF_SC_MODE_LV_MASK|macro|VREF_SC_MODE_LV_MASK
DECL|VREF_SC_MODE_LV_SHIFT|macro|VREF_SC_MODE_LV_SHIFT
DECL|VREF_SC_MODE_LV|macro|VREF_SC_MODE_LV
DECL|VREF_SC_REGEN_MASK|macro|VREF_SC_REGEN_MASK
DECL|VREF_SC_REGEN_SHIFT|macro|VREF_SC_REGEN_SHIFT
DECL|VREF_SC_REGEN|macro|VREF_SC_REGEN
DECL|VREF_SC_VREFEN_MASK|macro|VREF_SC_VREFEN_MASK
DECL|VREF_SC_VREFEN_SHIFT|macro|VREF_SC_VREFEN_SHIFT
DECL|VREF_SC_VREFEN|macro|VREF_SC_VREFEN
DECL|VREF_SC_VREFST_MASK|macro|VREF_SC_VREFST_MASK
DECL|VREF_SC_VREFST_SHIFT|macro|VREF_SC_VREFST_SHIFT
DECL|VREF_SC_VREFST|macro|VREF_SC_VREFST
DECL|VREF_TRM_CHOPEN_MASK|macro|VREF_TRM_CHOPEN_MASK
DECL|VREF_TRM_CHOPEN_SHIFT|macro|VREF_TRM_CHOPEN_SHIFT
DECL|VREF_TRM_CHOPEN|macro|VREF_TRM_CHOPEN
DECL|VREF_TRM_TRIM_MASK|macro|VREF_TRM_TRIM_MASK
DECL|VREF_TRM_TRIM_SHIFT|macro|VREF_TRM_TRIM_SHIFT
DECL|VREF_TRM_TRIM|macro|VREF_TRM_TRIM
DECL|VREF_Type|typedef|} VREF_Type;
DECL|VREF|macro|VREF
DECL|WHITEN_CFG|member|__IO uint32_t WHITEN_CFG; /**< WHITENER CONFIGURATION, offset: 0x7C */
DECL|WHITEN_POLY|member|__IO uint32_t WHITEN_POLY; /**< WHITENER POLYNOMIAL, offset: 0x80 */
DECL|WHITEN_SZ_THR|member|__IO uint32_t WHITEN_SZ_THR; /**< WHITENER SIZE THRESHOLD, offset: 0x84 */
DECL|XACCH0|member|__I uint8_t XACCH0; /**< Execute-only Access Registers, offset: 0x1B */
DECL|XACCH1|member|__I uint8_t XACCH1; /**< Execute-only Access Registers, offset: 0x1A */
DECL|XACCH2|member|__I uint8_t XACCH2; /**< Execute-only Access Registers, offset: 0x19 */
DECL|XACCH3|member|__I uint8_t XACCH3; /**< Execute-only Access Registers, offset: 0x18 */
DECL|XACCL0|member|__I uint8_t XACCL0; /**< Execute-only Access Registers, offset: 0x1F */
DECL|XACCL1|member|__I uint8_t XACCL1; /**< Execute-only Access Registers, offset: 0x1E */
DECL|XACCL2|member|__I uint8_t XACCL2; /**< Execute-only Access Registers, offset: 0x1D */
DECL|XACCL3|member|__I uint8_t XACCL3; /**< Execute-only Access Registers, offset: 0x1C */
DECL|XCVR_ANALOG_BALUN_RX_RXTX_BAL_RX_CODE_MASK|macro|XCVR_ANALOG_BALUN_RX_RXTX_BAL_RX_CODE_MASK
DECL|XCVR_ANALOG_BALUN_RX_RXTX_BAL_RX_CODE_SHIFT|macro|XCVR_ANALOG_BALUN_RX_RXTX_BAL_RX_CODE_SHIFT
DECL|XCVR_ANALOG_BALUN_RX_RXTX_BAL_RX_CODE|macro|XCVR_ANALOG_BALUN_RX_RXTX_BAL_RX_CODE
DECL|XCVR_ANALOG_BALUN_TX_RXTX_BAL_TX_CODE_MASK|macro|XCVR_ANALOG_BALUN_TX_RXTX_BAL_TX_CODE_MASK
DECL|XCVR_ANALOG_BALUN_TX_RXTX_BAL_TX_CODE_SHIFT|macro|XCVR_ANALOG_BALUN_TX_RXTX_BAL_TX_CODE_SHIFT
DECL|XCVR_ANALOG_BALUN_TX_RXTX_BAL_TX_CODE|macro|XCVR_ANALOG_BALUN_TX_RXTX_BAL_TX_CODE
DECL|XCVR_ANALOG_BASE_ADDRS|macro|XCVR_ANALOG_BASE_ADDRS
DECL|XCVR_ANALOG_BASE_PTRS|macro|XCVR_ANALOG_BASE_PTRS
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_BYP_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_BYP_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_BYP_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_BYP_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_BYP|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_BYP
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_DIAGSEL_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_DIAGSEL_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_DIAGSEL_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_DIAGSEL|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_DIAGSEL
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_SPARE_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_SPARE_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_SPARE_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_SPARE_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_SPARE|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_SPARE
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_TRIM_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_TRIM_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_TRIM_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_TRIM_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_TRIM|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_TRIM
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_BYP_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_BYP_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_BYP_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_BYP_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_BYP|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_BYP
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_DIAGSEL_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_DIAGSEL_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_DIAGSEL_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_DIAGSEL|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_DIAGSEL
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_SPARE_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_SPARE_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_SPARE_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_SPARE_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_SPARE|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_SPARE
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_TRIM_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_TRIM_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_TRIM_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_TRIM_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_TRIM|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_TRIM
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_BYP_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_BYP_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_BYP_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_BYP_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_BYP|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_BYP
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_DIAGSEL_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_DIAGSEL_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_DIAGSEL_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_DIAGSEL|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_DIAGSEL
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_SPARE_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_SPARE_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_SPARE_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_SPARE_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_SPARE|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_SPARE
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_TRIM_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_TRIM_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_TRIM_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_TRIM_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_TRIM|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_TRIM
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_BYP_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_BYP_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_BYP_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_BYP_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_BYP|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_BYP
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_DIAGSEL_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_DIAGSEL_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_DIAGSEL_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_DIAGSEL|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_DIAGSEL
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_SPARE_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_SPARE_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_SPARE_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_SPARE_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_SPARE|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_SPARE
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_TRIM_MASK|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_TRIM_MASK
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_TRIM_SHIFT|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_TRIM_SHIFT
DECL|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_TRIM|macro|XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_TRIM
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_BYP_MASK|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_BYP_MASK
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_BYP_SHIFT|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_BYP_SHIFT
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_BYP|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_BYP
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_DIAGSEL_MASK|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_DIAGSEL_MASK
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_DIAGSEL_SHIFT|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_DIAGSEL|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_DIAGSEL
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_SPARE_MASK|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_SPARE_MASK
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_SPARE_SHIFT|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_SPARE_SHIFT
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_SPARE|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_SPARE
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_TRIM_MASK|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_TRIM_MASK
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_TRIM_SHIFT|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_TRIM_SHIFT
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_TRIM|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_TRIM
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_BYP_MASK|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_BYP_MASK
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_BYP_SHIFT|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_BYP_SHIFT
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_BYP|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_BYP
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_DIAGSEL_MASK|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_DIAGSEL_MASK
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_DIAGSEL_SHIFT|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_DIAGSEL|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_DIAGSEL
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_TRIM_MASK|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_TRIM_MASK
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_TRIM_SHIFT|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_TRIM_SHIFT
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_TRIM|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_TRIM
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCO_SPARE_MASK|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCO_SPARE_MASK
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCO_SPARE_SHIFT|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCO_SPARE_SHIFT
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCO_SPARE|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VCO_SPARE
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_DIAGSEL_MASK|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_DIAGSEL_MASK
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_DIAGSEL_SHIFT|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_DIAGSEL|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_DIAGSEL
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_TC_MASK|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_TC_MASK
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_TC_SHIFT|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_TC_SHIFT
DECL|XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_TC|macro|XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_TC
DECL|XCVR_ANALOG_DFT_OBSV_1_CTUNE_MAX_DIFF_MASK|macro|XCVR_ANALOG_DFT_OBSV_1_CTUNE_MAX_DIFF_MASK
DECL|XCVR_ANALOG_DFT_OBSV_1_CTUNE_MAX_DIFF_SHIFT|macro|XCVR_ANALOG_DFT_OBSV_1_CTUNE_MAX_DIFF_SHIFT
DECL|XCVR_ANALOG_DFT_OBSV_1_CTUNE_MAX_DIFF|macro|XCVR_ANALOG_DFT_OBSV_1_CTUNE_MAX_DIFF
DECL|XCVR_ANALOG_DFT_OBSV_1_DFT_FREQ_COUNTER_MASK|macro|XCVR_ANALOG_DFT_OBSV_1_DFT_FREQ_COUNTER_MASK
DECL|XCVR_ANALOG_DFT_OBSV_1_DFT_FREQ_COUNTER_SHIFT|macro|XCVR_ANALOG_DFT_OBSV_1_DFT_FREQ_COUNTER_SHIFT
DECL|XCVR_ANALOG_DFT_OBSV_1_DFT_FREQ_COUNTER|macro|XCVR_ANALOG_DFT_OBSV_1_DFT_FREQ_COUNTER
DECL|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_IGNORE_FAILS_MASK|macro|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_IGNORE_FAILS_MASK
DECL|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_IGNORE_FAILS_SHIFT|macro|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_IGNORE_FAILS_SHIFT
DECL|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_IGNORE_FAILS|macro|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_IGNORE_FAILS
DECL|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_CH_MASK|macro|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_CH_MASK
DECL|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_CH_SHIFT|macro|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_CH_SHIFT
DECL|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_CH|macro|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_CH
DECL|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_MASK|macro|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_MASK
DECL|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_SHIFT|macro|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_SHIFT
DECL|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF|macro|XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF
DECL|XCVR_ANALOG_RX_ADC_RX_ADC_BUMP_MASK|macro|XCVR_ANALOG_RX_ADC_RX_ADC_BUMP_MASK
DECL|XCVR_ANALOG_RX_ADC_RX_ADC_BUMP_SHIFT|macro|XCVR_ANALOG_RX_ADC_RX_ADC_BUMP_SHIFT
DECL|XCVR_ANALOG_RX_ADC_RX_ADC_BUMP|macro|XCVR_ANALOG_RX_ADC_RX_ADC_BUMP
DECL|XCVR_ANALOG_RX_ADC_RX_ADC_FS_SEL_MASK|macro|XCVR_ANALOG_RX_ADC_RX_ADC_FS_SEL_MASK
DECL|XCVR_ANALOG_RX_ADC_RX_ADC_FS_SEL_SHIFT|macro|XCVR_ANALOG_RX_ADC_RX_ADC_FS_SEL_SHIFT
DECL|XCVR_ANALOG_RX_ADC_RX_ADC_FS_SEL|macro|XCVR_ANALOG_RX_ADC_RX_ADC_FS_SEL
DECL|XCVR_ANALOG_RX_ADC_RX_ADC_I_DIAGSEL_MASK|macro|XCVR_ANALOG_RX_ADC_RX_ADC_I_DIAGSEL_MASK
DECL|XCVR_ANALOG_RX_ADC_RX_ADC_I_DIAGSEL_SHIFT|macro|XCVR_ANALOG_RX_ADC_RX_ADC_I_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_RX_ADC_RX_ADC_I_DIAGSEL|macro|XCVR_ANALOG_RX_ADC_RX_ADC_I_DIAGSEL
DECL|XCVR_ANALOG_RX_ADC_RX_ADC_Q_DIAGSEL_MASK|macro|XCVR_ANALOG_RX_ADC_RX_ADC_Q_DIAGSEL_MASK
DECL|XCVR_ANALOG_RX_ADC_RX_ADC_Q_DIAGSEL_SHIFT|macro|XCVR_ANALOG_RX_ADC_RX_ADC_Q_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_RX_ADC_RX_ADC_Q_DIAGSEL|macro|XCVR_ANALOG_RX_ADC_RX_ADC_Q_DIAGSEL
DECL|XCVR_ANALOG_RX_ADC_RX_ADC_SPARE_MASK|macro|XCVR_ANALOG_RX_ADC_RX_ADC_SPARE_MASK
DECL|XCVR_ANALOG_RX_ADC_RX_ADC_SPARE_SHIFT|macro|XCVR_ANALOG_RX_ADC_RX_ADC_SPARE_SHIFT
DECL|XCVR_ANALOG_RX_ADC_RX_ADC_SPARE|macro|XCVR_ANALOG_RX_ADC_RX_ADC_SPARE
DECL|XCVR_ANALOG_RX_AUXPLL_BIAS_TRIM_MASK|macro|XCVR_ANALOG_RX_AUXPLL_BIAS_TRIM_MASK
DECL|XCVR_ANALOG_RX_AUXPLL_BIAS_TRIM_SHIFT|macro|XCVR_ANALOG_RX_AUXPLL_BIAS_TRIM_SHIFT
DECL|XCVR_ANALOG_RX_AUXPLL_BIAS_TRIM|macro|XCVR_ANALOG_RX_AUXPLL_BIAS_TRIM
DECL|XCVR_ANALOG_RX_AUXPLL_DIAGSEL1_MASK|macro|XCVR_ANALOG_RX_AUXPLL_DIAGSEL1_MASK
DECL|XCVR_ANALOG_RX_AUXPLL_DIAGSEL1_SHIFT|macro|XCVR_ANALOG_RX_AUXPLL_DIAGSEL1_SHIFT
DECL|XCVR_ANALOG_RX_AUXPLL_DIAGSEL1|macro|XCVR_ANALOG_RX_AUXPLL_DIAGSEL1
DECL|XCVR_ANALOG_RX_AUXPLL_DIAGSEL2_MASK|macro|XCVR_ANALOG_RX_AUXPLL_DIAGSEL2_MASK
DECL|XCVR_ANALOG_RX_AUXPLL_DIAGSEL2_SHIFT|macro|XCVR_ANALOG_RX_AUXPLL_DIAGSEL2_SHIFT
DECL|XCVR_ANALOG_RX_AUXPLL_DIAGSEL2|macro|XCVR_ANALOG_RX_AUXPLL_DIAGSEL2
DECL|XCVR_ANALOG_RX_AUXPLL_LF_CNTL_MASK|macro|XCVR_ANALOG_RX_AUXPLL_LF_CNTL_MASK
DECL|XCVR_ANALOG_RX_AUXPLL_LF_CNTL_SHIFT|macro|XCVR_ANALOG_RX_AUXPLL_LF_CNTL_SHIFT
DECL|XCVR_ANALOG_RX_AUXPLL_LF_CNTL|macro|XCVR_ANALOG_RX_AUXPLL_LF_CNTL
DECL|XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_BIAST_MASK|macro|XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_BIAST_MASK
DECL|XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_BIAST_SHIFT|macro|XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_BIAST_SHIFT
DECL|XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_BIAST|macro|XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_BIAST
DECL|XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_SPARE_MASK|macro|XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_SPARE_MASK
DECL|XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_SPARE_SHIFT|macro|XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_SPARE_SHIFT
DECL|XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_SPARE|macro|XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_SPARE
DECL|XCVR_ANALOG_RX_AUXPLL_RXTX_RCCAL_DIAGSEL_MASK|macro|XCVR_ANALOG_RX_AUXPLL_RXTX_RCCAL_DIAGSEL_MASK
DECL|XCVR_ANALOG_RX_AUXPLL_RXTX_RCCAL_DIAGSEL_SHIFT|macro|XCVR_ANALOG_RX_AUXPLL_RXTX_RCCAL_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_RX_AUXPLL_RXTX_RCCAL_DIAGSEL|macro|XCVR_ANALOG_RX_AUXPLL_RXTX_RCCAL_DIAGSEL
DECL|XCVR_ANALOG_RX_AUXPLL_SPARE_MASK|macro|XCVR_ANALOG_RX_AUXPLL_SPARE_MASK
DECL|XCVR_ANALOG_RX_AUXPLL_SPARE_SHIFT|macro|XCVR_ANALOG_RX_AUXPLL_SPARE_SHIFT
DECL|XCVR_ANALOG_RX_AUXPLL_SPARE|macro|XCVR_ANALOG_RX_AUXPLL_SPARE
DECL|XCVR_ANALOG_RX_AUXPLL_VCO_DAC_REF_ADJUST_MASK|macro|XCVR_ANALOG_RX_AUXPLL_VCO_DAC_REF_ADJUST_MASK
DECL|XCVR_ANALOG_RX_AUXPLL_VCO_DAC_REF_ADJUST_SHIFT|macro|XCVR_ANALOG_RX_AUXPLL_VCO_DAC_REF_ADJUST_SHIFT
DECL|XCVR_ANALOG_RX_AUXPLL_VCO_DAC_REF_ADJUST|macro|XCVR_ANALOG_RX_AUXPLL_VCO_DAC_REF_ADJUST
DECL|XCVR_ANALOG_RX_AUXPLL_VTUNE_TESTMODE_MASK|macro|XCVR_ANALOG_RX_AUXPLL_VTUNE_TESTMODE_MASK
DECL|XCVR_ANALOG_RX_AUXPLL_VTUNE_TESTMODE_SHIFT|macro|XCVR_ANALOG_RX_AUXPLL_VTUNE_TESTMODE_SHIFT
DECL|XCVR_ANALOG_RX_AUXPLL_VTUNE_TESTMODE|macro|XCVR_ANALOG_RX_AUXPLL_VTUNE_TESTMODE
DECL|XCVR_ANALOG_RX_BBA_RX_BBA2_BW_SEL_MASK|macro|XCVR_ANALOG_RX_BBA_RX_BBA2_BW_SEL_MASK
DECL|XCVR_ANALOG_RX_BBA_RX_BBA2_BW_SEL_SHIFT|macro|XCVR_ANALOG_RX_BBA_RX_BBA2_BW_SEL_SHIFT
DECL|XCVR_ANALOG_RX_BBA_RX_BBA2_BW_SEL|macro|XCVR_ANALOG_RX_BBA_RX_BBA2_BW_SEL
DECL|XCVR_ANALOG_RX_BBA_RX_BBA2_SPARE_MASK|macro|XCVR_ANALOG_RX_BBA_RX_BBA2_SPARE_MASK
DECL|XCVR_ANALOG_RX_BBA_RX_BBA2_SPARE_SHIFT|macro|XCVR_ANALOG_RX_BBA_RX_BBA2_SPARE_SHIFT
DECL|XCVR_ANALOG_RX_BBA_RX_BBA2_SPARE|macro|XCVR_ANALOG_RX_BBA_RX_BBA2_SPARE
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_BW_SEL_MASK|macro|XCVR_ANALOG_RX_BBA_RX_BBA_BW_SEL_MASK
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_BW_SEL_SHIFT|macro|XCVR_ANALOG_RX_BBA_RX_BBA_BW_SEL_SHIFT
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_BW_SEL|macro|XCVR_ANALOG_RX_BBA_RX_BBA_BW_SEL
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_CUR_BUMP_MASK|macro|XCVR_ANALOG_RX_BBA_RX_BBA_CUR_BUMP_MASK
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_CUR_BUMP_SHIFT|macro|XCVR_ANALOG_RX_BBA_RX_BBA_CUR_BUMP_SHIFT
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_CUR_BUMP|macro|XCVR_ANALOG_RX_BBA_RX_BBA_CUR_BUMP
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL1_MASK|macro|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL1_MASK
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL1_SHIFT|macro|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL1_SHIFT
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL1|macro|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL1
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL2_MASK|macro|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL2_MASK
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL2_SHIFT|macro|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL2_SHIFT
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL2|macro|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL2
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL3_MASK|macro|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL3_MASK
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL3_SHIFT|macro|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL3_SHIFT
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL3|macro|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL3
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL4_MASK|macro|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL4_MASK
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL4_SHIFT|macro|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL4_SHIFT
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL4|macro|XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL4
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_SPARE_MASK|macro|XCVR_ANALOG_RX_BBA_RX_BBA_SPARE_MASK
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_SPARE_SHIFT|macro|XCVR_ANALOG_RX_BBA_RX_BBA_SPARE_SHIFT
DECL|XCVR_ANALOG_RX_BBA_RX_BBA_SPARE|macro|XCVR_ANALOG_RX_BBA_RX_BBA_SPARE
DECL|XCVR_ANALOG_RX_LNA_RX_LNA_BUMP_MASK|macro|XCVR_ANALOG_RX_LNA_RX_LNA_BUMP_MASK
DECL|XCVR_ANALOG_RX_LNA_RX_LNA_BUMP_SHIFT|macro|XCVR_ANALOG_RX_LNA_RX_LNA_BUMP_SHIFT
DECL|XCVR_ANALOG_RX_LNA_RX_LNA_BUMP|macro|XCVR_ANALOG_RX_LNA_RX_LNA_BUMP
DECL|XCVR_ANALOG_RX_LNA_RX_LNA_HG_DIAGSEL_MASK|macro|XCVR_ANALOG_RX_LNA_RX_LNA_HG_DIAGSEL_MASK
DECL|XCVR_ANALOG_RX_LNA_RX_LNA_HG_DIAGSEL_SHIFT|macro|XCVR_ANALOG_RX_LNA_RX_LNA_HG_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_RX_LNA_RX_LNA_HG_DIAGSEL|macro|XCVR_ANALOG_RX_LNA_RX_LNA_HG_DIAGSEL
DECL|XCVR_ANALOG_RX_LNA_RX_LNA_HIZ_ENABLE_MASK|macro|XCVR_ANALOG_RX_LNA_RX_LNA_HIZ_ENABLE_MASK
DECL|XCVR_ANALOG_RX_LNA_RX_LNA_HIZ_ENABLE_SHIFT|macro|XCVR_ANALOG_RX_LNA_RX_LNA_HIZ_ENABLE_SHIFT
DECL|XCVR_ANALOG_RX_LNA_RX_LNA_HIZ_ENABLE|macro|XCVR_ANALOG_RX_LNA_RX_LNA_HIZ_ENABLE
DECL|XCVR_ANALOG_RX_LNA_RX_LNA_LG_DIAGSEL_MASK|macro|XCVR_ANALOG_RX_LNA_RX_LNA_LG_DIAGSEL_MASK
DECL|XCVR_ANALOG_RX_LNA_RX_LNA_LG_DIAGSEL_SHIFT|macro|XCVR_ANALOG_RX_LNA_RX_LNA_LG_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_RX_LNA_RX_LNA_LG_DIAGSEL|macro|XCVR_ANALOG_RX_LNA_RX_LNA_LG_DIAGSEL
DECL|XCVR_ANALOG_RX_LNA_RX_LNA_SPARE_MASK|macro|XCVR_ANALOG_RX_LNA_RX_LNA_SPARE_MASK
DECL|XCVR_ANALOG_RX_LNA_RX_LNA_SPARE_SHIFT|macro|XCVR_ANALOG_RX_LNA_RX_LNA_SPARE_SHIFT
DECL|XCVR_ANALOG_RX_LNA_RX_LNA_SPARE|macro|XCVR_ANALOG_RX_LNA_RX_LNA_SPARE
DECL|XCVR_ANALOG_RX_LNA_RX_MIXER_BUMP_MASK|macro|XCVR_ANALOG_RX_LNA_RX_MIXER_BUMP_MASK
DECL|XCVR_ANALOG_RX_LNA_RX_MIXER_BUMP_SHIFT|macro|XCVR_ANALOG_RX_LNA_RX_MIXER_BUMP_SHIFT
DECL|XCVR_ANALOG_RX_LNA_RX_MIXER_BUMP|macro|XCVR_ANALOG_RX_LNA_RX_MIXER_BUMP
DECL|XCVR_ANALOG_RX_LNA_RX_MIXER_SPARE_MASK|macro|XCVR_ANALOG_RX_LNA_RX_MIXER_SPARE_MASK
DECL|XCVR_ANALOG_RX_LNA_RX_MIXER_SPARE_SHIFT|macro|XCVR_ANALOG_RX_LNA_RX_MIXER_SPARE_SHIFT
DECL|XCVR_ANALOG_RX_LNA_RX_MIXER_SPARE|macro|XCVR_ANALOG_RX_LNA_RX_MIXER_SPARE
DECL|XCVR_ANALOG_RX_TZA_RX_TZA1_DIAGSEL_MASK|macro|XCVR_ANALOG_RX_TZA_RX_TZA1_DIAGSEL_MASK
DECL|XCVR_ANALOG_RX_TZA_RX_TZA1_DIAGSEL_SHIFT|macro|XCVR_ANALOG_RX_TZA_RX_TZA1_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_RX_TZA_RX_TZA1_DIAGSEL|macro|XCVR_ANALOG_RX_TZA_RX_TZA1_DIAGSEL
DECL|XCVR_ANALOG_RX_TZA_RX_TZA2_DIAGSEL_MASK|macro|XCVR_ANALOG_RX_TZA_RX_TZA2_DIAGSEL_MASK
DECL|XCVR_ANALOG_RX_TZA_RX_TZA2_DIAGSEL_SHIFT|macro|XCVR_ANALOG_RX_TZA_RX_TZA2_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_RX_TZA_RX_TZA2_DIAGSEL|macro|XCVR_ANALOG_RX_TZA_RX_TZA2_DIAGSEL
DECL|XCVR_ANALOG_RX_TZA_RX_TZA3_DIAGSEL_MASK|macro|XCVR_ANALOG_RX_TZA_RX_TZA3_DIAGSEL_MASK
DECL|XCVR_ANALOG_RX_TZA_RX_TZA3_DIAGSEL_SHIFT|macro|XCVR_ANALOG_RX_TZA_RX_TZA3_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_RX_TZA_RX_TZA3_DIAGSEL|macro|XCVR_ANALOG_RX_TZA_RX_TZA3_DIAGSEL
DECL|XCVR_ANALOG_RX_TZA_RX_TZA4_DIAGSEL_MASK|macro|XCVR_ANALOG_RX_TZA_RX_TZA4_DIAGSEL_MASK
DECL|XCVR_ANALOG_RX_TZA_RX_TZA4_DIAGSEL_SHIFT|macro|XCVR_ANALOG_RX_TZA_RX_TZA4_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_RX_TZA_RX_TZA4_DIAGSEL|macro|XCVR_ANALOG_RX_TZA_RX_TZA4_DIAGSEL
DECL|XCVR_ANALOG_RX_TZA_RX_TZA_BW_SEL_MASK|macro|XCVR_ANALOG_RX_TZA_RX_TZA_BW_SEL_MASK
DECL|XCVR_ANALOG_RX_TZA_RX_TZA_BW_SEL_SHIFT|macro|XCVR_ANALOG_RX_TZA_RX_TZA_BW_SEL_SHIFT
DECL|XCVR_ANALOG_RX_TZA_RX_TZA_BW_SEL|macro|XCVR_ANALOG_RX_TZA_RX_TZA_BW_SEL
DECL|XCVR_ANALOG_RX_TZA_RX_TZA_CUR_BUMP_MASK|macro|XCVR_ANALOG_RX_TZA_RX_TZA_CUR_BUMP_MASK
DECL|XCVR_ANALOG_RX_TZA_RX_TZA_CUR_BUMP_SHIFT|macro|XCVR_ANALOG_RX_TZA_RX_TZA_CUR_BUMP_SHIFT
DECL|XCVR_ANALOG_RX_TZA_RX_TZA_CUR_BUMP|macro|XCVR_ANALOG_RX_TZA_RX_TZA_CUR_BUMP
DECL|XCVR_ANALOG_RX_TZA_RX_TZA_GAIN_BUMP_MASK|macro|XCVR_ANALOG_RX_TZA_RX_TZA_GAIN_BUMP_MASK
DECL|XCVR_ANALOG_RX_TZA_RX_TZA_GAIN_BUMP_SHIFT|macro|XCVR_ANALOG_RX_TZA_RX_TZA_GAIN_BUMP_SHIFT
DECL|XCVR_ANALOG_RX_TZA_RX_TZA_GAIN_BUMP|macro|XCVR_ANALOG_RX_TZA_RX_TZA_GAIN_BUMP
DECL|XCVR_ANALOG_RX_TZA_RX_TZA_SPARE_MASK|macro|XCVR_ANALOG_RX_TZA_RX_TZA_SPARE_MASK
DECL|XCVR_ANALOG_RX_TZA_RX_TZA_SPARE_SHIFT|macro|XCVR_ANALOG_RX_TZA_RX_TZA_SPARE_SHIFT
DECL|XCVR_ANALOG_RX_TZA_RX_TZA_SPARE|macro|XCVR_ANALOG_RX_TZA_RX_TZA_SPARE
DECL|XCVR_ANALOG_SY_CTRL_1_SY_DIVN_SPARE_MASK|macro|XCVR_ANALOG_SY_CTRL_1_SY_DIVN_SPARE_MASK
DECL|XCVR_ANALOG_SY_CTRL_1_SY_DIVN_SPARE_SHIFT|macro|XCVR_ANALOG_SY_CTRL_1_SY_DIVN_SPARE_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_1_SY_DIVN_SPARE|macro|XCVR_ANALOG_SY_CTRL_1_SY_DIVN_SPARE
DECL|XCVR_ANALOG_SY_CTRL_1_SY_FCAL_SPARE_MASK|macro|XCVR_ANALOG_SY_CTRL_1_SY_FCAL_SPARE_MASK
DECL|XCVR_ANALOG_SY_CTRL_1_SY_FCAL_SPARE_SHIFT|macro|XCVR_ANALOG_SY_CTRL_1_SY_FCAL_SPARE_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_1_SY_FCAL_SPARE|macro|XCVR_ANALOG_SY_CTRL_1_SY_FCAL_SPARE
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_FDBK_MASK|macro|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_FDBK_MASK
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_FDBK_SHIFT|macro|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_FDBK_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_FDBK|macro|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_FDBK
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_RX_MASK|macro|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_RX_MASK
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_RX_SHIFT|macro|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_RX_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_RX|macro|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_RX
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_TX_MASK|macro|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_TX_MASK
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_TX_SHIFT|macro|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_TX_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_TX|macro|XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_TX
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LO_DIAGSEL_MASK|macro|XCVR_ANALOG_SY_CTRL_1_SY_LO_DIAGSEL_MASK
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LO_DIAGSEL_SHIFT|macro|XCVR_ANALOG_SY_CTRL_1_SY_LO_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LO_DIAGSEL|macro|XCVR_ANALOG_SY_CTRL_1_SY_LO_DIAGSEL
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LO_SPARE_MASK|macro|XCVR_ANALOG_SY_CTRL_1_SY_LO_SPARE_MASK
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LO_SPARE_SHIFT|macro|XCVR_ANALOG_SY_CTRL_1_SY_LO_SPARE_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LO_SPARE|macro|XCVR_ANALOG_SY_CTRL_1_SY_LO_SPARE
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LPF_FILT_CTRL_MASK|macro|XCVR_ANALOG_SY_CTRL_1_SY_LPF_FILT_CTRL_MASK
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LPF_FILT_CTRL_SHIFT|macro|XCVR_ANALOG_SY_CTRL_1_SY_LPF_FILT_CTRL_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LPF_FILT_CTRL|macro|XCVR_ANALOG_SY_CTRL_1_SY_LPF_FILT_CTRL
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LPF_SPARE_MASK|macro|XCVR_ANALOG_SY_CTRL_1_SY_LPF_SPARE_MASK
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LPF_SPARE_SHIFT|macro|XCVR_ANALOG_SY_CTRL_1_SY_LPF_SPARE_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_1_SY_LPF_SPARE|macro|XCVR_ANALOG_SY_CTRL_1_SY_LPF_SPARE
DECL|XCVR_ANALOG_SY_CTRL_1_SY_PD_DIAGSEL_MASK|macro|XCVR_ANALOG_SY_CTRL_1_SY_PD_DIAGSEL_MASK
DECL|XCVR_ANALOG_SY_CTRL_1_SY_PD_DIAGSEL_SHIFT|macro|XCVR_ANALOG_SY_CTRL_1_SY_PD_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_1_SY_PD_DIAGSEL|macro|XCVR_ANALOG_SY_CTRL_1_SY_PD_DIAGSEL
DECL|XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_SEL_MASK|macro|XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_SEL_MASK
DECL|XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_SEL_SHIFT|macro|XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_SEL_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_SEL|macro|XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_SEL
DECL|XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_TUNE_MASK|macro|XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_TUNE_MASK
DECL|XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_TUNE_SHIFT|macro|XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_TUNE_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_TUNE|macro|XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_TUNE
DECL|XCVR_ANALOG_SY_CTRL_1_SY_PD_SPARE_MASK|macro|XCVR_ANALOG_SY_CTRL_1_SY_PD_SPARE_MASK
DECL|XCVR_ANALOG_SY_CTRL_1_SY_PD_SPARE_SHIFT|macro|XCVR_ANALOG_SY_CTRL_1_SY_PD_SPARE_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_1_SY_PD_SPARE|macro|XCVR_ANALOG_SY_CTRL_1_SY_PD_SPARE
DECL|XCVR_ANALOG_SY_CTRL_1_SY_PD_VTUNE_OVERRIDE_TEST_MODE_MASK|macro|XCVR_ANALOG_SY_CTRL_1_SY_PD_VTUNE_OVERRIDE_TEST_MODE_MASK
DECL|XCVR_ANALOG_SY_CTRL_1_SY_PD_VTUNE_OVERRIDE_TEST_MODE_SHIFT|macro|XCVR_ANALOG_SY_CTRL_1_SY_PD_VTUNE_OVERRIDE_TEST_MODE_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_1_SY_PD_VTUNE_OVERRIDE_TEST_MODE|macro|XCVR_ANALOG_SY_CTRL_1_SY_PD_VTUNE_OVERRIDE_TEST_MODE
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_BIAS_MASK|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_BIAS_MASK
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_BIAS_SHIFT|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_BIAS_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_BIAS|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_BIAS
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_DIAGSEL_MASK|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_DIAGSEL_MASK
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_DIAGSEL_SHIFT|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_DIAGSEL|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_DIAGSEL
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_KVM_MASK|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_KVM_MASK
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_KVM_SHIFT|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_KVM_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_KVM|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_KVM
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_KV_MASK|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_KV_MASK
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_KV_SHIFT|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_KV_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_KV|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_KV
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_PK_DET_ON_MASK|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_PK_DET_ON_MASK
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_PK_DET_ON_SHIFT|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_PK_DET_ON_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_PK_DET_ON|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_PK_DET_ON
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_SPARE_MASK|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_SPARE_MASK
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_SPARE_SHIFT|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_SPARE_SHIFT
DECL|XCVR_ANALOG_SY_CTRL_2_SY_VCO_SPARE|macro|XCVR_ANALOG_SY_CTRL_2_SY_VCO_SPARE
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_CAP_MASK|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_CAP_MASK
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_CAP_SHIFT|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_CAP_SHIFT
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_CAP|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_CAP
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_IDAC_MASK|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_IDAC_MASK
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_IDAC_SHIFT|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_IDAC_SHIFT
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_IDAC|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_IDAC
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_RLOAD_MASK|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_RLOAD_MASK
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_RLOAD_SHIFT|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_RLOAD_SHIFT
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_RLOAD|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_RLOAD
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_DIAGSEL_MASK|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_DIAGSEL_MASK
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_DIAGSEL_SHIFT|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_DIAGSEL|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_DIAGSEL
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_INVERT_CLK_MASK|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_INVERT_CLK_MASK
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_INVERT_CLK_SHIFT|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_INVERT_CLK_SHIFT
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_INVERT_CLK|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_INVERT_CLK
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_OPAMP_DIAGSEL_MASK|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_OPAMP_DIAGSEL_MASK
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_OPAMP_DIAGSEL_SHIFT|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_OPAMP_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_OPAMP_DIAGSEL|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_OPAMP_DIAGSEL
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_SPARE_MASK|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_SPARE_MASK
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_SPARE_SHIFT|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_SPARE_SHIFT
DECL|XCVR_ANALOG_TX_DAC_PA_TX_DAC_SPARE|macro|XCVR_ANALOG_TX_DAC_PA_TX_DAC_SPARE
DECL|XCVR_ANALOG_TX_DAC_PA_TX_PA_BUMP_VBIAS_MASK|macro|XCVR_ANALOG_TX_DAC_PA_TX_PA_BUMP_VBIAS_MASK
DECL|XCVR_ANALOG_TX_DAC_PA_TX_PA_BUMP_VBIAS_SHIFT|macro|XCVR_ANALOG_TX_DAC_PA_TX_PA_BUMP_VBIAS_SHIFT
DECL|XCVR_ANALOG_TX_DAC_PA_TX_PA_BUMP_VBIAS|macro|XCVR_ANALOG_TX_DAC_PA_TX_PA_BUMP_VBIAS
DECL|XCVR_ANALOG_TX_DAC_PA_TX_PA_DIAGSEL_MASK|macro|XCVR_ANALOG_TX_DAC_PA_TX_PA_DIAGSEL_MASK
DECL|XCVR_ANALOG_TX_DAC_PA_TX_PA_DIAGSEL_SHIFT|macro|XCVR_ANALOG_TX_DAC_PA_TX_PA_DIAGSEL_SHIFT
DECL|XCVR_ANALOG_TX_DAC_PA_TX_PA_DIAGSEL|macro|XCVR_ANALOG_TX_DAC_PA_TX_PA_DIAGSEL
DECL|XCVR_ANALOG_TX_DAC_PA_TX_PA_SPARE_MASK|macro|XCVR_ANALOG_TX_DAC_PA_TX_PA_SPARE_MASK
DECL|XCVR_ANALOG_TX_DAC_PA_TX_PA_SPARE_SHIFT|macro|XCVR_ANALOG_TX_DAC_PA_TX_PA_SPARE_SHIFT
DECL|XCVR_ANALOG_TX_DAC_PA_TX_PA_SPARE|macro|XCVR_ANALOG_TX_DAC_PA_TX_PA_SPARE
DECL|XCVR_ANALOG_Type|typedef|} XCVR_ANALOG_Type;
DECL|XCVR_ANA_BASE|macro|XCVR_ANA_BASE
DECL|XCVR_ANA|macro|XCVR_ANA
DECL|XCVR_CFG|member|__IO uint32_t XCVR_CFG; /**< TRANSCEIVER CONFIGURATION, offset: 0x1C */
DECL|XCVR_CFG|member|__IO uint32_t XCVR_CFG; /**< TRANSCEIVER CONFIGURATION, offset: 0x1C */
DECL|XCVR_CTRL_BASE_ADDRS|macro|XCVR_CTRL_BASE_ADDRS
DECL|XCVR_CTRL_BASE_PTRS|macro|XCVR_CTRL_BASE_PTRS
DECL|XCVR_CTRL_BLE_ARB_CTRL_BLE_RELINQUISH_MASK|macro|XCVR_CTRL_BLE_ARB_CTRL_BLE_RELINQUISH_MASK
DECL|XCVR_CTRL_BLE_ARB_CTRL_BLE_RELINQUISH_SHIFT|macro|XCVR_CTRL_BLE_ARB_CTRL_BLE_RELINQUISH_SHIFT
DECL|XCVR_CTRL_BLE_ARB_CTRL_BLE_RELINQUISH|macro|XCVR_CTRL_BLE_ARB_CTRL_BLE_RELINQUISH
DECL|XCVR_CTRL_BLE_ARB_CTRL_XCVR_BUSY_MASK|macro|XCVR_CTRL_BLE_ARB_CTRL_XCVR_BUSY_MASK
DECL|XCVR_CTRL_BLE_ARB_CTRL_XCVR_BUSY_SHIFT|macro|XCVR_CTRL_BLE_ARB_CTRL_XCVR_BUSY_SHIFT
DECL|XCVR_CTRL_BLE_ARB_CTRL_XCVR_BUSY|macro|XCVR_CTRL_BLE_ARB_CTRL_XCVR_BUSY
DECL|XCVR_CTRL_CRCW_CFG_CRCW_EN_MASK|macro|XCVR_CTRL_CRCW_CFG_CRCW_EN_MASK
DECL|XCVR_CTRL_CRCW_CFG_CRCW_EN_SHIFT|macro|XCVR_CTRL_CRCW_CFG_CRCW_EN_SHIFT
DECL|XCVR_CTRL_CRCW_CFG_CRCW_EN|macro|XCVR_CTRL_CRCW_CFG_CRCW_EN
DECL|XCVR_CTRL_CRCW_CFG_CRC_EARLY_FAIL_MASK|macro|XCVR_CTRL_CRCW_CFG_CRC_EARLY_FAIL_MASK
DECL|XCVR_CTRL_CRCW_CFG_CRC_EARLY_FAIL_SHIFT|macro|XCVR_CTRL_CRCW_CFG_CRC_EARLY_FAIL_SHIFT
DECL|XCVR_CTRL_CRCW_CFG_CRC_EARLY_FAIL|macro|XCVR_CTRL_CRCW_CFG_CRC_EARLY_FAIL
DECL|XCVR_CTRL_CRCW_CFG_CRC_EC_DONE_MASK|macro|XCVR_CTRL_CRCW_CFG_CRC_EC_DONE_MASK
DECL|XCVR_CTRL_CRCW_CFG_CRC_EC_DONE_SHIFT|macro|XCVR_CTRL_CRCW_CFG_CRC_EC_DONE_SHIFT
DECL|XCVR_CTRL_CRCW_CFG_CRC_EC_DONE|macro|XCVR_CTRL_CRCW_CFG_CRC_EC_DONE
DECL|XCVR_CTRL_CRCW_CFG_CRC_EC_FAIL_MASK|macro|XCVR_CTRL_CRCW_CFG_CRC_EC_FAIL_MASK
DECL|XCVR_CTRL_CRCW_CFG_CRC_EC_FAIL_SHIFT|macro|XCVR_CTRL_CRCW_CFG_CRC_EC_FAIL_SHIFT
DECL|XCVR_CTRL_CRCW_CFG_CRC_EC_FAIL|macro|XCVR_CTRL_CRCW_CFG_CRC_EC_FAIL
DECL|XCVR_CTRL_CRCW_CFG_CRC_EC_OFFSET_MASK|macro|XCVR_CTRL_CRCW_CFG_CRC_EC_OFFSET_MASK
DECL|XCVR_CTRL_CRCW_CFG_CRC_EC_OFFSET_SHIFT|macro|XCVR_CTRL_CRCW_CFG_CRC_EC_OFFSET_SHIFT
DECL|XCVR_CTRL_CRCW_CFG_CRC_EC_OFFSET|macro|XCVR_CTRL_CRCW_CFG_CRC_EC_OFFSET
DECL|XCVR_CTRL_CRCW_CFG_CRC_RES_OUT_VLD_MASK|macro|XCVR_CTRL_CRCW_CFG_CRC_RES_OUT_VLD_MASK
DECL|XCVR_CTRL_CRCW_CFG_CRC_RES_OUT_VLD_SHIFT|macro|XCVR_CTRL_CRCW_CFG_CRC_RES_OUT_VLD_SHIFT
DECL|XCVR_CTRL_CRCW_CFG_CRC_RES_OUT_VLD|macro|XCVR_CTRL_CRCW_CFG_CRC_RES_OUT_VLD
DECL|XCVR_CTRL_CRCW_CFG_CRC_ZERO_MASK|macro|XCVR_CTRL_CRCW_CFG_CRC_ZERO_MASK
DECL|XCVR_CTRL_CRCW_CFG_CRC_ZERO_SHIFT|macro|XCVR_CTRL_CRCW_CFG_CRC_ZERO_SHIFT
DECL|XCVR_CTRL_CRCW_CFG_CRC_ZERO|macro|XCVR_CTRL_CRCW_CFG_CRC_ZERO
DECL|XCVR_CTRL_CRC_EC_MASK_CRC_EC_MASK_MASK|macro|XCVR_CTRL_CRC_EC_MASK_CRC_EC_MASK_MASK
DECL|XCVR_CTRL_CRC_EC_MASK_CRC_EC_MASK_SHIFT|macro|XCVR_CTRL_CRC_EC_MASK_CRC_EC_MASK_SHIFT
DECL|XCVR_CTRL_CRC_EC_MASK_CRC_EC_MASK|macro|XCVR_CTRL_CRC_EC_MASK_CRC_EC_MASK
DECL|XCVR_CTRL_CRC_RES_OUT_CRC_RES_OUT_MASK|macro|XCVR_CTRL_CRC_RES_OUT_CRC_RES_OUT_MASK
DECL|XCVR_CTRL_CRC_RES_OUT_CRC_RES_OUT_SHIFT|macro|XCVR_CTRL_CRC_RES_OUT_CRC_RES_OUT_SHIFT
DECL|XCVR_CTRL_CRC_RES_OUT_CRC_RES_OUT|macro|XCVR_CTRL_CRC_RES_OUT_CRC_RES_OUT
DECL|XCVR_CTRL_DMA_CTRL_BYPASS_DMA_SYNC_MASK|macro|XCVR_CTRL_DMA_CTRL_BYPASS_DMA_SYNC_MASK
DECL|XCVR_CTRL_DMA_CTRL_BYPASS_DMA_SYNC_SHIFT|macro|XCVR_CTRL_DMA_CTRL_BYPASS_DMA_SYNC_SHIFT
DECL|XCVR_CTRL_DMA_CTRL_BYPASS_DMA_SYNC|macro|XCVR_CTRL_DMA_CTRL_BYPASS_DMA_SYNC
DECL|XCVR_CTRL_DMA_CTRL_DMA_PAGE_MASK|macro|XCVR_CTRL_DMA_CTRL_DMA_PAGE_MASK
DECL|XCVR_CTRL_DMA_CTRL_DMA_PAGE_SHIFT|macro|XCVR_CTRL_DMA_CTRL_DMA_PAGE_SHIFT
DECL|XCVR_CTRL_DMA_CTRL_DMA_PAGE|macro|XCVR_CTRL_DMA_CTRL_DMA_PAGE
DECL|XCVR_CTRL_DMA_CTRL_DMA_TIMED_OUT_MASK|macro|XCVR_CTRL_DMA_CTRL_DMA_TIMED_OUT_MASK
DECL|XCVR_CTRL_DMA_CTRL_DMA_TIMED_OUT_SHIFT|macro|XCVR_CTRL_DMA_CTRL_DMA_TIMED_OUT_SHIFT
DECL|XCVR_CTRL_DMA_CTRL_DMA_TIMED_OUT|macro|XCVR_CTRL_DMA_CTRL_DMA_TIMED_OUT
DECL|XCVR_CTRL_DMA_CTRL_DMA_TIMEOUT_MASK|macro|XCVR_CTRL_DMA_CTRL_DMA_TIMEOUT_MASK
DECL|XCVR_CTRL_DMA_CTRL_DMA_TIMEOUT_SHIFT|macro|XCVR_CTRL_DMA_CTRL_DMA_TIMEOUT_SHIFT
DECL|XCVR_CTRL_DMA_CTRL_DMA_TIMEOUT|macro|XCVR_CTRL_DMA_CTRL_DMA_TIMEOUT
DECL|XCVR_CTRL_DMA_CTRL_DMA_TRIGGERRED_MASK|macro|XCVR_CTRL_DMA_CTRL_DMA_TRIGGERRED_MASK
DECL|XCVR_CTRL_DMA_CTRL_DMA_TRIGGERRED_SHIFT|macro|XCVR_CTRL_DMA_CTRL_DMA_TRIGGERRED_SHIFT
DECL|XCVR_CTRL_DMA_CTRL_DMA_TRIGGERRED|macro|XCVR_CTRL_DMA_CTRL_DMA_TRIGGERRED
DECL|XCVR_CTRL_DMA_CTRL_SINGLE_REQ_MODE_MASK|macro|XCVR_CTRL_DMA_CTRL_SINGLE_REQ_MODE_MASK
DECL|XCVR_CTRL_DMA_CTRL_SINGLE_REQ_MODE_SHIFT|macro|XCVR_CTRL_DMA_CTRL_SINGLE_REQ_MODE_SHIFT
DECL|XCVR_CTRL_DMA_CTRL_SINGLE_REQ_MODE|macro|XCVR_CTRL_DMA_CTRL_SINGLE_REQ_MODE
DECL|XCVR_CTRL_DMA_DATA_DMA_DATA_MASK|macro|XCVR_CTRL_DMA_DATA_DMA_DATA_MASK
DECL|XCVR_CTRL_DMA_DATA_DMA_DATA_SHIFT|macro|XCVR_CTRL_DMA_DATA_DMA_DATA_SHIFT
DECL|XCVR_CTRL_DMA_DATA_DMA_DATA|macro|XCVR_CTRL_DMA_DATA_DMA_DATA
DECL|XCVR_CTRL_DTEST_CTRL_DTEST_EN_MASK|macro|XCVR_CTRL_DTEST_CTRL_DTEST_EN_MASK
DECL|XCVR_CTRL_DTEST_CTRL_DTEST_EN_SHIFT|macro|XCVR_CTRL_DTEST_CTRL_DTEST_EN_SHIFT
DECL|XCVR_CTRL_DTEST_CTRL_DTEST_EN|macro|XCVR_CTRL_DTEST_CTRL_DTEST_EN
DECL|XCVR_CTRL_DTEST_CTRL_DTEST_PAGE_MASK|macro|XCVR_CTRL_DTEST_CTRL_DTEST_PAGE_MASK
DECL|XCVR_CTRL_DTEST_CTRL_DTEST_PAGE_SHIFT|macro|XCVR_CTRL_DTEST_CTRL_DTEST_PAGE_SHIFT
DECL|XCVR_CTRL_DTEST_CTRL_DTEST_PAGE|macro|XCVR_CTRL_DTEST_CTRL_DTEST_PAGE
DECL|XCVR_CTRL_DTEST_CTRL_DTEST_SHFT_MASK|macro|XCVR_CTRL_DTEST_CTRL_DTEST_SHFT_MASK
DECL|XCVR_CTRL_DTEST_CTRL_DTEST_SHFT_SHIFT|macro|XCVR_CTRL_DTEST_CTRL_DTEST_SHFT_SHIFT
DECL|XCVR_CTRL_DTEST_CTRL_DTEST_SHFT|macro|XCVR_CTRL_DTEST_CTRL_DTEST_SHFT
DECL|XCVR_CTRL_DTEST_CTRL_GPIO0_OVLAY_PIN_MASK|macro|XCVR_CTRL_DTEST_CTRL_GPIO0_OVLAY_PIN_MASK
DECL|XCVR_CTRL_DTEST_CTRL_GPIO0_OVLAY_PIN_SHIFT|macro|XCVR_CTRL_DTEST_CTRL_GPIO0_OVLAY_PIN_SHIFT
DECL|XCVR_CTRL_DTEST_CTRL_GPIO0_OVLAY_PIN|macro|XCVR_CTRL_DTEST_CTRL_GPIO0_OVLAY_PIN
DECL|XCVR_CTRL_DTEST_CTRL_GPIO1_OVLAY_PIN_MASK|macro|XCVR_CTRL_DTEST_CTRL_GPIO1_OVLAY_PIN_MASK
DECL|XCVR_CTRL_DTEST_CTRL_GPIO1_OVLAY_PIN_SHIFT|macro|XCVR_CTRL_DTEST_CTRL_GPIO1_OVLAY_PIN_SHIFT
DECL|XCVR_CTRL_DTEST_CTRL_GPIO1_OVLAY_PIN|macro|XCVR_CTRL_DTEST_CTRL_GPIO1_OVLAY_PIN
DECL|XCVR_CTRL_DTEST_CTRL_RAW_MODE_I_MASK|macro|XCVR_CTRL_DTEST_CTRL_RAW_MODE_I_MASK
DECL|XCVR_CTRL_DTEST_CTRL_RAW_MODE_I_SHIFT|macro|XCVR_CTRL_DTEST_CTRL_RAW_MODE_I_SHIFT
DECL|XCVR_CTRL_DTEST_CTRL_RAW_MODE_I|macro|XCVR_CTRL_DTEST_CTRL_RAW_MODE_I
DECL|XCVR_CTRL_DTEST_CTRL_RAW_MODE_Q_MASK|macro|XCVR_CTRL_DTEST_CTRL_RAW_MODE_Q_MASK
DECL|XCVR_CTRL_DTEST_CTRL_RAW_MODE_Q_SHIFT|macro|XCVR_CTRL_DTEST_CTRL_RAW_MODE_Q_SHIFT
DECL|XCVR_CTRL_DTEST_CTRL_RAW_MODE_Q|macro|XCVR_CTRL_DTEST_CTRL_RAW_MODE_Q
DECL|XCVR_CTRL_DTEST_CTRL_TSM_GPIO_OVLAY_MASK|macro|XCVR_CTRL_DTEST_CTRL_TSM_GPIO_OVLAY_MASK
DECL|XCVR_CTRL_DTEST_CTRL_TSM_GPIO_OVLAY_SHIFT|macro|XCVR_CTRL_DTEST_CTRL_TSM_GPIO_OVLAY_SHIFT
DECL|XCVR_CTRL_DTEST_CTRL_TSM_GPIO_OVLAY|macro|XCVR_CTRL_DTEST_CTRL_TSM_GPIO_OVLAY
DECL|XCVR_CTRL_FAD_CTRL_ANTX_CTRLMODE_MASK|macro|XCVR_CTRL_FAD_CTRL_ANTX_CTRLMODE_MASK
DECL|XCVR_CTRL_FAD_CTRL_ANTX_CTRLMODE_SHIFT|macro|XCVR_CTRL_FAD_CTRL_ANTX_CTRLMODE_SHIFT
DECL|XCVR_CTRL_FAD_CTRL_ANTX_CTRLMODE|macro|XCVR_CTRL_FAD_CTRL_ANTX_CTRLMODE
DECL|XCVR_CTRL_FAD_CTRL_ANTX_EN_MASK|macro|XCVR_CTRL_FAD_CTRL_ANTX_EN_MASK
DECL|XCVR_CTRL_FAD_CTRL_ANTX_EN_SHIFT|macro|XCVR_CTRL_FAD_CTRL_ANTX_EN_SHIFT
DECL|XCVR_CTRL_FAD_CTRL_ANTX_EN|macro|XCVR_CTRL_FAD_CTRL_ANTX_EN
DECL|XCVR_CTRL_FAD_CTRL_ANTX_HZ_MASK|macro|XCVR_CTRL_FAD_CTRL_ANTX_HZ_MASK
DECL|XCVR_CTRL_FAD_CTRL_ANTX_HZ_SHIFT|macro|XCVR_CTRL_FAD_CTRL_ANTX_HZ_SHIFT
DECL|XCVR_CTRL_FAD_CTRL_ANTX_HZ|macro|XCVR_CTRL_FAD_CTRL_ANTX_HZ
DECL|XCVR_CTRL_FAD_CTRL_ANTX_MASK|macro|XCVR_CTRL_FAD_CTRL_ANTX_MASK
DECL|XCVR_CTRL_FAD_CTRL_ANTX_POL_MASK|macro|XCVR_CTRL_FAD_CTRL_ANTX_POL_MASK
DECL|XCVR_CTRL_FAD_CTRL_ANTX_POL_SHIFT|macro|XCVR_CTRL_FAD_CTRL_ANTX_POL_SHIFT
DECL|XCVR_CTRL_FAD_CTRL_ANTX_POL|macro|XCVR_CTRL_FAD_CTRL_ANTX_POL
DECL|XCVR_CTRL_FAD_CTRL_ANTX_SHIFT|macro|XCVR_CTRL_FAD_CTRL_ANTX_SHIFT
DECL|XCVR_CTRL_FAD_CTRL_ANTX|macro|XCVR_CTRL_FAD_CTRL_ANTX
DECL|XCVR_CTRL_FAD_CTRL_FAD_EN_MASK|macro|XCVR_CTRL_FAD_CTRL_FAD_EN_MASK
DECL|XCVR_CTRL_FAD_CTRL_FAD_EN_SHIFT|macro|XCVR_CTRL_FAD_CTRL_FAD_EN_SHIFT
DECL|XCVR_CTRL_FAD_CTRL_FAD_EN|macro|XCVR_CTRL_FAD_CTRL_FAD_EN
DECL|XCVR_CTRL_FAD_CTRL_FAD_NOT_GPIO_MASK|macro|XCVR_CTRL_FAD_CTRL_FAD_NOT_GPIO_MASK
DECL|XCVR_CTRL_FAD_CTRL_FAD_NOT_GPIO_SHIFT|macro|XCVR_CTRL_FAD_CTRL_FAD_NOT_GPIO_SHIFT
DECL|XCVR_CTRL_FAD_CTRL_FAD_NOT_GPIO|macro|XCVR_CTRL_FAD_CTRL_FAD_NOT_GPIO
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_ADC_ALLOW_MASK|macro|XCVR_CTRL_LPPS_CTRL_LPPS_ADC_ALLOW_MASK
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_ADC_ALLOW_SHIFT|macro|XCVR_CTRL_LPPS_CTRL_LPPS_ADC_ALLOW_SHIFT
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_ADC_ALLOW|macro|XCVR_CTRL_LPPS_CTRL_LPPS_ADC_ALLOW
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_BBA_ALLOW_MASK|macro|XCVR_CTRL_LPPS_CTRL_LPPS_BBA_ALLOW_MASK
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_BBA_ALLOW_SHIFT|macro|XCVR_CTRL_LPPS_CTRL_LPPS_BBA_ALLOW_SHIFT
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_BBA_ALLOW|macro|XCVR_CTRL_LPPS_CTRL_LPPS_BBA_ALLOW
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_ALLOW_MASK|macro|XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_ALLOW_MASK
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_ALLOW_SHIFT|macro|XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_ALLOW_SHIFT
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_ALLOW|macro|XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_ALLOW
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_DIG_ALLOW_MASK|macro|XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_DIG_ALLOW_MASK
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_DIG_ALLOW_SHIFT|macro|XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_DIG_ALLOW_SHIFT
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_DIG_ALLOW|macro|XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_DIG_ALLOW
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_DEST_RX_MASK|macro|XCVR_CTRL_LPPS_CTRL_LPPS_DEST_RX_MASK
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_DEST_RX_SHIFT|macro|XCVR_CTRL_LPPS_CTRL_LPPS_DEST_RX_SHIFT
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_DEST_RX|macro|XCVR_CTRL_LPPS_CTRL_LPPS_DEST_RX
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_ENABLE_MASK|macro|XCVR_CTRL_LPPS_CTRL_LPPS_ENABLE_MASK
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_ENABLE_SHIFT|macro|XCVR_CTRL_LPPS_CTRL_LPPS_ENABLE_SHIFT
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_ENABLE|macro|XCVR_CTRL_LPPS_CTRL_LPPS_ENABLE
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_PDET_ALLOW_MASK|macro|XCVR_CTRL_LPPS_CTRL_LPPS_PDET_ALLOW_MASK
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_PDET_ALLOW_SHIFT|macro|XCVR_CTRL_LPPS_CTRL_LPPS_PDET_ALLOW_SHIFT
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_PDET_ALLOW|macro|XCVR_CTRL_LPPS_CTRL_LPPS_PDET_ALLOW
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_RX_DIG_ALLOW_MASK|macro|XCVR_CTRL_LPPS_CTRL_LPPS_RX_DIG_ALLOW_MASK
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_RX_DIG_ALLOW_SHIFT|macro|XCVR_CTRL_LPPS_CTRL_LPPS_RX_DIG_ALLOW_SHIFT
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_RX_DIG_ALLOW|macro|XCVR_CTRL_LPPS_CTRL_LPPS_RX_DIG_ALLOW
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_START_RX_MASK|macro|XCVR_CTRL_LPPS_CTRL_LPPS_START_RX_MASK
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_START_RX_SHIFT|macro|XCVR_CTRL_LPPS_CTRL_LPPS_START_RX_SHIFT
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_START_RX|macro|XCVR_CTRL_LPPS_CTRL_LPPS_START_RX
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_ALLOW_MASK|macro|XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_ALLOW_MASK
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_ALLOW_SHIFT|macro|XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_ALLOW_SHIFT
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_ALLOW|macro|XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_ALLOW
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_BUF_ALLOW_MASK|macro|XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_BUF_ALLOW_MASK
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_BUF_ALLOW_SHIFT|macro|XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_BUF_ALLOW_SHIFT
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_BUF_ALLOW|macro|XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_BUF_ALLOW
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_TZA_ALLOW_MASK|macro|XCVR_CTRL_LPPS_CTRL_LPPS_TZA_ALLOW_MASK
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_TZA_ALLOW_SHIFT|macro|XCVR_CTRL_LPPS_CTRL_LPPS_TZA_ALLOW_SHIFT
DECL|XCVR_CTRL_LPPS_CTRL_LPPS_TZA_ALLOW|macro|XCVR_CTRL_LPPS_CTRL_LPPS_TZA_ALLOW
DECL|XCVR_CTRL_OVERWRITE_VER_OVERWRITE_VER_MASK|macro|XCVR_CTRL_OVERWRITE_VER_OVERWRITE_VER_MASK
DECL|XCVR_CTRL_OVERWRITE_VER_OVERWRITE_VER_SHIFT|macro|XCVR_CTRL_OVERWRITE_VER_OVERWRITE_VER_SHIFT
DECL|XCVR_CTRL_OVERWRITE_VER_OVERWRITE_VER|macro|XCVR_CTRL_OVERWRITE_VER_OVERWRITE_VER
DECL|XCVR_CTRL_PACKET_RAM_CTRL_ALL_PROTOCOLS_ALLOW_MASK|macro|XCVR_CTRL_PACKET_RAM_CTRL_ALL_PROTOCOLS_ALLOW_MASK
DECL|XCVR_CTRL_PACKET_RAM_CTRL_ALL_PROTOCOLS_ALLOW_SHIFT|macro|XCVR_CTRL_PACKET_RAM_CTRL_ALL_PROTOCOLS_ALLOW_SHIFT
DECL|XCVR_CTRL_PACKET_RAM_CTRL_ALL_PROTOCOLS_ALLOW|macro|XCVR_CTRL_PACKET_RAM_CTRL_ALL_PROTOCOLS_ALLOW
DECL|XCVR_CTRL_PACKET_RAM_CTRL_DBG_PAGE_MASK|macro|XCVR_CTRL_PACKET_RAM_CTRL_DBG_PAGE_MASK
DECL|XCVR_CTRL_PACKET_RAM_CTRL_DBG_PAGE_SHIFT|macro|XCVR_CTRL_PACKET_RAM_CTRL_DBG_PAGE_SHIFT
DECL|XCVR_CTRL_PACKET_RAM_CTRL_DBG_PAGE|macro|XCVR_CTRL_PACKET_RAM_CTRL_DBG_PAGE
DECL|XCVR_CTRL_PACKET_RAM_CTRL_DBG_RAM_FULL_MASK|macro|XCVR_CTRL_PACKET_RAM_CTRL_DBG_RAM_FULL_MASK
DECL|XCVR_CTRL_PACKET_RAM_CTRL_DBG_RAM_FULL_SHIFT|macro|XCVR_CTRL_PACKET_RAM_CTRL_DBG_RAM_FULL_SHIFT
DECL|XCVR_CTRL_PACKET_RAM_CTRL_DBG_RAM_FULL|macro|XCVR_CTRL_PACKET_RAM_CTRL_DBG_RAM_FULL
DECL|XCVR_CTRL_PACKET_RAM_CTRL_DBG_TRIGGERRED_MASK|macro|XCVR_CTRL_PACKET_RAM_CTRL_DBG_TRIGGERRED_MASK
DECL|XCVR_CTRL_PACKET_RAM_CTRL_DBG_TRIGGERRED_SHIFT|macro|XCVR_CTRL_PACKET_RAM_CTRL_DBG_TRIGGERRED_SHIFT
DECL|XCVR_CTRL_PACKET_RAM_CTRL_DBG_TRIGGERRED|macro|XCVR_CTRL_PACKET_RAM_CTRL_DBG_TRIGGERRED
DECL|XCVR_CTRL_PACKET_RAM_CTRL_PB_PROTECT_MASK|macro|XCVR_CTRL_PACKET_RAM_CTRL_PB_PROTECT_MASK
DECL|XCVR_CTRL_PACKET_RAM_CTRL_PB_PROTECT_SHIFT|macro|XCVR_CTRL_PACKET_RAM_CTRL_PB_PROTECT_SHIFT
DECL|XCVR_CTRL_PACKET_RAM_CTRL_PB_PROTECT|macro|XCVR_CTRL_PACKET_RAM_CTRL_PB_PROTECT
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_EN_MASK|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_EN_MASK
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_EN_SHIFT|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_EN_SHIFT
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_EN|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_EN
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_MASK|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_MASK
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_SHIFT|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_SHIFT
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_EN_MASK|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_EN_MASK
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_EN_SHIFT|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_EN_SHIFT
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_EN|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_EN
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_MASK|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_MASK
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_SHIFT|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_SHIFT
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_EN_MASK|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_EN_MASK
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_EN_SHIFT|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_EN_SHIFT
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_EN|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_EN
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_MASK|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_MASK
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_SHIFT|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_SHIFT
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_EN_MASK|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_EN_MASK
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_EN_SHIFT|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_EN_SHIFT
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_EN|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_EN
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_MASK|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_MASK
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_SHIFT|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_SHIFT
DECL|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD|macro|XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD
DECL|XCVR_CTRL_PACKET_RAM_CTRL_XCVR_RAM_ALLOW_MASK|macro|XCVR_CTRL_PACKET_RAM_CTRL_XCVR_RAM_ALLOW_MASK
DECL|XCVR_CTRL_PACKET_RAM_CTRL_XCVR_RAM_ALLOW_SHIFT|macro|XCVR_CTRL_PACKET_RAM_CTRL_XCVR_RAM_ALLOW_SHIFT
DECL|XCVR_CTRL_PACKET_RAM_CTRL_XCVR_RAM_ALLOW|macro|XCVR_CTRL_PACKET_RAM_CTRL_XCVR_RAM_ALLOW
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_ASSERTED_MASK|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_ASSERTED_MASK
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_ASSERTED_SHIFT|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_ASSERTED_SHIFT
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_ASSERTED|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_ASSERTED
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_MASK|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_MASK
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_RX_MASK|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_RX_MASK
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_RX_SHIFT|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_RX_SHIFT
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_RX|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_RX
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_TX_MASK|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_TX_MASK
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_TX_SHIFT|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_TX_SHIFT
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_TX|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_TX
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_RX_ABORT_MASK|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_RX_ABORT_MASK
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_RX_ABORT_SHIFT|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_RX_ABORT_SHIFT
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_RX_ABORT|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_RX_ABORT
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_SHIFT|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_SHIFT
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_TX_ABORT_MASK|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_TX_ABORT_MASK
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_TX_ABORT_SHIFT|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_TX_ABORT_SHIFT
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_TX_ABORT|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_TX_ABORT
DECL|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED|macro|XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED
DECL|XCVR_CTRL_Type|typedef|} XCVR_CTRL_Type;
DECL|XCVR_CTRL_XCVR_CTRL_DEMOD_SEL_MASK|macro|XCVR_CTRL_XCVR_CTRL_DEMOD_SEL_MASK
DECL|XCVR_CTRL_XCVR_CTRL_DEMOD_SEL_SHIFT|macro|XCVR_CTRL_XCVR_CTRL_DEMOD_SEL_SHIFT
DECL|XCVR_CTRL_XCVR_CTRL_DEMOD_SEL|macro|XCVR_CTRL_XCVR_CTRL_DEMOD_SEL
DECL|XCVR_CTRL_XCVR_CTRL_PROTOCOL_MASK|macro|XCVR_CTRL_XCVR_CTRL_PROTOCOL_MASK
DECL|XCVR_CTRL_XCVR_CTRL_PROTOCOL_SHIFT|macro|XCVR_CTRL_XCVR_CTRL_PROTOCOL_SHIFT
DECL|XCVR_CTRL_XCVR_CTRL_PROTOCOL|macro|XCVR_CTRL_XCVR_CTRL_PROTOCOL
DECL|XCVR_CTRL_XCVR_CTRL_RADIO0_IRQ_SEL_MASK|macro|XCVR_CTRL_XCVR_CTRL_RADIO0_IRQ_SEL_MASK
DECL|XCVR_CTRL_XCVR_CTRL_RADIO0_IRQ_SEL_SHIFT|macro|XCVR_CTRL_XCVR_CTRL_RADIO0_IRQ_SEL_SHIFT
DECL|XCVR_CTRL_XCVR_CTRL_RADIO0_IRQ_SEL|macro|XCVR_CTRL_XCVR_CTRL_RADIO0_IRQ_SEL
DECL|XCVR_CTRL_XCVR_CTRL_RADIO1_IRQ_SEL_MASK|macro|XCVR_CTRL_XCVR_CTRL_RADIO1_IRQ_SEL_MASK
DECL|XCVR_CTRL_XCVR_CTRL_RADIO1_IRQ_SEL_SHIFT|macro|XCVR_CTRL_XCVR_CTRL_RADIO1_IRQ_SEL_SHIFT
DECL|XCVR_CTRL_XCVR_CTRL_RADIO1_IRQ_SEL|macro|XCVR_CTRL_XCVR_CTRL_RADIO1_IRQ_SEL
DECL|XCVR_CTRL_XCVR_CTRL_REF_CLK_FREQ_MASK|macro|XCVR_CTRL_XCVR_CTRL_REF_CLK_FREQ_MASK
DECL|XCVR_CTRL_XCVR_CTRL_REF_CLK_FREQ_SHIFT|macro|XCVR_CTRL_XCVR_CTRL_REF_CLK_FREQ_SHIFT
DECL|XCVR_CTRL_XCVR_CTRL_REF_CLK_FREQ|macro|XCVR_CTRL_XCVR_CTRL_REF_CLK_FREQ
DECL|XCVR_CTRL_XCVR_CTRL_SOC_RF_OSC_CLK_GATE_EN_MASK|macro|XCVR_CTRL_XCVR_CTRL_SOC_RF_OSC_CLK_GATE_EN_MASK
DECL|XCVR_CTRL_XCVR_CTRL_SOC_RF_OSC_CLK_GATE_EN_SHIFT|macro|XCVR_CTRL_XCVR_CTRL_SOC_RF_OSC_CLK_GATE_EN_SHIFT
DECL|XCVR_CTRL_XCVR_CTRL_SOC_RF_OSC_CLK_GATE_EN|macro|XCVR_CTRL_XCVR_CTRL_SOC_RF_OSC_CLK_GATE_EN
DECL|XCVR_CTRL_XCVR_CTRL_TGT_PWR_SRC_MASK|macro|XCVR_CTRL_XCVR_CTRL_TGT_PWR_SRC_MASK
DECL|XCVR_CTRL_XCVR_CTRL_TGT_PWR_SRC_SHIFT|macro|XCVR_CTRL_XCVR_CTRL_TGT_PWR_SRC_SHIFT
DECL|XCVR_CTRL_XCVR_CTRL_TGT_PWR_SRC|macro|XCVR_CTRL_XCVR_CTRL_TGT_PWR_SRC
DECL|XCVR_CTRL_XCVR_STATUS_BTLE_SYSCLK_REQ_MASK|macro|XCVR_CTRL_XCVR_STATUS_BTLE_SYSCLK_REQ_MASK
DECL|XCVR_CTRL_XCVR_STATUS_BTLE_SYSCLK_REQ_SHIFT|macro|XCVR_CTRL_XCVR_STATUS_BTLE_SYSCLK_REQ_SHIFT
DECL|XCVR_CTRL_XCVR_STATUS_BTLE_SYSCLK_REQ|macro|XCVR_CTRL_XCVR_STATUS_BTLE_SYSCLK_REQ
DECL|XCVR_CTRL_XCVR_STATUS_PLL_SEQ_STATE_MASK|macro|XCVR_CTRL_XCVR_STATUS_PLL_SEQ_STATE_MASK
DECL|XCVR_CTRL_XCVR_STATUS_PLL_SEQ_STATE_SHIFT|macro|XCVR_CTRL_XCVR_STATUS_PLL_SEQ_STATE_SHIFT
DECL|XCVR_CTRL_XCVR_STATUS_PLL_SEQ_STATE|macro|XCVR_CTRL_XCVR_STATUS_PLL_SEQ_STATE
DECL|XCVR_CTRL_XCVR_STATUS_RIF_LL_ACTIVE_MASK|macro|XCVR_CTRL_XCVR_STATUS_RIF_LL_ACTIVE_MASK
DECL|XCVR_CTRL_XCVR_STATUS_RIF_LL_ACTIVE_SHIFT|macro|XCVR_CTRL_XCVR_STATUS_RIF_LL_ACTIVE_SHIFT
DECL|XCVR_CTRL_XCVR_STATUS_RIF_LL_ACTIVE|macro|XCVR_CTRL_XCVR_STATUS_RIF_LL_ACTIVE
DECL|XCVR_CTRL_XCVR_STATUS_RX_MODE_MASK|macro|XCVR_CTRL_XCVR_STATUS_RX_MODE_MASK
DECL|XCVR_CTRL_XCVR_STATUS_RX_MODE_SHIFT|macro|XCVR_CTRL_XCVR_STATUS_RX_MODE_SHIFT
DECL|XCVR_CTRL_XCVR_STATUS_RX_MODE|macro|XCVR_CTRL_XCVR_STATUS_RX_MODE
DECL|XCVR_CTRL_XCVR_STATUS_SOC_USING_RF_OSC_CLK_MASK|macro|XCVR_CTRL_XCVR_STATUS_SOC_USING_RF_OSC_CLK_MASK
DECL|XCVR_CTRL_XCVR_STATUS_SOC_USING_RF_OSC_CLK_SHIFT|macro|XCVR_CTRL_XCVR_STATUS_SOC_USING_RF_OSC_CLK_SHIFT
DECL|XCVR_CTRL_XCVR_STATUS_SOC_USING_RF_OSC_CLK|macro|XCVR_CTRL_XCVR_STATUS_SOC_USING_RF_OSC_CLK
DECL|XCVR_CTRL_XCVR_STATUS_TSM_COUNT_MASK|macro|XCVR_CTRL_XCVR_STATUS_TSM_COUNT_MASK
DECL|XCVR_CTRL_XCVR_STATUS_TSM_COUNT_SHIFT|macro|XCVR_CTRL_XCVR_STATUS_TSM_COUNT_SHIFT
DECL|XCVR_CTRL_XCVR_STATUS_TSM_COUNT|macro|XCVR_CTRL_XCVR_STATUS_TSM_COUNT
DECL|XCVR_CTRL_XCVR_STATUS_TSM_IRQ0_MASK|macro|XCVR_CTRL_XCVR_STATUS_TSM_IRQ0_MASK
DECL|XCVR_CTRL_XCVR_STATUS_TSM_IRQ0_SHIFT|macro|XCVR_CTRL_XCVR_STATUS_TSM_IRQ0_SHIFT
DECL|XCVR_CTRL_XCVR_STATUS_TSM_IRQ0|macro|XCVR_CTRL_XCVR_STATUS_TSM_IRQ0
DECL|XCVR_CTRL_XCVR_STATUS_TSM_IRQ1_MASK|macro|XCVR_CTRL_XCVR_STATUS_TSM_IRQ1_MASK
DECL|XCVR_CTRL_XCVR_STATUS_TSM_IRQ1_SHIFT|macro|XCVR_CTRL_XCVR_STATUS_TSM_IRQ1_SHIFT
DECL|XCVR_CTRL_XCVR_STATUS_TSM_IRQ1|macro|XCVR_CTRL_XCVR_STATUS_TSM_IRQ1
DECL|XCVR_CTRL_XCVR_STATUS_TX_MODE_MASK|macro|XCVR_CTRL_XCVR_STATUS_TX_MODE_MASK
DECL|XCVR_CTRL_XCVR_STATUS_TX_MODE_SHIFT|macro|XCVR_CTRL_XCVR_STATUS_TX_MODE_SHIFT
DECL|XCVR_CTRL_XCVR_STATUS_TX_MODE|macro|XCVR_CTRL_XCVR_STATUS_TX_MODE
DECL|XCVR_CTRL_XCVR_STATUS_XTAL_READY_MASK|macro|XCVR_CTRL_XCVR_STATUS_XTAL_READY_MASK
DECL|XCVR_CTRL_XCVR_STATUS_XTAL_READY_SHIFT|macro|XCVR_CTRL_XCVR_STATUS_XTAL_READY_SHIFT
DECL|XCVR_CTRL_XCVR_STATUS_XTAL_READY|macro|XCVR_CTRL_XCVR_STATUS_XTAL_READY
DECL|XCVR_CTRL|member|__IO uint32_t XCVR_CTRL; /**< TRANSCEIVER CONTROL, offset: 0x0 */
DECL|XCVR_CTRL|member|__IO uint32_t XCVR_CTRL; /**< TRANSCEIVER CONTROL, offset: 0x14 */
DECL|XCVR_CTRL|member|__IO uint32_t XCVR_CTRL; /**< TRANSCEIVER CONTROL, offset: 0x14 */
DECL|XCVR_MISC_BASE|macro|XCVR_MISC_BASE
DECL|XCVR_MISC|macro|XCVR_MISC
DECL|XCVR_PHY_BASE_ADDRS|macro|XCVR_PHY_BASE_ADDRS
DECL|XCVR_PHY_BASE_PTRS|macro|XCVR_PHY_BASE_PTRS
DECL|XCVR_PHY_BASE|macro|XCVR_PHY_BASE
DECL|XCVR_PHY_CFG1_AA_OUTPUT_SEL_MASK|macro|XCVR_PHY_CFG1_AA_OUTPUT_SEL_MASK
DECL|XCVR_PHY_CFG1_AA_OUTPUT_SEL_SHIFT|macro|XCVR_PHY_CFG1_AA_OUTPUT_SEL_SHIFT
DECL|XCVR_PHY_CFG1_AA_OUTPUT_SEL|macro|XCVR_PHY_CFG1_AA_OUTPUT_SEL
DECL|XCVR_PHY_CFG1_AA_PLAYBACK_MASK|macro|XCVR_PHY_CFG1_AA_PLAYBACK_MASK
DECL|XCVR_PHY_CFG1_AA_PLAYBACK_SHIFT|macro|XCVR_PHY_CFG1_AA_PLAYBACK_SHIFT
DECL|XCVR_PHY_CFG1_AA_PLAYBACK|macro|XCVR_PHY_CFG1_AA_PLAYBACK
DECL|XCVR_PHY_CFG1_BLE_NTW_ADR_THR_MASK|macro|XCVR_PHY_CFG1_BLE_NTW_ADR_THR_MASK
DECL|XCVR_PHY_CFG1_BLE_NTW_ADR_THR_SHIFT|macro|XCVR_PHY_CFG1_BLE_NTW_ADR_THR_SHIFT
DECL|XCVR_PHY_CFG1_BLE_NTW_ADR_THR|macro|XCVR_PHY_CFG1_BLE_NTW_ADR_THR
DECL|XCVR_PHY_CFG1_BSM_EN_BLE_MASK|macro|XCVR_PHY_CFG1_BSM_EN_BLE_MASK
DECL|XCVR_PHY_CFG1_BSM_EN_BLE_SHIFT|macro|XCVR_PHY_CFG1_BSM_EN_BLE_SHIFT
DECL|XCVR_PHY_CFG1_BSM_EN_BLE|macro|XCVR_PHY_CFG1_BSM_EN_BLE
DECL|XCVR_PHY_CFG1_CTS_THRESH_MASK|macro|XCVR_PHY_CFG1_CTS_THRESH_MASK
DECL|XCVR_PHY_CFG1_CTS_THRESH_SHIFT|macro|XCVR_PHY_CFG1_CTS_THRESH_SHIFT
DECL|XCVR_PHY_CFG1_CTS_THRESH|macro|XCVR_PHY_CFG1_CTS_THRESH
DECL|XCVR_PHY_CFG1_DEMOD_CLK_MODE_MASK|macro|XCVR_PHY_CFG1_DEMOD_CLK_MODE_MASK
DECL|XCVR_PHY_CFG1_DEMOD_CLK_MODE_SHIFT|macro|XCVR_PHY_CFG1_DEMOD_CLK_MODE_SHIFT
DECL|XCVR_PHY_CFG1_DEMOD_CLK_MODE|macro|XCVR_PHY_CFG1_DEMOD_CLK_MODE
DECL|XCVR_PHY_CFG1_FSK_BIT_INVERT_MASK|macro|XCVR_PHY_CFG1_FSK_BIT_INVERT_MASK
DECL|XCVR_PHY_CFG1_FSK_BIT_INVERT_SHIFT|macro|XCVR_PHY_CFG1_FSK_BIT_INVERT_SHIFT
DECL|XCVR_PHY_CFG1_FSK_BIT_INVERT|macro|XCVR_PHY_CFG1_FSK_BIT_INVERT
DECL|XCVR_PHY_CFG1_FSK_FTS_TIMEOUT_MASK|macro|XCVR_PHY_CFG1_FSK_FTS_TIMEOUT_MASK
DECL|XCVR_PHY_CFG1_FSK_FTS_TIMEOUT_SHIFT|macro|XCVR_PHY_CFG1_FSK_FTS_TIMEOUT_SHIFT
DECL|XCVR_PHY_CFG1_FSK_FTS_TIMEOUT|macro|XCVR_PHY_CFG1_FSK_FTS_TIMEOUT
DECL|XCVR_PHY_CFG1_RFU00_MASK|macro|XCVR_PHY_CFG1_RFU00_MASK
DECL|XCVR_PHY_CFG1_RFU00_SHIFT|macro|XCVR_PHY_CFG1_RFU00_SHIFT
DECL|XCVR_PHY_CFG1_RFU00|macro|XCVR_PHY_CFG1_RFU00
DECL|XCVR_PHY_CFG1_RFU01_MASK|macro|XCVR_PHY_CFG1_RFU01_MASK
DECL|XCVR_PHY_CFG1_RFU01_SHIFT|macro|XCVR_PHY_CFG1_RFU01_SHIFT
DECL|XCVR_PHY_CFG1_RFU01|macro|XCVR_PHY_CFG1_RFU01
DECL|XCVR_PHY_CFG1_RFU02_MASK|macro|XCVR_PHY_CFG1_RFU02_MASK
DECL|XCVR_PHY_CFG1_RFU02_SHIFT|macro|XCVR_PHY_CFG1_RFU02_SHIFT
DECL|XCVR_PHY_CFG1_RFU02|macro|XCVR_PHY_CFG1_RFU02
DECL|XCVR_PHY_CFG2_PHY_CLK_ON_MASK|macro|XCVR_PHY_CFG2_PHY_CLK_ON_MASK
DECL|XCVR_PHY_CFG2_PHY_CLK_ON_SHIFT|macro|XCVR_PHY_CFG2_PHY_CLK_ON_SHIFT
DECL|XCVR_PHY_CFG2_PHY_CLK_ON|macro|XCVR_PHY_CFG2_PHY_CLK_ON
DECL|XCVR_PHY_CFG2_PHY_FIFO_PRECHG_MASK|macro|XCVR_PHY_CFG2_PHY_FIFO_PRECHG_MASK
DECL|XCVR_PHY_CFG2_PHY_FIFO_PRECHG_SHIFT|macro|XCVR_PHY_CFG2_PHY_FIFO_PRECHG_SHIFT
DECL|XCVR_PHY_CFG2_PHY_FIFO_PRECHG|macro|XCVR_PHY_CFG2_PHY_FIFO_PRECHG
DECL|XCVR_PHY_CFG2_RFU03_MASK|macro|XCVR_PHY_CFG2_RFU03_MASK
DECL|XCVR_PHY_CFG2_RFU03_SHIFT|macro|XCVR_PHY_CFG2_RFU03_SHIFT
DECL|XCVR_PHY_CFG2_RFU03|macro|XCVR_PHY_CFG2_RFU03
DECL|XCVR_PHY_CFG2_RFU04_MASK|macro|XCVR_PHY_CFG2_RFU04_MASK
DECL|XCVR_PHY_CFG2_RFU04_SHIFT|macro|XCVR_PHY_CFG2_RFU04_SHIFT
DECL|XCVR_PHY_CFG2_RFU04|macro|XCVR_PHY_CFG2_RFU04
DECL|XCVR_PHY_CFG2_RFU05_MASK|macro|XCVR_PHY_CFG2_RFU05_MASK
DECL|XCVR_PHY_CFG2_RFU05_SHIFT|macro|XCVR_PHY_CFG2_RFU05_SHIFT
DECL|XCVR_PHY_CFG2_RFU05|macro|XCVR_PHY_CFG2_RFU05
DECL|XCVR_PHY_CFG2_RFU06_MASK|macro|XCVR_PHY_CFG2_RFU06_MASK
DECL|XCVR_PHY_CFG2_RFU06_SHIFT|macro|XCVR_PHY_CFG2_RFU06_SHIFT
DECL|XCVR_PHY_CFG2_RFU06|macro|XCVR_PHY_CFG2_RFU06
DECL|XCVR_PHY_CFG2_RFU07_MASK|macro|XCVR_PHY_CFG2_RFU07_MASK
DECL|XCVR_PHY_CFG2_RFU07_SHIFT|macro|XCVR_PHY_CFG2_RFU07_SHIFT
DECL|XCVR_PHY_CFG2_RFU07|macro|XCVR_PHY_CFG2_RFU07
DECL|XCVR_PHY_CFG2_RFU08_MASK|macro|XCVR_PHY_CFG2_RFU08_MASK
DECL|XCVR_PHY_CFG2_RFU08_SHIFT|macro|XCVR_PHY_CFG2_RFU08_SHIFT
DECL|XCVR_PHY_CFG2_RFU08|macro|XCVR_PHY_CFG2_RFU08
DECL|XCVR_PHY_CFG2_RFU09_MASK|macro|XCVR_PHY_CFG2_RFU09_MASK
DECL|XCVR_PHY_CFG2_RFU09_SHIFT|macro|XCVR_PHY_CFG2_RFU09_SHIFT
DECL|XCVR_PHY_CFG2_RFU09|macro|XCVR_PHY_CFG2_RFU09
DECL|XCVR_PHY_CFG2_RFU10_MASK|macro|XCVR_PHY_CFG2_RFU10_MASK
DECL|XCVR_PHY_CFG2_RFU10_SHIFT|macro|XCVR_PHY_CFG2_RFU10_SHIFT
DECL|XCVR_PHY_CFG2_RFU10|macro|XCVR_PHY_CFG2_RFU10
DECL|XCVR_PHY_CFG2_RFU11_MASK|macro|XCVR_PHY_CFG2_RFU11_MASK
DECL|XCVR_PHY_CFG2_RFU11_SHIFT|macro|XCVR_PHY_CFG2_RFU11_SHIFT
DECL|XCVR_PHY_CFG2_RFU11|macro|XCVR_PHY_CFG2_RFU11
DECL|XCVR_PHY_CFG2_RFU12_MASK|macro|XCVR_PHY_CFG2_RFU12_MASK
DECL|XCVR_PHY_CFG2_RFU12_SHIFT|macro|XCVR_PHY_CFG2_RFU12_SHIFT
DECL|XCVR_PHY_CFG2_RFU12|macro|XCVR_PHY_CFG2_RFU12
DECL|XCVR_PHY_CFG2_RFU13_MASK|macro|XCVR_PHY_CFG2_RFU13_MASK
DECL|XCVR_PHY_CFG2_RFU13_SHIFT|macro|XCVR_PHY_CFG2_RFU13_SHIFT
DECL|XCVR_PHY_CFG2_RFU13|macro|XCVR_PHY_CFG2_RFU13
DECL|XCVR_PHY_CFG2_RFU14_MASK|macro|XCVR_PHY_CFG2_RFU14_MASK
DECL|XCVR_PHY_CFG2_RFU14_SHIFT|macro|XCVR_PHY_CFG2_RFU14_SHIFT
DECL|XCVR_PHY_CFG2_RFU14|macro|XCVR_PHY_CFG2_RFU14
DECL|XCVR_PHY_CFG2_RFU15_MASK|macro|XCVR_PHY_CFG2_RFU15_MASK
DECL|XCVR_PHY_CFG2_RFU15_SHIFT|macro|XCVR_PHY_CFG2_RFU15_SHIFT
DECL|XCVR_PHY_CFG2_RFU15|macro|XCVR_PHY_CFG2_RFU15
DECL|XCVR_PHY_CFG2_RFU16_MASK|macro|XCVR_PHY_CFG2_RFU16_MASK
DECL|XCVR_PHY_CFG2_RFU16_SHIFT|macro|XCVR_PHY_CFG2_RFU16_SHIFT
DECL|XCVR_PHY_CFG2_RFU16|macro|XCVR_PHY_CFG2_RFU16
DECL|XCVR_PHY_CFG2_X2_DEMOD_GAIN_MASK|macro|XCVR_PHY_CFG2_X2_DEMOD_GAIN_MASK
DECL|XCVR_PHY_CFG2_X2_DEMOD_GAIN_SHIFT|macro|XCVR_PHY_CFG2_X2_DEMOD_GAIN_SHIFT
DECL|XCVR_PHY_CFG2_X2_DEMOD_GAIN|macro|XCVR_PHY_CFG2_X2_DEMOD_GAIN
DECL|XCVR_PHY_EL_CFG_EL_ENABLE_MASK|macro|XCVR_PHY_EL_CFG_EL_ENABLE_MASK
DECL|XCVR_PHY_EL_CFG_EL_ENABLE_SHIFT|macro|XCVR_PHY_EL_CFG_EL_ENABLE_SHIFT
DECL|XCVR_PHY_EL_CFG_EL_ENABLE|macro|XCVR_PHY_EL_CFG_EL_ENABLE
DECL|XCVR_PHY_EL_CFG_EL_INTERVAL_MASK|macro|XCVR_PHY_EL_CFG_EL_INTERVAL_MASK
DECL|XCVR_PHY_EL_CFG_EL_INTERVAL_SHIFT|macro|XCVR_PHY_EL_CFG_EL_INTERVAL_SHIFT
DECL|XCVR_PHY_EL_CFG_EL_INTERVAL|macro|XCVR_PHY_EL_CFG_EL_INTERVAL
DECL|XCVR_PHY_EL_CFG_EL_WIN_SIZE_MASK|macro|XCVR_PHY_EL_CFG_EL_WIN_SIZE_MASK
DECL|XCVR_PHY_EL_CFG_EL_WIN_SIZE_SHIFT|macro|XCVR_PHY_EL_CFG_EL_WIN_SIZE_SHIFT
DECL|XCVR_PHY_EL_CFG_EL_WIN_SIZE|macro|XCVR_PHY_EL_CFG_EL_WIN_SIZE
DECL|XCVR_PHY_EL_CFG_EL_ZB_ENABLE_MASK|macro|XCVR_PHY_EL_CFG_EL_ZB_ENABLE_MASK
DECL|XCVR_PHY_EL_CFG_EL_ZB_ENABLE_SHIFT|macro|XCVR_PHY_EL_CFG_EL_ZB_ENABLE_SHIFT
DECL|XCVR_PHY_EL_CFG_EL_ZB_ENABLE|macro|XCVR_PHY_EL_CFG_EL_ZB_ENABLE
DECL|XCVR_PHY_EL_CFG_EL_ZB_WIN_SIZE_MASK|macro|XCVR_PHY_EL_CFG_EL_ZB_WIN_SIZE_MASK
DECL|XCVR_PHY_EL_CFG_EL_ZB_WIN_SIZE_SHIFT|macro|XCVR_PHY_EL_CFG_EL_ZB_WIN_SIZE_SHIFT
DECL|XCVR_PHY_EL_CFG_EL_ZB_WIN_SIZE|macro|XCVR_PHY_EL_CFG_EL_ZB_WIN_SIZE
DECL|XCVR_PHY_NTW_ADR_BSM_NTW_ADR_BSM_MASK|macro|XCVR_PHY_NTW_ADR_BSM_NTW_ADR_BSM_MASK
DECL|XCVR_PHY_NTW_ADR_BSM_NTW_ADR_BSM_SHIFT|macro|XCVR_PHY_NTW_ADR_BSM_NTW_ADR_BSM_SHIFT
DECL|XCVR_PHY_NTW_ADR_BSM_NTW_ADR_BSM|macro|XCVR_PHY_NTW_ADR_BSM_NTW_ADR_BSM
DECL|XCVR_PHY_PHY_PRE_REF0_FSK_PREAMBLE_REF0_MASK|macro|XCVR_PHY_PHY_PRE_REF0_FSK_PREAMBLE_REF0_MASK
DECL|XCVR_PHY_PHY_PRE_REF0_FSK_PREAMBLE_REF0_SHIFT|macro|XCVR_PHY_PHY_PRE_REF0_FSK_PREAMBLE_REF0_SHIFT
DECL|XCVR_PHY_PHY_PRE_REF0_FSK_PREAMBLE_REF0|macro|XCVR_PHY_PHY_PRE_REF0_FSK_PREAMBLE_REF0
DECL|XCVR_PHY_PRE_REF1_FSK_PREAMBLE_REF1_MASK|macro|XCVR_PHY_PRE_REF1_FSK_PREAMBLE_REF1_MASK
DECL|XCVR_PHY_PRE_REF1_FSK_PREAMBLE_REF1_SHIFT|macro|XCVR_PHY_PRE_REF1_FSK_PREAMBLE_REF1_SHIFT
DECL|XCVR_PHY_PRE_REF1_FSK_PREAMBLE_REF1|macro|XCVR_PHY_PRE_REF1_FSK_PREAMBLE_REF1
DECL|XCVR_PHY_PRE_REF2_FSK_PREAMBLE_REF2_MASK|macro|XCVR_PHY_PRE_REF2_FSK_PREAMBLE_REF2_MASK
DECL|XCVR_PHY_PRE_REF2_FSK_PREAMBLE_REF2_SHIFT|macro|XCVR_PHY_PRE_REF2_FSK_PREAMBLE_REF2_SHIFT
DECL|XCVR_PHY_PRE_REF2_FSK_PREAMBLE_REF2|macro|XCVR_PHY_PRE_REF2_FSK_PREAMBLE_REF2
DECL|XCVR_PHY_STATUS_AA_MATCHED_MASK|macro|XCVR_PHY_STATUS_AA_MATCHED_MASK
DECL|XCVR_PHY_STATUS_AA_MATCHED_SHIFT|macro|XCVR_PHY_STATUS_AA_MATCHED_SHIFT
DECL|XCVR_PHY_STATUS_AA_MATCHED|macro|XCVR_PHY_STATUS_AA_MATCHED
DECL|XCVR_PHY_STATUS_AA_SFD_MATCHED_MASK|macro|XCVR_PHY_STATUS_AA_SFD_MATCHED_MASK
DECL|XCVR_PHY_STATUS_AA_SFD_MATCHED_SHIFT|macro|XCVR_PHY_STATUS_AA_SFD_MATCHED_SHIFT
DECL|XCVR_PHY_STATUS_AA_SFD_MATCHED|macro|XCVR_PHY_STATUS_AA_SFD_MATCHED
DECL|XCVR_PHY_STATUS_CFO_ESTIMATE_MASK|macro|XCVR_PHY_STATUS_CFO_ESTIMATE_MASK
DECL|XCVR_PHY_STATUS_CFO_ESTIMATE_SHIFT|macro|XCVR_PHY_STATUS_CFO_ESTIMATE_SHIFT
DECL|XCVR_PHY_STATUS_CFO_ESTIMATE|macro|XCVR_PHY_STATUS_CFO_ESTIMATE
DECL|XCVR_PHY_STATUS_DATA_FIFO_DEPTH_MASK|macro|XCVR_PHY_STATUS_DATA_FIFO_DEPTH_MASK
DECL|XCVR_PHY_STATUS_DATA_FIFO_DEPTH_SHIFT|macro|XCVR_PHY_STATUS_DATA_FIFO_DEPTH_SHIFT
DECL|XCVR_PHY_STATUS_DATA_FIFO_DEPTH|macro|XCVR_PHY_STATUS_DATA_FIFO_DEPTH
DECL|XCVR_PHY_STATUS_HAMMING_DISTANCE_MASK|macro|XCVR_PHY_STATUS_HAMMING_DISTANCE_MASK
DECL|XCVR_PHY_STATUS_HAMMING_DISTANCE_SHIFT|macro|XCVR_PHY_STATUS_HAMMING_DISTANCE_SHIFT
DECL|XCVR_PHY_STATUS_HAMMING_DISTANCE|macro|XCVR_PHY_STATUS_HAMMING_DISTANCE
DECL|XCVR_PHY_STATUS_PREAMBLE_FOUND_MASK|macro|XCVR_PHY_STATUS_PREAMBLE_FOUND_MASK
DECL|XCVR_PHY_STATUS_PREAMBLE_FOUND_SHIFT|macro|XCVR_PHY_STATUS_PREAMBLE_FOUND_SHIFT
DECL|XCVR_PHY_STATUS_PREAMBLE_FOUND|macro|XCVR_PHY_STATUS_PREAMBLE_FOUND
DECL|XCVR_PHY_Type|typedef|} XCVR_PHY_Type;
DECL|XCVR_PHY|macro|XCVR_PHY
DECL|XCVR_PKT_RAM_BASE_ADDRS|macro|XCVR_PKT_RAM_BASE_ADDRS
DECL|XCVR_PKT_RAM_BASE_PTRS|macro|XCVR_PKT_RAM_BASE_PTRS
DECL|XCVR_PKT_RAM_BASE|macro|XCVR_PKT_RAM_BASE
DECL|XCVR_PKT_RAM_PACKET_RAM_0_COUNT|macro|XCVR_PKT_RAM_PACKET_RAM_0_COUNT
DECL|XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_MASK|macro|XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_MASK
DECL|XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_SHIFT|macro|XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_SHIFT
DECL|XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE|macro|XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE
DECL|XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_MASK|macro|XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_MASK
DECL|XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_SHIFT|macro|XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_SHIFT
DECL|XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE|macro|XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE
DECL|XCVR_PKT_RAM_PACKET_RAM_1_COUNT|macro|XCVR_PKT_RAM_PACKET_RAM_1_COUNT
DECL|XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_MASK|macro|XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_MASK
DECL|XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_SHIFT|macro|XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_SHIFT
DECL|XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE|macro|XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE
DECL|XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_MASK|macro|XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_MASK
DECL|XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_SHIFT|macro|XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_SHIFT
DECL|XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE|macro|XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE
DECL|XCVR_PKT_RAM_Type|typedef|} XCVR_PKT_RAM_Type;
DECL|XCVR_PKT_RAM|macro|XCVR_PKT_RAM
DECL|XCVR_PLL_DIG_BASE_ADDRS|macro|XCVR_PLL_DIG_BASE_ADDRS
DECL|XCVR_PLL_DIG_BASE_PTRS|macro|XCVR_PLL_DIG_BASE_PTRS
DECL|XCVR_PLL_DIG_BASE|macro|XCVR_PLL_DIG_BASE
DECL|XCVR_PLL_DIG_CHAN_MAP_BMR_MASK|macro|XCVR_PLL_DIG_CHAN_MAP_BMR_MASK
DECL|XCVR_PLL_DIG_CHAN_MAP_BMR_SHIFT|macro|XCVR_PLL_DIG_CHAN_MAP_BMR_SHIFT
DECL|XCVR_PLL_DIG_CHAN_MAP_BMR|macro|XCVR_PLL_DIG_CHAN_MAP_BMR
DECL|XCVR_PLL_DIG_CHAN_MAP_BOC_MASK|macro|XCVR_PLL_DIG_CHAN_MAP_BOC_MASK
DECL|XCVR_PLL_DIG_CHAN_MAP_BOC_SHIFT|macro|XCVR_PLL_DIG_CHAN_MAP_BOC_SHIFT
DECL|XCVR_PLL_DIG_CHAN_MAP_BOC|macro|XCVR_PLL_DIG_CHAN_MAP_BOC
DECL|XCVR_PLL_DIG_CHAN_MAP_CHANNEL_NUM_MASK|macro|XCVR_PLL_DIG_CHAN_MAP_CHANNEL_NUM_MASK
DECL|XCVR_PLL_DIG_CHAN_MAP_CHANNEL_NUM_SHIFT|macro|XCVR_PLL_DIG_CHAN_MAP_CHANNEL_NUM_SHIFT
DECL|XCVR_PLL_DIG_CHAN_MAP_CHANNEL_NUM|macro|XCVR_PLL_DIG_CHAN_MAP_CHANNEL_NUM
DECL|XCVR_PLL_DIG_CHAN_MAP_ZOC_MASK|macro|XCVR_PLL_DIG_CHAN_MAP_ZOC_MASK
DECL|XCVR_PLL_DIG_CHAN_MAP_ZOC_SHIFT|macro|XCVR_PLL_DIG_CHAN_MAP_ZOC_SHIFT
DECL|XCVR_PLL_DIG_CHAN_MAP_ZOC|macro|XCVR_PLL_DIG_CHAN_MAP_ZOC
DECL|XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_0_MASK|macro|XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_0_MASK
DECL|XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_0_SHIFT|macro|XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_0_SHIFT
DECL|XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_0|macro|XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_0
DECL|XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_1_MASK|macro|XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_1_MASK
DECL|XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_1_SHIFT|macro|XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_1_SHIFT
DECL|XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_1|macro|XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_1
DECL|XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_2_MASK|macro|XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_2_MASK
DECL|XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_2_SHIFT|macro|XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_2_SHIFT
DECL|XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_2|macro|XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_2
DECL|XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_3_MASK|macro|XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_3_MASK
DECL|XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_3_SHIFT|macro|XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_3_SHIFT
DECL|XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_3|macro|XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_3
DECL|XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_4_MASK|macro|XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_4_MASK
DECL|XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_4_SHIFT|macro|XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_4_SHIFT
DECL|XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_4|macro|XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_4
DECL|XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_5_MASK|macro|XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_5_MASK
DECL|XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_5_SHIFT|macro|XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_5_SHIFT
DECL|XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_5|macro|XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_5
DECL|XCVR_PLL_DIG_CTUNE_CNT6_CTUNE_COUNT_6_MASK|macro|XCVR_PLL_DIG_CTUNE_CNT6_CTUNE_COUNT_6_MASK
DECL|XCVR_PLL_DIG_CTUNE_CNT6_CTUNE_COUNT_6_SHIFT|macro|XCVR_PLL_DIG_CTUNE_CNT6_CTUNE_COUNT_6_SHIFT
DECL|XCVR_PLL_DIG_CTUNE_CNT6_CTUNE_COUNT_6|macro|XCVR_PLL_DIG_CTUNE_CNT6_CTUNE_COUNT_6
DECL|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_ADJUST_MASK|macro|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_ADJUST_MASK
DECL|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_ADJUST_SHIFT|macro|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_ADJUST_SHIFT
DECL|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_ADJUST|macro|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_ADJUST
DECL|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_DISABLE_MASK|macro|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_DISABLE_MASK
DECL|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_DISABLE_SHIFT|macro|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_DISABLE_SHIFT
DECL|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_DISABLE|macro|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_DISABLE
DECL|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_MANUAL_MASK|macro|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_MANUAL_MASK
DECL|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_MANUAL_SHIFT|macro|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_MANUAL_SHIFT
DECL|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_MANUAL|macro|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_MANUAL
DECL|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_DISABLE_MASK|macro|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_DISABLE_MASK
DECL|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_DISABLE_SHIFT|macro|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_DISABLE_SHIFT
DECL|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_DISABLE|macro|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_DISABLE
DECL|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_MANUAL_MASK|macro|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_MANUAL_MASK
DECL|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_MANUAL_SHIFT|macro|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_MANUAL_SHIFT
DECL|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_MANUAL|macro|XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_MANUAL
DECL|XCVR_PLL_DIG_CTUNE_RES_CTUNE_BEST_DIFF_MASK|macro|XCVR_PLL_DIG_CTUNE_RES_CTUNE_BEST_DIFF_MASK
DECL|XCVR_PLL_DIG_CTUNE_RES_CTUNE_BEST_DIFF_SHIFT|macro|XCVR_PLL_DIG_CTUNE_RES_CTUNE_BEST_DIFF_SHIFT
DECL|XCVR_PLL_DIG_CTUNE_RES_CTUNE_BEST_DIFF|macro|XCVR_PLL_DIG_CTUNE_RES_CTUNE_BEST_DIFF
DECL|XCVR_PLL_DIG_CTUNE_RES_CTUNE_FREQ_SELECTED_MASK|macro|XCVR_PLL_DIG_CTUNE_RES_CTUNE_FREQ_SELECTED_MASK
DECL|XCVR_PLL_DIG_CTUNE_RES_CTUNE_FREQ_SELECTED_SHIFT|macro|XCVR_PLL_DIG_CTUNE_RES_CTUNE_FREQ_SELECTED_SHIFT
DECL|XCVR_PLL_DIG_CTUNE_RES_CTUNE_FREQ_SELECTED|macro|XCVR_PLL_DIG_CTUNE_RES_CTUNE_FREQ_SELECTED
DECL|XCVR_PLL_DIG_CTUNE_RES_CTUNE_SELECTED_MASK|macro|XCVR_PLL_DIG_CTUNE_RES_CTUNE_SELECTED_MASK
DECL|XCVR_PLL_DIG_CTUNE_RES_CTUNE_SELECTED_SHIFT|macro|XCVR_PLL_DIG_CTUNE_RES_CTUNE_SELECTED_SHIFT
DECL|XCVR_PLL_DIG_CTUNE_RES_CTUNE_SELECTED|macro|XCVR_PLL_DIG_CTUNE_RES_CTUNE_SELECTED
DECL|XCVR_PLL_DIG_DELAY_MATCH_HPM_INTEGER_DELAY_MASK|macro|XCVR_PLL_DIG_DELAY_MATCH_HPM_INTEGER_DELAY_MASK
DECL|XCVR_PLL_DIG_DELAY_MATCH_HPM_INTEGER_DELAY_SHIFT|macro|XCVR_PLL_DIG_DELAY_MATCH_HPM_INTEGER_DELAY_SHIFT
DECL|XCVR_PLL_DIG_DELAY_MATCH_HPM_INTEGER_DELAY|macro|XCVR_PLL_DIG_DELAY_MATCH_HPM_INTEGER_DELAY
DECL|XCVR_PLL_DIG_DELAY_MATCH_HPM_SDM_DELAY_MASK|macro|XCVR_PLL_DIG_DELAY_MATCH_HPM_SDM_DELAY_MASK
DECL|XCVR_PLL_DIG_DELAY_MATCH_HPM_SDM_DELAY_SHIFT|macro|XCVR_PLL_DIG_DELAY_MATCH_HPM_SDM_DELAY_SHIFT
DECL|XCVR_PLL_DIG_DELAY_MATCH_HPM_SDM_DELAY|macro|XCVR_PLL_DIG_DELAY_MATCH_HPM_SDM_DELAY
DECL|XCVR_PLL_DIG_DELAY_MATCH_LPM_SDM_DELAY_MASK|macro|XCVR_PLL_DIG_DELAY_MATCH_LPM_SDM_DELAY_MASK
DECL|XCVR_PLL_DIG_DELAY_MATCH_LPM_SDM_DELAY_SHIFT|macro|XCVR_PLL_DIG_DELAY_MATCH_LPM_SDM_DELAY_SHIFT
DECL|XCVR_PLL_DIG_DELAY_MATCH_LPM_SDM_DELAY|macro|XCVR_PLL_DIG_DELAY_MATCH_LPM_SDM_DELAY
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_ARRAY_SIZE_MASK|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_ARRAY_SIZE_MASK
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_ARRAY_SIZE_SHIFT|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_ARRAY_SIZE_SHIFT
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_ARRAY_SIZE|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_ARRAY_SIZE
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_COUNT_SCALE_MASK|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_COUNT_SCALE_MASK
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_COUNT_SCALE_SHIFT|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_COUNT_SCALE_SHIFT
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_COUNT_SCALE|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_COUNT_SCALE
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_MANUAL_MASK|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_MANUAL_MASK
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_MANUAL_SHIFT|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_MANUAL_SHIFT
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_MANUAL|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_MANUAL
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_MASK|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_MASK
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_SHIFT|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_SHIFT
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_NOT_BUMPED_MASK|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_NOT_BUMPED_MASK
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_NOT_BUMPED_SHIFT|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_NOT_BUMPED_SHIFT
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_NOT_BUMPED|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_NOT_BUMPED
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_TIME_MASK|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_TIME_MASK
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_TIME_SHIFT|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_TIME_SHIFT
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_TIME|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_TIME
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HP_CAL_DISABLE_MASK|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HP_CAL_DISABLE_MASK
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HP_CAL_DISABLE_SHIFT|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HP_CAL_DISABLE_SHIFT
DECL|XCVR_PLL_DIG_HPMCAL_CTRL_HP_CAL_DISABLE|macro|XCVR_PLL_DIG_HPMCAL_CTRL_HP_CAL_DISABLE
DECL|XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_CAL_MASK|macro|XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_CAL_MASK
DECL|XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_CAL_SHIFT|macro|XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_CAL_SHIFT
DECL|XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_CAL|macro|XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_CAL
DECL|XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_TX_MASK|macro|XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_TX_MASK
DECL|XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_TX_SHIFT|macro|XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_TX_SHIFT
DECL|XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_TX|macro|XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_TX
DECL|XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_CAL_MASK|macro|XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_CAL_MASK
DECL|XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_CAL_SHIFT|macro|XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_CAL_SHIFT
DECL|XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_CAL|macro|XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_CAL
DECL|XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_TX_MASK|macro|XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_TX_MASK
DECL|XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_TX_SHIFT|macro|XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_TX_SHIFT
DECL|XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_TX|macro|XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_TX
DECL|XCVR_PLL_DIG_HPM_CAL1_CS_FCNT_MASK|macro|XCVR_PLL_DIG_HPM_CAL1_CS_FCNT_MASK
DECL|XCVR_PLL_DIG_HPM_CAL1_CS_FCNT_SHIFT|macro|XCVR_PLL_DIG_HPM_CAL1_CS_FCNT_SHIFT
DECL|XCVR_PLL_DIG_HPM_CAL1_CS_FCNT|macro|XCVR_PLL_DIG_HPM_CAL1_CS_FCNT
DECL|XCVR_PLL_DIG_HPM_CAL1_CS_FW_MASK|macro|XCVR_PLL_DIG_HPM_CAL1_CS_FW_MASK
DECL|XCVR_PLL_DIG_HPM_CAL1_CS_FW_SHIFT|macro|XCVR_PLL_DIG_HPM_CAL1_CS_FW_SHIFT
DECL|XCVR_PLL_DIG_HPM_CAL1_CS_FW|macro|XCVR_PLL_DIG_HPM_CAL1_CS_FW
DECL|XCVR_PLL_DIG_HPM_CAL1_CS_WT_MASK|macro|XCVR_PLL_DIG_HPM_CAL1_CS_WT_MASK
DECL|XCVR_PLL_DIG_HPM_CAL1_CS_WT_SHIFT|macro|XCVR_PLL_DIG_HPM_CAL1_CS_WT_SHIFT
DECL|XCVR_PLL_DIG_HPM_CAL1_CS_WT|macro|XCVR_PLL_DIG_HPM_CAL1_CS_WT
DECL|XCVR_PLL_DIG_HPM_CAL1_HPM_COUNT_1_MASK|macro|XCVR_PLL_DIG_HPM_CAL1_HPM_COUNT_1_MASK
DECL|XCVR_PLL_DIG_HPM_CAL1_HPM_COUNT_1_SHIFT|macro|XCVR_PLL_DIG_HPM_CAL1_HPM_COUNT_1_SHIFT
DECL|XCVR_PLL_DIG_HPM_CAL1_HPM_COUNT_1|macro|XCVR_PLL_DIG_HPM_CAL1_HPM_COUNT_1
DECL|XCVR_PLL_DIG_HPM_CAL2_CS_FT_MASK|macro|XCVR_PLL_DIG_HPM_CAL2_CS_FT_MASK
DECL|XCVR_PLL_DIG_HPM_CAL2_CS_FT_SHIFT|macro|XCVR_PLL_DIG_HPM_CAL2_CS_FT_SHIFT
DECL|XCVR_PLL_DIG_HPM_CAL2_CS_FT|macro|XCVR_PLL_DIG_HPM_CAL2_CS_FT
DECL|XCVR_PLL_DIG_HPM_CAL2_CS_RC_MASK|macro|XCVR_PLL_DIG_HPM_CAL2_CS_RC_MASK
DECL|XCVR_PLL_DIG_HPM_CAL2_CS_RC_SHIFT|macro|XCVR_PLL_DIG_HPM_CAL2_CS_RC_SHIFT
DECL|XCVR_PLL_DIG_HPM_CAL2_CS_RC|macro|XCVR_PLL_DIG_HPM_CAL2_CS_RC
DECL|XCVR_PLL_DIG_HPM_CAL2_HPM_COUNT_2_MASK|macro|XCVR_PLL_DIG_HPM_CAL2_HPM_COUNT_2_MASK
DECL|XCVR_PLL_DIG_HPM_CAL2_HPM_COUNT_2_SHIFT|macro|XCVR_PLL_DIG_HPM_CAL2_HPM_COUNT_2_SHIFT
DECL|XCVR_PLL_DIG_HPM_CAL2_HPM_COUNT_2|macro|XCVR_PLL_DIG_HPM_CAL2_HPM_COUNT_2
DECL|XCVR_PLL_DIG_HPM_CTRL_HPFF_MASK|macro|XCVR_PLL_DIG_HPM_CTRL_HPFF_MASK
DECL|XCVR_PLL_DIG_HPM_CTRL_HPFF_SHIFT|macro|XCVR_PLL_DIG_HPM_CTRL_HPFF_SHIFT
DECL|XCVR_PLL_DIG_HPM_CTRL_HPFF|macro|XCVR_PLL_DIG_HPM_CTRL_HPFF
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_CAL_INVERT_MASK|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_CAL_INVERT_MASK
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_CAL_INVERT_SHIFT|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_CAL_INVERT_SHIFT
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_CAL_INVERT|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_CAL_INVERT
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_EN_MASK|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_EN_MASK
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_EN_SHIFT|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_EN_SHIFT
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_EN|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_EN
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_SCL_MASK|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_SCL_MASK
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_SCL_SHIFT|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_SCL_SHIFT
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_SCL|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_SCL
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_INVERT_MASK|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_INVERT_MASK
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_INVERT_SHIFT|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_INVERT_SHIFT
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_INVERT|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_INVERT
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_SCALE_MASK|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_SCALE_MASK
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_SCALE_SHIFT|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_SCALE_SHIFT
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_SCALE|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_SCALE
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_LFSR_SIZE_MASK|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_LFSR_SIZE_MASK
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_LFSR_SIZE_SHIFT|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_LFSR_SIZE_SHIFT
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_LFSR_SIZE|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_LFSR_SIZE
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_MOD_IN_INVERT_MASK|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_MOD_IN_INVERT_MASK
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_MOD_IN_INVERT_SHIFT|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_MOD_IN_INVERT_SHIFT
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_MOD_IN_INVERT|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_MOD_IN_INVERT
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_DISABLE_MASK|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_DISABLE_MASK
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_DISABLE_SHIFT|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_DISABLE_SHIFT
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_DISABLE|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_DISABLE
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_MANUAL_MASK|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_MANUAL_MASK
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_MANUAL_SHIFT|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_MANUAL_SHIFT
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_MANUAL|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_MANUAL
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_OUT_INVERT_MASK|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_OUT_INVERT_MASK
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_OUT_INVERT_SHIFT|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_OUT_INVERT_SHIFT
DECL|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_OUT_INVERT|macro|XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_OUT_INVERT
DECL|XCVR_PLL_DIG_HPM_SDM_RES_HPM_COUNT_ADJUST_MASK|macro|XCVR_PLL_DIG_HPM_SDM_RES_HPM_COUNT_ADJUST_MASK
DECL|XCVR_PLL_DIG_HPM_SDM_RES_HPM_COUNT_ADJUST_SHIFT|macro|XCVR_PLL_DIG_HPM_SDM_RES_HPM_COUNT_ADJUST_SHIFT
DECL|XCVR_PLL_DIG_HPM_SDM_RES_HPM_COUNT_ADJUST|macro|XCVR_PLL_DIG_HPM_SDM_RES_HPM_COUNT_ADJUST
DECL|XCVR_PLL_DIG_HPM_SDM_RES_HPM_DENOM_MASK|macro|XCVR_PLL_DIG_HPM_SDM_RES_HPM_DENOM_MASK
DECL|XCVR_PLL_DIG_HPM_SDM_RES_HPM_DENOM_SHIFT|macro|XCVR_PLL_DIG_HPM_SDM_RES_HPM_DENOM_SHIFT
DECL|XCVR_PLL_DIG_HPM_SDM_RES_HPM_DENOM|macro|XCVR_PLL_DIG_HPM_SDM_RES_HPM_DENOM
DECL|XCVR_PLL_DIG_HPM_SDM_RES_HPM_NUM_SELECTED_MASK|macro|XCVR_PLL_DIG_HPM_SDM_RES_HPM_NUM_SELECTED_MASK
DECL|XCVR_PLL_DIG_HPM_SDM_RES_HPM_NUM_SELECTED_SHIFT|macro|XCVR_PLL_DIG_HPM_SDM_RES_HPM_NUM_SELECTED_SHIFT
DECL|XCVR_PLL_DIG_HPM_SDM_RES_HPM_NUM_SELECTED|macro|XCVR_PLL_DIG_HPM_SDM_RES_HPM_NUM_SELECTED
DECL|XCVR_PLL_DIG_LOCK_DETECT_CSFF_MASK|macro|XCVR_PLL_DIG_LOCK_DETECT_CSFF_MASK
DECL|XCVR_PLL_DIG_LOCK_DETECT_CSFF_SHIFT|macro|XCVR_PLL_DIG_LOCK_DETECT_CSFF_SHIFT
DECL|XCVR_PLL_DIG_LOCK_DETECT_CSFF|macro|XCVR_PLL_DIG_LOCK_DETECT_CSFF
DECL|XCVR_PLL_DIG_LOCK_DETECT_CS_FAIL_MASK|macro|XCVR_PLL_DIG_LOCK_DETECT_CS_FAIL_MASK
DECL|XCVR_PLL_DIG_LOCK_DETECT_CS_FAIL_SHIFT|macro|XCVR_PLL_DIG_LOCK_DETECT_CS_FAIL_SHIFT
DECL|XCVR_PLL_DIG_LOCK_DETECT_CS_FAIL|macro|XCVR_PLL_DIG_LOCK_DETECT_CS_FAIL
DECL|XCVR_PLL_DIG_LOCK_DETECT_CTFF_MASK|macro|XCVR_PLL_DIG_LOCK_DETECT_CTFF_MASK
DECL|XCVR_PLL_DIG_LOCK_DETECT_CTFF_SHIFT|macro|XCVR_PLL_DIG_LOCK_DETECT_CTFF_SHIFT
DECL|XCVR_PLL_DIG_LOCK_DETECT_CTFF|macro|XCVR_PLL_DIG_LOCK_DETECT_CTFF
DECL|XCVR_PLL_DIG_LOCK_DETECT_CTUNE_LDF_LEV_MASK|macro|XCVR_PLL_DIG_LOCK_DETECT_CTUNE_LDF_LEV_MASK
DECL|XCVR_PLL_DIG_LOCK_DETECT_CTUNE_LDF_LEV_SHIFT|macro|XCVR_PLL_DIG_LOCK_DETECT_CTUNE_LDF_LEV_SHIFT
DECL|XCVR_PLL_DIG_LOCK_DETECT_CTUNE_LDF_LEV|macro|XCVR_PLL_DIG_LOCK_DETECT_CTUNE_LDF_LEV
DECL|XCVR_PLL_DIG_LOCK_DETECT_CT_FAIL_MASK|macro|XCVR_PLL_DIG_LOCK_DETECT_CT_FAIL_MASK
DECL|XCVR_PLL_DIG_LOCK_DETECT_CT_FAIL_SHIFT|macro|XCVR_PLL_DIG_LOCK_DETECT_CT_FAIL_SHIFT
DECL|XCVR_PLL_DIG_LOCK_DETECT_CT_FAIL|macro|XCVR_PLL_DIG_LOCK_DETECT_CT_FAIL
DECL|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_FINISHED_MASK|macro|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_FINISHED_MASK
DECL|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_FINISHED_SHIFT|macro|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_FINISHED_SHIFT
DECL|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_FINISHED|macro|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_FINISHED
DECL|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_GO_MASK|macro|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_GO_MASK
DECL|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_GO_SHIFT|macro|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_GO_SHIFT
DECL|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_GO|macro|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_GO
DECL|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_TIME_MASK|macro|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_TIME_MASK
DECL|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_TIME_SHIFT|macro|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_TIME_SHIFT
DECL|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_TIME|macro|XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_TIME
DECL|XCVR_PLL_DIG_LOCK_DETECT_FTFF_MASK|macro|XCVR_PLL_DIG_LOCK_DETECT_FTFF_MASK
DECL|XCVR_PLL_DIG_LOCK_DETECT_FTFF_SHIFT|macro|XCVR_PLL_DIG_LOCK_DETECT_FTFF_SHIFT
DECL|XCVR_PLL_DIG_LOCK_DETECT_FTFF|macro|XCVR_PLL_DIG_LOCK_DETECT_FTFF
DECL|XCVR_PLL_DIG_LOCK_DETECT_FTF_RX_THRSH_MASK|macro|XCVR_PLL_DIG_LOCK_DETECT_FTF_RX_THRSH_MASK
DECL|XCVR_PLL_DIG_LOCK_DETECT_FTF_RX_THRSH_SHIFT|macro|XCVR_PLL_DIG_LOCK_DETECT_FTF_RX_THRSH_SHIFT
DECL|XCVR_PLL_DIG_LOCK_DETECT_FTF_RX_THRSH|macro|XCVR_PLL_DIG_LOCK_DETECT_FTF_RX_THRSH
DECL|XCVR_PLL_DIG_LOCK_DETECT_FTF_TX_THRSH_MASK|macro|XCVR_PLL_DIG_LOCK_DETECT_FTF_TX_THRSH_MASK
DECL|XCVR_PLL_DIG_LOCK_DETECT_FTF_TX_THRSH_SHIFT|macro|XCVR_PLL_DIG_LOCK_DETECT_FTF_TX_THRSH_SHIFT
DECL|XCVR_PLL_DIG_LOCK_DETECT_FTF_TX_THRSH|macro|XCVR_PLL_DIG_LOCK_DETECT_FTF_TX_THRSH
DECL|XCVR_PLL_DIG_LOCK_DETECT_FTW_RX_MASK|macro|XCVR_PLL_DIG_LOCK_DETECT_FTW_RX_MASK
DECL|XCVR_PLL_DIG_LOCK_DETECT_FTW_RX_SHIFT|macro|XCVR_PLL_DIG_LOCK_DETECT_FTW_RX_SHIFT
DECL|XCVR_PLL_DIG_LOCK_DETECT_FTW_RX|macro|XCVR_PLL_DIG_LOCK_DETECT_FTW_RX
DECL|XCVR_PLL_DIG_LOCK_DETECT_FTW_TX_MASK|macro|XCVR_PLL_DIG_LOCK_DETECT_FTW_TX_MASK
DECL|XCVR_PLL_DIG_LOCK_DETECT_FTW_TX_SHIFT|macro|XCVR_PLL_DIG_LOCK_DETECT_FTW_TX_SHIFT
DECL|XCVR_PLL_DIG_LOCK_DETECT_FTW_TX|macro|XCVR_PLL_DIG_LOCK_DETECT_FTW_TX
DECL|XCVR_PLL_DIG_LOCK_DETECT_FT_FAIL_MASK|macro|XCVR_PLL_DIG_LOCK_DETECT_FT_FAIL_MASK
DECL|XCVR_PLL_DIG_LOCK_DETECT_FT_FAIL_SHIFT|macro|XCVR_PLL_DIG_LOCK_DETECT_FT_FAIL_SHIFT
DECL|XCVR_PLL_DIG_LOCK_DETECT_FT_FAIL|macro|XCVR_PLL_DIG_LOCK_DETECT_FT_FAIL
DECL|XCVR_PLL_DIG_LOCK_DETECT_TAFF_MASK|macro|XCVR_PLL_DIG_LOCK_DETECT_TAFF_MASK
DECL|XCVR_PLL_DIG_LOCK_DETECT_TAFF_SHIFT|macro|XCVR_PLL_DIG_LOCK_DETECT_TAFF_SHIFT
DECL|XCVR_PLL_DIG_LOCK_DETECT_TAFF|macro|XCVR_PLL_DIG_LOCK_DETECT_TAFF
DECL|XCVR_PLL_DIG_LPM_CTRL_LPFF_MASK|macro|XCVR_PLL_DIG_LPM_CTRL_LPFF_MASK
DECL|XCVR_PLL_DIG_LPM_CTRL_LPFF_SHIFT|macro|XCVR_PLL_DIG_LPM_CTRL_LPFF_SHIFT
DECL|XCVR_PLL_DIG_LPM_CTRL_LPFF|macro|XCVR_PLL_DIG_LPM_CTRL_LPFF
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_DISABLE_MASK|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_DISABLE_MASK
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_DISABLE_SHIFT|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_DISABLE_SHIFT
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_DISABLE|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_DISABLE
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_DTH_SCL_MASK|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_DTH_SCL_MASK
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_DTH_SCL_SHIFT|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_DTH_SCL_SHIFT
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_DTH_SCL|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_DTH_SCL
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_D_CTRL_MASK|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_D_CTRL_MASK
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_D_CTRL_SHIFT|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_D_CTRL_SHIFT
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_D_CTRL|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_D_CTRL
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_D_OVRD_MASK|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_D_OVRD_MASK
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_D_OVRD_SHIFT|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_D_OVRD_SHIFT
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_D_OVRD|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_D_OVRD
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_SCALE_MASK|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_SCALE_MASK
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_SCALE_SHIFT|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_SCALE_SHIFT
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_SCALE|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_SCALE
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_INV_MASK|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_INV_MASK
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_INV_SHIFT|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_INV_SHIFT
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_INV|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_INV
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_USE_NEG_MASK|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_USE_NEG_MASK
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_USE_NEG_SHIFT|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_USE_NEG_SHIFT
DECL|XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_USE_NEG|macro|XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_USE_NEG
DECL|XCVR_PLL_DIG_LPM_CTRL_PLL_LD_DISABLE_MASK|macro|XCVR_PLL_DIG_LPM_CTRL_PLL_LD_DISABLE_MASK
DECL|XCVR_PLL_DIG_LPM_CTRL_PLL_LD_DISABLE_SHIFT|macro|XCVR_PLL_DIG_LPM_CTRL_PLL_LD_DISABLE_SHIFT
DECL|XCVR_PLL_DIG_LPM_CTRL_PLL_LD_DISABLE|macro|XCVR_PLL_DIG_LPM_CTRL_PLL_LD_DISABLE
DECL|XCVR_PLL_DIG_LPM_CTRL_PLL_LD_MANUAL_MASK|macro|XCVR_PLL_DIG_LPM_CTRL_PLL_LD_MANUAL_MASK
DECL|XCVR_PLL_DIG_LPM_CTRL_PLL_LD_MANUAL_SHIFT|macro|XCVR_PLL_DIG_LPM_CTRL_PLL_LD_MANUAL_SHIFT
DECL|XCVR_PLL_DIG_LPM_CTRL_PLL_LD_MANUAL|macro|XCVR_PLL_DIG_LPM_CTRL_PLL_LD_MANUAL
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL1_HPM_ARRAY_BIAS_MASK|macro|XCVR_PLL_DIG_LPM_SDM_CTRL1_HPM_ARRAY_BIAS_MASK
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL1_HPM_ARRAY_BIAS_SHIFT|macro|XCVR_PLL_DIG_LPM_SDM_CTRL1_HPM_ARRAY_BIAS_SHIFT
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL1_HPM_ARRAY_BIAS|macro|XCVR_PLL_DIG_LPM_SDM_CTRL1_HPM_ARRAY_BIAS
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_MASK|macro|XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_MASK
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_SELECTED_MASK|macro|XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_SELECTED_MASK
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_SELECTED_SHIFT|macro|XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_SELECTED_SHIFT
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_SELECTED|macro|XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_SELECTED
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_SHIFT|macro|XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_SHIFT
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG|macro|XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL1_SDM_MAP_DISABLE_MASK|macro|XCVR_PLL_DIG_LPM_SDM_CTRL1_SDM_MAP_DISABLE_MASK
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL1_SDM_MAP_DISABLE_SHIFT|macro|XCVR_PLL_DIG_LPM_SDM_CTRL1_SDM_MAP_DISABLE_SHIFT
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL1_SDM_MAP_DISABLE|macro|XCVR_PLL_DIG_LPM_SDM_CTRL1_SDM_MAP_DISABLE
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL2_LPM_NUM_MASK|macro|XCVR_PLL_DIG_LPM_SDM_CTRL2_LPM_NUM_MASK
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL2_LPM_NUM_SHIFT|macro|XCVR_PLL_DIG_LPM_SDM_CTRL2_LPM_NUM_SHIFT
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL2_LPM_NUM|macro|XCVR_PLL_DIG_LPM_SDM_CTRL2_LPM_NUM
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL3_LPM_DENOM_MASK|macro|XCVR_PLL_DIG_LPM_SDM_CTRL3_LPM_DENOM_MASK
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL3_LPM_DENOM_SHIFT|macro|XCVR_PLL_DIG_LPM_SDM_CTRL3_LPM_DENOM_SHIFT
DECL|XCVR_PLL_DIG_LPM_SDM_CTRL3_LPM_DENOM|macro|XCVR_PLL_DIG_LPM_SDM_CTRL3_LPM_DENOM
DECL|XCVR_PLL_DIG_LPM_SDM_RES1_LPM_NUM_SELECTED_MASK|macro|XCVR_PLL_DIG_LPM_SDM_RES1_LPM_NUM_SELECTED_MASK
DECL|XCVR_PLL_DIG_LPM_SDM_RES1_LPM_NUM_SELECTED_SHIFT|macro|XCVR_PLL_DIG_LPM_SDM_RES1_LPM_NUM_SELECTED_SHIFT
DECL|XCVR_PLL_DIG_LPM_SDM_RES1_LPM_NUM_SELECTED|macro|XCVR_PLL_DIG_LPM_SDM_RES1_LPM_NUM_SELECTED
DECL|XCVR_PLL_DIG_LPM_SDM_RES2_LPM_DENOM_SELECTED_MASK|macro|XCVR_PLL_DIG_LPM_SDM_RES2_LPM_DENOM_SELECTED_MASK
DECL|XCVR_PLL_DIG_LPM_SDM_RES2_LPM_DENOM_SELECTED_SHIFT|macro|XCVR_PLL_DIG_LPM_SDM_RES2_LPM_DENOM_SELECTED_SHIFT
DECL|XCVR_PLL_DIG_LPM_SDM_RES2_LPM_DENOM_SELECTED|macro|XCVR_PLL_DIG_LPM_SDM_RES2_LPM_DENOM_SELECTED
DECL|XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_DISABLE_MASK|macro|XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_DISABLE_MASK
DECL|XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_DISABLE_SHIFT|macro|XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_DISABLE_SHIFT
DECL|XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_DISABLE|macro|XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_DISABLE
DECL|XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_MANUAL_MASK|macro|XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_MANUAL_MASK
DECL|XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_MANUAL_SHIFT|macro|XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_MANUAL_SHIFT
DECL|XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_MANUAL|macro|XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_MANUAL
DECL|XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_DISABLE_MASK|macro|XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_DISABLE_MASK
DECL|XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_DISABLE_SHIFT|macro|XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_DISABLE_SHIFT
DECL|XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_DISABLE|macro|XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_DISABLE
DECL|XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_MANUAL_MASK|macro|XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_MANUAL_MASK
DECL|XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_MANUAL_SHIFT|macro|XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_MANUAL_SHIFT
DECL|XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_MANUAL|macro|XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_MANUAL
DECL|XCVR_PLL_DIG_MOD_CTRL_MODULATION_WORD_MANUAL_MASK|macro|XCVR_PLL_DIG_MOD_CTRL_MODULATION_WORD_MANUAL_MASK
DECL|XCVR_PLL_DIG_MOD_CTRL_MODULATION_WORD_MANUAL_SHIFT|macro|XCVR_PLL_DIG_MOD_CTRL_MODULATION_WORD_MANUAL_SHIFT
DECL|XCVR_PLL_DIG_MOD_CTRL_MODULATION_WORD_MANUAL|macro|XCVR_PLL_DIG_MOD_CTRL_MODULATION_WORD_MANUAL
DECL|XCVR_PLL_DIG_MOD_CTRL_MOD_DISABLE_MASK|macro|XCVR_PLL_DIG_MOD_CTRL_MOD_DISABLE_MASK
DECL|XCVR_PLL_DIG_MOD_CTRL_MOD_DISABLE_SHIFT|macro|XCVR_PLL_DIG_MOD_CTRL_MOD_DISABLE_SHIFT
DECL|XCVR_PLL_DIG_MOD_CTRL_MOD_DISABLE|macro|XCVR_PLL_DIG_MOD_CTRL_MOD_DISABLE
DECL|XCVR_PLL_DIG_Type|typedef|} XCVR_PLL_DIG_Type;
DECL|XCVR_PLL_DIG|macro|XCVR_PLL_DIG
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_BBA_STEP_SZ_MASK|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_BBA_STEP_SZ_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_BBA_STEP_SZ_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_BBA_STEP_SZ_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_BBA_STEP_SZ|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_BBA_STEP_SZ
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_LNA_STEP_SZ_MASK|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_LNA_STEP_SZ_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_LNA_STEP_SZ_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_LNA_STEP_SZ_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_LNA_STEP_SZ|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_LNA_STEP_SZ
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH_MASK|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_EN_MASK|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_EN_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_EN_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_EN_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_EN|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_EN
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_PRE_OR_AA_MASK|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_PRE_OR_AA_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_PRE_OR_AA_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_PRE_OR_AA_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_PRE_OR_AA|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_PRE_OR_AA
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_EN_MASK|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_EN_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_EN_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_EN_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_EN|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_EN
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_RSSI_THRESH_MASK|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_RSSI_THRESH_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_RSSI_THRESH_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_RSSI_THRESH_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_RSSI_THRESH|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_RSSI_THRESH
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_SRC_MASK|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_SRC_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_SRC_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_SRC_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_SRC|macro|XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_SRC
DECL|XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_EN_MASK|macro|XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_EN_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_EN_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_EN_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_EN|macro|XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_EN
DECL|XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_SRC_MASK|macro|XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_SRC_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_SRC_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_SRC_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_SRC|macro|XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_SRC
DECL|XCVR_RX_DIG_AGC_CTRL_1_BBA_ALT_CODE_MASK|macro|XCVR_RX_DIG_AGC_CTRL_1_BBA_ALT_CODE_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_1_BBA_ALT_CODE_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_1_BBA_ALT_CODE_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_1_BBA_ALT_CODE|macro|XCVR_RX_DIG_AGC_CTRL_1_BBA_ALT_CODE
DECL|XCVR_RX_DIG_AGC_CTRL_1_BBA_USER_GAIN_MASK|macro|XCVR_RX_DIG_AGC_CTRL_1_BBA_USER_GAIN_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_1_BBA_USER_GAIN_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_1_BBA_USER_GAIN_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_1_BBA_USER_GAIN|macro|XCVR_RX_DIG_AGC_CTRL_1_BBA_USER_GAIN
DECL|XCVR_RX_DIG_AGC_CTRL_1_LNA_ALT_CODE_MASK|macro|XCVR_RX_DIG_AGC_CTRL_1_LNA_ALT_CODE_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_1_LNA_ALT_CODE_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_1_LNA_ALT_CODE_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_1_LNA_ALT_CODE|macro|XCVR_RX_DIG_AGC_CTRL_1_LNA_ALT_CODE
DECL|XCVR_RX_DIG_AGC_CTRL_1_LNA_GAIN_SETTLE_TIME_MASK|macro|XCVR_RX_DIG_AGC_CTRL_1_LNA_GAIN_SETTLE_TIME_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_1_LNA_GAIN_SETTLE_TIME_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_1_LNA_GAIN_SETTLE_TIME_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_1_LNA_GAIN_SETTLE_TIME|macro|XCVR_RX_DIG_AGC_CTRL_1_LNA_GAIN_SETTLE_TIME
DECL|XCVR_RX_DIG_AGC_CTRL_1_LNA_USER_GAIN_MASK|macro|XCVR_RX_DIG_AGC_CTRL_1_LNA_USER_GAIN_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_1_LNA_USER_GAIN_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_1_LNA_USER_GAIN_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_1_LNA_USER_GAIN|macro|XCVR_RX_DIG_AGC_CTRL_1_LNA_USER_GAIN
DECL|XCVR_RX_DIG_AGC_CTRL_1_PRESLOW_EN_MASK|macro|XCVR_RX_DIG_AGC_CTRL_1_PRESLOW_EN_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_1_PRESLOW_EN_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_1_PRESLOW_EN_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_1_PRESLOW_EN|macro|XCVR_RX_DIG_AGC_CTRL_1_PRESLOW_EN
DECL|XCVR_RX_DIG_AGC_CTRL_1_USER_BBA_GAIN_EN_MASK|macro|XCVR_RX_DIG_AGC_CTRL_1_USER_BBA_GAIN_EN_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_1_USER_BBA_GAIN_EN_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_1_USER_BBA_GAIN_EN_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_1_USER_BBA_GAIN_EN|macro|XCVR_RX_DIG_AGC_CTRL_1_USER_BBA_GAIN_EN
DECL|XCVR_RX_DIG_AGC_CTRL_1_USER_LNA_GAIN_EN_MASK|macro|XCVR_RX_DIG_AGC_CTRL_1_USER_LNA_GAIN_EN_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_1_USER_LNA_GAIN_EN_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_1_USER_LNA_GAIN_EN_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_1_USER_LNA_GAIN_EN|macro|XCVR_RX_DIG_AGC_CTRL_1_USER_LNA_GAIN_EN
DECL|XCVR_RX_DIG_AGC_CTRL_2_AGC_FAST_EXPIRE_MASK|macro|XCVR_RX_DIG_AGC_CTRL_2_AGC_FAST_EXPIRE_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_2_AGC_FAST_EXPIRE_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_2_AGC_FAST_EXPIRE_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_2_AGC_FAST_EXPIRE|macro|XCVR_RX_DIG_AGC_CTRL_2_AGC_FAST_EXPIRE
DECL|XCVR_RX_DIG_AGC_CTRL_2_BBA_GAIN_SETTLE_TIME_MASK|macro|XCVR_RX_DIG_AGC_CTRL_2_BBA_GAIN_SETTLE_TIME_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_2_BBA_GAIN_SETTLE_TIME_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_2_BBA_GAIN_SETTLE_TIME_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_2_BBA_GAIN_SETTLE_TIME|macro|XCVR_RX_DIG_AGC_CTRL_2_BBA_GAIN_SETTLE_TIME
DECL|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_RST_MASK|macro|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_RST_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_RST_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_RST_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_RST|macro|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_RST
DECL|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_HI_MASK|macro|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_HI_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_HI_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_HI_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_HI|macro|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_HI
DECL|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_LO_MASK|macro|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_LO_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_LO_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_LO_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_LO|macro|XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_LO
DECL|XCVR_RX_DIG_AGC_CTRL_2_LNA_HG_ON_OVR_MASK|macro|XCVR_RX_DIG_AGC_CTRL_2_LNA_HG_ON_OVR_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_2_LNA_HG_ON_OVR_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_2_LNA_HG_ON_OVR_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_2_LNA_HG_ON_OVR|macro|XCVR_RX_DIG_AGC_CTRL_2_LNA_HG_ON_OVR
DECL|XCVR_RX_DIG_AGC_CTRL_2_LNA_LG_ON_OVR_MASK|macro|XCVR_RX_DIG_AGC_CTRL_2_LNA_LG_ON_OVR_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_2_LNA_LG_ON_OVR_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_2_LNA_LG_ON_OVR_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_2_LNA_LG_ON_OVR|macro|XCVR_RX_DIG_AGC_CTRL_2_LNA_LG_ON_OVR
DECL|XCVR_RX_DIG_AGC_CTRL_2_MAN_PDET_RST_MASK|macro|XCVR_RX_DIG_AGC_CTRL_2_MAN_PDET_RST_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_2_MAN_PDET_RST_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_2_MAN_PDET_RST_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_2_MAN_PDET_RST|macro|XCVR_RX_DIG_AGC_CTRL_2_MAN_PDET_RST
DECL|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_RST_MASK|macro|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_RST_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_RST_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_RST_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_RST|macro|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_RST
DECL|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_HI_MASK|macro|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_HI_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_HI_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_HI_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_HI|macro|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_HI
DECL|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_LO_MASK|macro|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_LO_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_LO_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_LO_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_LO|macro|XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_LO
DECL|XCVR_RX_DIG_AGC_CTRL_3_AGC_H2S_STEP_SZ_MASK|macro|XCVR_RX_DIG_AGC_CTRL_3_AGC_H2S_STEP_SZ_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_3_AGC_H2S_STEP_SZ_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_3_AGC_H2S_STEP_SZ_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_3_AGC_H2S_STEP_SZ|macro|XCVR_RX_DIG_AGC_CTRL_3_AGC_H2S_STEP_SZ
DECL|XCVR_RX_DIG_AGC_CTRL_3_AGC_PDET_LO_DLY_MASK|macro|XCVR_RX_DIG_AGC_CTRL_3_AGC_PDET_LO_DLY_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_3_AGC_PDET_LO_DLY_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_3_AGC_PDET_LO_DLY_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_3_AGC_PDET_LO_DLY|macro|XCVR_RX_DIG_AGC_CTRL_3_AGC_PDET_LO_DLY
DECL|XCVR_RX_DIG_AGC_CTRL_3_AGC_RSSI_DELT_H2S_MASK|macro|XCVR_RX_DIG_AGC_CTRL_3_AGC_RSSI_DELT_H2S_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_3_AGC_RSSI_DELT_H2S_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_3_AGC_RSSI_DELT_H2S_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_3_AGC_RSSI_DELT_H2S|macro|XCVR_RX_DIG_AGC_CTRL_3_AGC_RSSI_DELT_H2S
DECL|XCVR_RX_DIG_AGC_CTRL_3_AGC_UNFREEZE_TIME_MASK|macro|XCVR_RX_DIG_AGC_CTRL_3_AGC_UNFREEZE_TIME_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_3_AGC_UNFREEZE_TIME_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_3_AGC_UNFREEZE_TIME_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_3_AGC_UNFREEZE_TIME|macro|XCVR_RX_DIG_AGC_CTRL_3_AGC_UNFREEZE_TIME
DECL|XCVR_RX_DIG_AGC_CTRL_3_AGC_UP_STEP_SZ_MASK|macro|XCVR_RX_DIG_AGC_CTRL_3_AGC_UP_STEP_SZ_MASK
DECL|XCVR_RX_DIG_AGC_CTRL_3_AGC_UP_STEP_SZ_SHIFT|macro|XCVR_RX_DIG_AGC_CTRL_3_AGC_UP_STEP_SZ_SHIFT
DECL|XCVR_RX_DIG_AGC_CTRL_3_AGC_UP_STEP_SZ|macro|XCVR_RX_DIG_AGC_CTRL_3_AGC_UP_STEP_SZ
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_00_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_00_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_00_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_00_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_00|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_00
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_01_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_01_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_01_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_01_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_01|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_01
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_02_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_02_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_02_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_02_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_02|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_02
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_03_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_03_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_03_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_03_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_03|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_03
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_00_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_00_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_00_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_00_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_00|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_00
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_01_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_01_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_01_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_01_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_01|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_01
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_02_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_02_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_02_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_02_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_02|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_02
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_03_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_03_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_03_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_03_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_03|macro|XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_03
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_04_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_04_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_04_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_04_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_04|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_04
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_05_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_05_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_05_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_05_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_05|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_05
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_06_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_06_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_06_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_06_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_06|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_06
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_07_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_07_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_07_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_07_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_07|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_07
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_04_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_04_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_04_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_04_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_04|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_04
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_05_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_05_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_05_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_05_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_05|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_05
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_06_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_06_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_06_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_06_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_06|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_06
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_07_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_07_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_07_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_07_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_07|macro|XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_07
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_08_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_08_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_08_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_08_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_08|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_08
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_09_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_09_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_09_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_09_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_09|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_09
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_10_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_10_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_10_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_10_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_10|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_10
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_11_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_11_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_11_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_11_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_11|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_11
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_08_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_08_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_08_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_08_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_08|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_08
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_09_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_09_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_09_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_09_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_09|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_09
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_10_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_10_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_10_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_10_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_10|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_10
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_11_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_11_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_11_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_11_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_11|macro|XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_11
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_12_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_12_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_12_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_12_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_12|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_12
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_13_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_13_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_13_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_13_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_13|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_13
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_14_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_14_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_14_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_14_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_14|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_14
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_15_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_15_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_15_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_15_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_15|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_15
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_12_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_12_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_12_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_12_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_12|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_12
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_13_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_13_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_13_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_13_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_13|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_13
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_14_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_14_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_14_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_14_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_14|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_14
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_15_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_15_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_15_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_15_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_15|macro|XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_15
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_16_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_16_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_16_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_16_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_16|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_16
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_17_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_17_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_17_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_17_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_17|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_17
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_18_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_18_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_18_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_18_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_18|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_18
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_19_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_19_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_19_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_19_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_19|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_19
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_16_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_16_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_16_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_16_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_16|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_16
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_17_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_17_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_17_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_17_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_17|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_17
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_18_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_18_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_18_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_18_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_18|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_18
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_19_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_19_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_19_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_19_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_19|macro|XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_19
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_20_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_20_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_20_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_20_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_20|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_20
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_21_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_21_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_21_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_21_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_21|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_21
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_22_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_22_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_22_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_22_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_22|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_22
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_23_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_23_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_23_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_23_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_23|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_23
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_20_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_20_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_20_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_20_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_20|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_20
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_21_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_21_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_21_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_21_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_21|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_21
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_22_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_22_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_22_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_22_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_22|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_22
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_23_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_23_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_23_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_23_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_23|macro|XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_23
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_24_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_24_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_24_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_24_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_24|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_24
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_25_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_25_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_25_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_25_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_25|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_25
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_26_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_26_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_26_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_26_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_26|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_26
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_24_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_24_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_24_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_24_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_24|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_24
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_25_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_25_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_25_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_25_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_25|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_25
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_26_MASK|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_26_MASK
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_26_SHIFT|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_26_SHIFT
DECL|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_26|macro|XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_26
DECL|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_DCOC_START_PT_MASK|macro|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_DCOC_START_PT_MASK
DECL|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_DCOC_START_PT_SHIFT|macro|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_DCOC_START_PT_SHIFT
DECL|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_DCOC_START_PT|macro|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_DCOC_START_PT
DECL|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_EN_MASK|macro|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_EN_MASK
DECL|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_EN_SHIFT|macro|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_EN_SHIFT
DECL|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_EN|macro|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_EN
DECL|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_MASK|macro|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_MASK
DECL|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_SHIFT|macro|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_SHIFT
DECL|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX|macro|XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX
DECL|XCVR_RX_DIG_AGC_STAT_AGC_FROZEN_MASK|macro|XCVR_RX_DIG_AGC_STAT_AGC_FROZEN_MASK
DECL|XCVR_RX_DIG_AGC_STAT_AGC_FROZEN_SHIFT|macro|XCVR_RX_DIG_AGC_STAT_AGC_FROZEN_SHIFT
DECL|XCVR_RX_DIG_AGC_STAT_AGC_FROZEN|macro|XCVR_RX_DIG_AGC_STAT_AGC_FROZEN
DECL|XCVR_RX_DIG_AGC_STAT_BBA_PDET_HI_STAT_MASK|macro|XCVR_RX_DIG_AGC_STAT_BBA_PDET_HI_STAT_MASK
DECL|XCVR_RX_DIG_AGC_STAT_BBA_PDET_HI_STAT_SHIFT|macro|XCVR_RX_DIG_AGC_STAT_BBA_PDET_HI_STAT_SHIFT
DECL|XCVR_RX_DIG_AGC_STAT_BBA_PDET_HI_STAT|macro|XCVR_RX_DIG_AGC_STAT_BBA_PDET_HI_STAT
DECL|XCVR_RX_DIG_AGC_STAT_BBA_PDET_LO_STAT_MASK|macro|XCVR_RX_DIG_AGC_STAT_BBA_PDET_LO_STAT_MASK
DECL|XCVR_RX_DIG_AGC_STAT_BBA_PDET_LO_STAT_SHIFT|macro|XCVR_RX_DIG_AGC_STAT_BBA_PDET_LO_STAT_SHIFT
DECL|XCVR_RX_DIG_AGC_STAT_BBA_PDET_LO_STAT|macro|XCVR_RX_DIG_AGC_STAT_BBA_PDET_LO_STAT
DECL|XCVR_RX_DIG_AGC_STAT_CURR_AGC_IDX_MASK|macro|XCVR_RX_DIG_AGC_STAT_CURR_AGC_IDX_MASK
DECL|XCVR_RX_DIG_AGC_STAT_CURR_AGC_IDX_SHIFT|macro|XCVR_RX_DIG_AGC_STAT_CURR_AGC_IDX_SHIFT
DECL|XCVR_RX_DIG_AGC_STAT_CURR_AGC_IDX|macro|XCVR_RX_DIG_AGC_STAT_CURR_AGC_IDX
DECL|XCVR_RX_DIG_AGC_STAT_RSSI_ADC_RAW_MASK|macro|XCVR_RX_DIG_AGC_STAT_RSSI_ADC_RAW_MASK
DECL|XCVR_RX_DIG_AGC_STAT_RSSI_ADC_RAW_SHIFT|macro|XCVR_RX_DIG_AGC_STAT_RSSI_ADC_RAW_SHIFT
DECL|XCVR_RX_DIG_AGC_STAT_RSSI_ADC_RAW|macro|XCVR_RX_DIG_AGC_STAT_RSSI_ADC_RAW
DECL|XCVR_RX_DIG_AGC_STAT_TZA_PDET_HI_STAT_MASK|macro|XCVR_RX_DIG_AGC_STAT_TZA_PDET_HI_STAT_MASK
DECL|XCVR_RX_DIG_AGC_STAT_TZA_PDET_HI_STAT_SHIFT|macro|XCVR_RX_DIG_AGC_STAT_TZA_PDET_HI_STAT_SHIFT
DECL|XCVR_RX_DIG_AGC_STAT_TZA_PDET_HI_STAT|macro|XCVR_RX_DIG_AGC_STAT_TZA_PDET_HI_STAT
DECL|XCVR_RX_DIG_AGC_STAT_TZA_PDET_LO_STAT_MASK|macro|XCVR_RX_DIG_AGC_STAT_TZA_PDET_LO_STAT_MASK
DECL|XCVR_RX_DIG_AGC_STAT_TZA_PDET_LO_STAT_SHIFT|macro|XCVR_RX_DIG_AGC_STAT_TZA_PDET_LO_STAT_SHIFT
DECL|XCVR_RX_DIG_AGC_STAT_TZA_PDET_LO_STAT|macro|XCVR_RX_DIG_AGC_STAT_TZA_PDET_LO_STAT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_0_MASK|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_0_MASK
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_0_SHIFT|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_0_SHIFT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_0|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_0
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_1_MASK|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_1_MASK
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_1_SHIFT|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_1_SHIFT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_1|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_1
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_2_MASK|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_2_MASK
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_2_SHIFT|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_2_SHIFT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_2|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_2
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_3_MASK|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_3_MASK
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_3_SHIFT|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_3_SHIFT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_3|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_3
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_4_MASK|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_4_MASK
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_4_SHIFT|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_4_SHIFT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_4|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_4
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_5_MASK|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_5_MASK
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_5_SHIFT|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_5_SHIFT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_5|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_5
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_BESTDIFF_MASK|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_BESTDIFF_MASK
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_BESTDIFF_SHIFT|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_BESTDIFF_SHIFT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_BESTDIFF|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_BESTDIFF
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_COUNT_6_MASK|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_COUNT_6_MASK
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_COUNT_6_SHIFT|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_COUNT_6_SHIFT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_COUNT_6|macro|XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_COUNT_6
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_AUXPLL_DAC_CAL_ADJUST_DIS_MASK|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_AUXPLL_DAC_CAL_ADJUST_DIS_MASK
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_AUXPLL_DAC_CAL_ADJUST_DIS_SHIFT|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_AUXPLL_DAC_CAL_ADJUST_DIS_SHIFT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_AUXPLL_DAC_CAL_ADJUST_DIS|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_AUXPLL_DAC_CAL_ADJUST_DIS
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_MANUAL_MASK|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_MANUAL_MASK
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_MANUAL_SHIFT|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_MANUAL_SHIFT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_MANUAL|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_MANUAL
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_MASK|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_MASK
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_SHIFT|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_SHIFT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_COMP_INV_MASK|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_COMP_INV_MASK
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_COMP_INV_SHIFT|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_COMP_INV_SHIFT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_COMP_INV|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_COMP_INV
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_RUN_CNT_MASK|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_RUN_CNT_MASK
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_RUN_CNT_SHIFT|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_RUN_CNT_SHIFT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_RUN_CNT|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_RUN_CNT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_SMP_DLY_MASK|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_SMP_DLY_MASK
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_SMP_DLY_SHIFT|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_SMP_DLY_SHIFT
DECL|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_SMP_DLY|macro|XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_SMP_DLY
DECL|XCVR_RX_DIG_BASE_ADDRS|macro|XCVR_RX_DIG_BASE_ADDRS
DECL|XCVR_RX_DIG_BASE_PTRS|macro|XCVR_RX_DIG_BASE_PTRS
DECL|XCVR_RX_DIG_BASE|macro|XCVR_RX_DIG_BASE
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_10_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_10_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_10_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_10_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_10|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_10
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_8_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_8_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_8_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_8_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_8|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_8
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_9_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_9_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_9_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_9_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_9|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_9
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_0_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_0_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_0_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_0_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_0|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_0
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_1_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_1_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_1_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_1_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_1|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_1
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_2_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_2_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_2_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_2_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_2|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_2
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_3_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_3_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_3_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_3_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_3|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_3
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_4_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_4_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_4_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_4_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_4|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_4
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_5_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_5_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_5_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_5_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_5|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_5
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_6_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_6_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_6_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_6_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_6|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_6
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_7_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_7_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_7_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_7_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_7|macro|XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_7
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_10_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_10_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_10_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_10_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_10|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_10
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_8_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_8_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_8_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_8_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_8|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_8
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_9_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_9_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_9_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_9_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_9|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_9
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_0_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_0_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_0_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_0_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_0|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_0
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_1_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_1_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_1_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_1_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_1|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_1
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_2_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_2_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_2_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_2_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_2|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_2
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_3_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_3_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_3_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_3_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_3|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_3
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_4_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_4_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_4_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_4_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_4|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_4
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_5_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_5_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_5_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_5_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_5|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_5
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_6_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_6_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_6_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_6_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_6|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_6
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_7_MASK|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_7_MASK
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_7_SHIFT|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_7_SHIFT
DECL|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_7|macro|XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_7
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_CORR_CNTR_THRESH_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_CORR_CNTR_THRESH_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_CORR_CNTR_THRESH_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_CORR_CNTR_THRESH_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_CORR_CNTR_THRESH|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_CORR_CNTR_THRESH
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CNTR_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CNTR_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CNTR_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CNTR_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CNTR|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CNTR
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CORR_THRESH_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CORR_THRESH_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CORR_THRESH_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CORR_THRESH_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CORR_THRESH|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CORR_THRESH
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_SNR_ADJ_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_SNR_ADJ_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_SNR_ADJ_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_SNR_ADJ_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_SNR_ADJ|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_SNR_ADJ
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_CCA1_ED_EN_DIS_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_CCA1_ED_EN_DIS_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_CCA1_ED_EN_DIS_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_CCA1_ED_EN_DIS_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_CCA1_ED_EN_DIS|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_CCA1_ED_EN_DIS
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_BIAS_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_BIAS_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_BIAS_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_BIAS_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_BIAS|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_BIAS
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_SENS_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_SENS_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_SENS_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_SENS_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_SENS|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_SENS
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_WEIGHT_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_WEIGHT_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_WEIGHT_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_WEIGHT_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_WEIGHT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_WEIGHT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_AA_MATCH_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_AA_MATCH_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_AA_MATCH_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_AA_MATCH_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_AA_MATCH|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_AA_MATCH
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_MEAS_COMPLETE_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_MEAS_COMPLETE_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_MEAS_COMPLETE_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_MEAS_COMPLETE_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_MEAS_COMPLETE|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_MEAS_COMPLETE
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MEAS_TRANS_TO_IDLE_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MEAS_TRANS_TO_IDLE_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MEAS_TRANS_TO_IDLE_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MEAS_TRANS_TO_IDLE_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MEAS_TRANS_TO_IDLE|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MEAS_TRANS_TO_IDLE
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_DELAY_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_DELAY_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_DELAY_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_DELAY_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_DELAY|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_DELAY
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_FACTOR_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_FACTOR_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_FACTOR_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_FACTOR_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_FACTOR|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_FACTOR
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SEL_SNR_MODE_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SEL_SNR_MODE_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SEL_SNR_MODE_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SEL_SNR_MODE_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SEL_SNR_MODE|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SEL_SNR_MODE
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_DIS_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_DIS_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_DIS_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_DIS_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_DIS|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_DIS
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_WEIGHT_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_WEIGHT_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_WEIGHT_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_WEIGHT_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_WEIGHT|macro|XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_WEIGHT
DECL|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_CCA1_STATE_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_CCA1_STATE_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_CCA1_STATE_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_CCA1_STATE_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_CCA1_STATE|macro|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_CCA1_STATE
DECL|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_ED_OUT_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_ED_OUT_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_ED_OUT_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_ED_OUT_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_ED_OUT|macro|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_ED_OUT
DECL|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_LQI_OUT_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_LQI_OUT_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_LQI_OUT_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_LQI_OUT_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_LQI_OUT|macro|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_LQI_OUT
DECL|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_MEAS_COMPLETE_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_MEAS_COMPLETE_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_MEAS_COMPLETE_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_MEAS_COMPLETE_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_MEAS_COMPLETE|macro|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_MEAS_COMPLETE
DECL|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_SNR_OUT_MASK|macro|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_SNR_OUT_MASK
DECL|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_SNR_OUT_SHIFT|macro|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_SNR_OUT_SHIFT
DECL|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_SNR_OUT|macro|XCVR_RX_DIG_CCA_ED_LQI_STAT_0_SNR_OUT
DECL|XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_MASK|macro|XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_MASK
DECL|XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_RECIP_MASK|macro|XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_RECIP_MASK
DECL|XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_RECIP_SHIFT|macro|XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_RECIP_SHIFT
DECL|XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_RECIP|macro|XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_RECIP
DECL|XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_SHIFT|macro|XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_SHIFT
DECL|XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP|macro|XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP
DECL|XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I_MASK|macro|XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I|macro|XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I
DECL|XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q_MASK|macro|XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q|macro|XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q
DECL|XCVR_RX_DIG_DCOC_CAL_BETA_I_DCOC_CAL_BETA_I_MASK|macro|XCVR_RX_DIG_DCOC_CAL_BETA_I_DCOC_CAL_BETA_I_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_BETA_I_DCOC_CAL_BETA_I_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_BETA_I_DCOC_CAL_BETA_I_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_BETA_I_DCOC_CAL_BETA_I|macro|XCVR_RX_DIG_DCOC_CAL_BETA_I_DCOC_CAL_BETA_I
DECL|XCVR_RX_DIG_DCOC_CAL_BETA_Q_DCOC_CAL_BETA_Q_MASK|macro|XCVR_RX_DIG_DCOC_CAL_BETA_Q_DCOC_CAL_BETA_Q_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_BETA_Q_DCOC_CAL_BETA_Q_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_BETA_Q_DCOC_CAL_BETA_Q_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_BETA_Q_DCOC_CAL_BETA_Q|macro|XCVR_RX_DIG_DCOC_CAL_BETA_Q_DCOC_CAL_BETA_Q
DECL|XCVR_RX_DIG_DCOC_CAL_COUNT|macro|XCVR_RX_DIG_DCOC_CAL_COUNT
DECL|XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_I_MASK|macro|XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_I_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_I_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_I_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_I|macro|XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_I
DECL|XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_Q_MASK|macro|XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_Q_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_Q_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_Q_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_Q|macro|XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_Q
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN1_MASK|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN1_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN1_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN1_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN1|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN1
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN2_MASK|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN2_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN2_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN2_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN2|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN2
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN3_MASK|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN3_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN3_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN3_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN3|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN3
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN1_MASK|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN1_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN1_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN1_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN1|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN1
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN2_MASK|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN2_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN2_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN2_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN2|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN2
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN3_MASK|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN3_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN3_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN3_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN3|macro|XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN3
DECL|XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I_MASK|macro|XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I|macro|XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I
DECL|XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q_MASK|macro|XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q|macro|XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q
DECL|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX_MASK|macro|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX|macro|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX
DECL|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX_MASK|macro|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX|macro|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX
DECL|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX_MASK|macro|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX|macro|XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX
DECL|XCVR_RX_DIG_DCOC_CAL_RCP_ALPHA_CALC_RECIP_MASK|macro|XCVR_RX_DIG_DCOC_CAL_RCP_ALPHA_CALC_RECIP_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_RCP_ALPHA_CALC_RECIP_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_RCP_ALPHA_CALC_RECIP_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_RCP_ALPHA_CALC_RECIP|macro|XCVR_RX_DIG_DCOC_CAL_RCP_ALPHA_CALC_RECIP
DECL|XCVR_RX_DIG_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP_MASK|macro|XCVR_RX_DIG_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP_MASK
DECL|XCVR_RX_DIG_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP_SHIFT|macro|XCVR_RX_DIG_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP_SHIFT
DECL|XCVR_RX_DIG_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP|macro|XCVR_RX_DIG_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP
DECL|XCVR_RX_DIG_DCOC_CTRL_0_BBA_CORR_POL_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_0_BBA_CORR_POL_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_0_BBA_CORR_POL_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_0_BBA_CORR_POL_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_0_BBA_CORR_POL|macro|XCVR_RX_DIG_DCOC_CTRL_0_BBA_CORR_POL
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CAL_DURATION_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CAL_DURATION_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CAL_DURATION_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CAL_DURATION_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CAL_DURATION|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CAL_DURATION
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_EN_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_EN_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_EN_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_EN_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_EN|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_EN
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_SRC_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_SRC_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_SRC_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_SRC_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_SRC|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_SRC
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_DLY_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_DLY_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_DLY_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_DLY_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_DLY|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_DLY
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MAN_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MAN_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MAN_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MAN_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MAN|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MAN
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MIDPWR_TRK_DIS_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MIDPWR_TRK_DIS_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MIDPWR_TRK_DIS_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MIDPWR_TRK_DIS_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MIDPWR_TRK_DIS|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MIDPWR_TRK_DIS
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_TRK_EST_OVR_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_TRK_EST_OVR_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_TRK_EST_OVR_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_TRK_EST_OVR_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_TRK_EST_OVR|macro|XCVR_RX_DIG_DCOC_CTRL_0_DCOC_TRK_EST_OVR
DECL|XCVR_RX_DIG_DCOC_CTRL_0_TRACK_FROM_ZERO_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_0_TRACK_FROM_ZERO_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_0_TRACK_FROM_ZERO_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_0_TRACK_FROM_ZERO_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_0_TRACK_FROM_ZERO|macro|XCVR_RX_DIG_DCOC_CTRL_0_TRACK_FROM_ZERO
DECL|XCVR_RX_DIG_DCOC_CTRL_0_TZA_CORR_POL_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_0_TZA_CORR_POL_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_0_TZA_CORR_POL_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_0_TZA_CORR_POL_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_0_TZA_CORR_POL|macro|XCVR_RX_DIG_DCOC_CTRL_0_TZA_CORR_POL
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_GS_IDX_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_GS_IDX_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_GS_IDX_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_GS_IDX_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_GS_IDX|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_GS_IDX
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_IDX_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_IDX_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_IDX_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_IDX_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_IDX|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_IDX
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_GS_IDX_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_GS_IDX_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_GS_IDX_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_GS_IDX_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_GS_IDX|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_GS_IDX
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_IDX_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_IDX_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_IDX_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_IDX_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_IDX|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_IDX
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_GS_IDX_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_GS_IDX_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_GS_IDX_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_GS_IDX_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_GS_IDX|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_GS_IDX
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_IDX_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_IDX_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_IDX_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_IDX_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_IDX|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_IDX
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_EST_GS_CNT_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_EST_GS_CNT_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_EST_GS_CNT_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_EST_GS_CNT_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_EST_GS_CNT|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_EST_GS_CNT
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_MIN_AGC_IDX_MASK|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_MIN_AGC_IDX_MASK
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_MIN_AGC_IDX_SHIFT|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_MIN_AGC_IDX_SHIFT
DECL|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_MIN_AGC_IDX|macro|XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_MIN_AGC_IDX
DECL|XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_I_MASK|macro|XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_I_MASK
DECL|XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_I_SHIFT|macro|XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_I_SHIFT
DECL|XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_I|macro|XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_I
DECL|XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_Q_MASK|macro|XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_Q_MASK
DECL|XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_Q_SHIFT|macro|XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_Q_SHIFT
DECL|XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_Q|macro|XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_Q
DECL|XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_I_MASK|macro|XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_I_MASK
DECL|XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_I_SHIFT|macro|XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_I_SHIFT
DECL|XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_I|macro|XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_I
DECL|XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_Q_MASK|macro|XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_Q_MASK
DECL|XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_Q_SHIFT|macro|XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_Q_SHIFT
DECL|XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_Q|macro|XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_Q
DECL|XCVR_RX_DIG_DCOC_DC_EST_DC_EST_I_MASK|macro|XCVR_RX_DIG_DCOC_DC_EST_DC_EST_I_MASK
DECL|XCVR_RX_DIG_DCOC_DC_EST_DC_EST_I_SHIFT|macro|XCVR_RX_DIG_DCOC_DC_EST_DC_EST_I_SHIFT
DECL|XCVR_RX_DIG_DCOC_DC_EST_DC_EST_I|macro|XCVR_RX_DIG_DCOC_DC_EST_DC_EST_I
DECL|XCVR_RX_DIG_DCOC_DC_EST_DC_EST_Q_MASK|macro|XCVR_RX_DIG_DCOC_DC_EST_DC_EST_Q_MASK
DECL|XCVR_RX_DIG_DCOC_DC_EST_DC_EST_Q_SHIFT|macro|XCVR_RX_DIG_DCOC_DC_EST_DC_EST_Q_SHIFT
DECL|XCVR_RX_DIG_DCOC_DC_EST_DC_EST_Q|macro|XCVR_RX_DIG_DCOC_DC_EST_DC_EST_Q
DECL|XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_I_MASK|macro|XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_I_MASK
DECL|XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_I_SHIFT|macro|XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_I_SHIFT
DECL|XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_I|macro|XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_I
DECL|XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_Q_MASK|macro|XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_Q_MASK
DECL|XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_Q_SHIFT|macro|XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_Q_SHIFT
DECL|XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_Q|macro|XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_Q
DECL|XCVR_RX_DIG_DCOC_OFFSET_COUNT|macro|XCVR_RX_DIG_DCOC_OFFSET_COUNT
DECL|XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_I_MASK|macro|XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_I_MASK
DECL|XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_I_SHIFT|macro|XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_I_SHIFT
DECL|XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_I|macro|XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_I
DECL|XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_Q_MASK|macro|XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_Q_MASK
DECL|XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_Q_SHIFT|macro|XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_Q_SHIFT
DECL|XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_Q|macro|XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_Q
DECL|XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_I_MASK|macro|XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_I_MASK
DECL|XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_I_SHIFT|macro|XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_I_SHIFT
DECL|XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_I|macro|XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_I
DECL|XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_Q_MASK|macro|XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_Q_MASK
DECL|XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_Q_SHIFT|macro|XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_Q_SHIFT
DECL|XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_Q|macro|XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_Q
DECL|XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_I_MASK|macro|XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_I_MASK
DECL|XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_I_SHIFT|macro|XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_I_SHIFT
DECL|XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_I|macro|XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_I
DECL|XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_Q_MASK|macro|XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_Q_MASK
DECL|XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_Q_SHIFT|macro|XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_Q_SHIFT
DECL|XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_Q|macro|XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_Q
DECL|XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_I_MASK|macro|XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_I_MASK
DECL|XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_I_SHIFT|macro|XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_I_SHIFT
DECL|XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_I|macro|XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_I
DECL|XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_Q_MASK|macro|XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_Q_MASK
DECL|XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_Q_SHIFT|macro|XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_Q_SHIFT
DECL|XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_Q|macro|XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_Q
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_GAIN_0_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_GAIN_0_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_GAIN_0_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_GAIN_0_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_GAIN_0|macro|XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_GAIN_0
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_RCP_0_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_RCP_0_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_RCP_0_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_RCP_0_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_RCP_0|macro|XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_RCP_0
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_GAIN_10_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_GAIN_10_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_GAIN_10_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_GAIN_10_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_GAIN_10|macro|XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_GAIN_10
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_RCP_10_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_RCP_10_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_RCP_10_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_RCP_10_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_RCP_10|macro|XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_RCP_10
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_GAIN_1_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_GAIN_1_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_GAIN_1_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_GAIN_1_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_GAIN_1|macro|XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_GAIN_1
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_RCP_1_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_RCP_1_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_RCP_1_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_RCP_1_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_RCP_1|macro|XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_RCP_1
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_GAIN_2_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_GAIN_2_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_GAIN_2_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_GAIN_2_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_GAIN_2|macro|XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_GAIN_2
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_RCP_2_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_RCP_2_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_RCP_2_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_RCP_2_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_RCP_2|macro|XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_RCP_2
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_GAIN_3_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_GAIN_3_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_GAIN_3_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_GAIN_3_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_GAIN_3|macro|XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_GAIN_3
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_RCP_3_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_RCP_3_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_RCP_3_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_RCP_3_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_RCP_3|macro|XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_RCP_3
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_GAIN_4_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_GAIN_4_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_GAIN_4_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_GAIN_4_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_GAIN_4|macro|XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_GAIN_4
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_RCP_4_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_RCP_4_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_RCP_4_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_RCP_4_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_RCP_4|macro|XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_RCP_4
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_GAIN_5_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_GAIN_5_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_GAIN_5_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_GAIN_5_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_GAIN_5|macro|XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_GAIN_5
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_RCP_5_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_RCP_5_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_RCP_5_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_RCP_5_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_RCP_5|macro|XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_RCP_5
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_GAIN_6_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_GAIN_6_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_GAIN_6_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_GAIN_6_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_GAIN_6|macro|XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_GAIN_6
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_RCP_6_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_RCP_6_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_RCP_6_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_RCP_6_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_RCP_6|macro|XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_RCP_6
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_GAIN_7_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_GAIN_7_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_GAIN_7_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_GAIN_7_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_GAIN_7|macro|XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_GAIN_7
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_RCP_7_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_RCP_7_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_RCP_7_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_RCP_7_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_RCP_7|macro|XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_RCP_7
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_GAIN_8_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_GAIN_8_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_GAIN_8_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_GAIN_8_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_GAIN_8|macro|XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_GAIN_8
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_RCP_8_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_RCP_8_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_RCP_8_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_RCP_8_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_RCP_8|macro|XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_RCP_8
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_GAIN_9_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_GAIN_9_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_GAIN_9_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_GAIN_9_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_GAIN_9|macro|XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_GAIN_9
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_RCP_9_MASK|macro|XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_RCP_9_MASK
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_RCP_9_SHIFT|macro|XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_RCP_9_SHIFT
DECL|XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_RCP_9|macro|XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_RCP_9
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ALPHA_MASK|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ALPHA_MASK
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ALPHA_SHIFT|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ALPHA_SHIFT
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ALPHA|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ALPHA
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_DLY_MASK|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_DLY_MASK
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_DLY_SHIFT|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_DLY_SHIFT
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_DLY|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_DLY
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_EXT_DC_EN_MASK|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_EXT_DC_EN_MASK
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_EXT_DC_EN_SHIFT|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_EXT_DC_EN_SHIFT
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_EXT_DC_EN|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_EXT_DC_EN
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ITER_FREEZE_MASK|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ITER_FREEZE_MASK
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ITER_FREEZE_SHIFT|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ITER_FREEZE_SHIFT
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ITER_FREEZE|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ITER_FREEZE
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_MIN_AGC_IDX_MASK|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_MIN_AGC_IDX_MASK
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_MIN_AGC_IDX_SHIFT|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_MIN_AGC_IDX_SHIFT
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_MIN_AGC_IDX|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_MIN_AGC_IDX
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_NWIN_MASK|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_NWIN_MASK
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_NWIN_SHIFT|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_NWIN_SHIFT
DECL|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_NWIN|macro|XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_NWIN
DECL|XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_I_MASK|macro|XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_I_MASK
DECL|XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_I_SHIFT|macro|XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_I_SHIFT
DECL|XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_I|macro|XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_I
DECL|XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_Q_MASK|macro|XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_Q_MASK
DECL|XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_Q_SHIFT|macro|XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_Q_SHIFT
DECL|XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_Q|macro|XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_Q
DECL|XCVR_RX_DIG_IQMC_CAL_IQMC_GAIN_ADJ_MASK|macro|XCVR_RX_DIG_IQMC_CAL_IQMC_GAIN_ADJ_MASK
DECL|XCVR_RX_DIG_IQMC_CAL_IQMC_GAIN_ADJ_SHIFT|macro|XCVR_RX_DIG_IQMC_CAL_IQMC_GAIN_ADJ_SHIFT
DECL|XCVR_RX_DIG_IQMC_CAL_IQMC_GAIN_ADJ|macro|XCVR_RX_DIG_IQMC_CAL_IQMC_GAIN_ADJ
DECL|XCVR_RX_DIG_IQMC_CAL_IQMC_PHASE_ADJ_MASK|macro|XCVR_RX_DIG_IQMC_CAL_IQMC_PHASE_ADJ_MASK
DECL|XCVR_RX_DIG_IQMC_CAL_IQMC_PHASE_ADJ_SHIFT|macro|XCVR_RX_DIG_IQMC_CAL_IQMC_PHASE_ADJ_SHIFT
DECL|XCVR_RX_DIG_IQMC_CAL_IQMC_PHASE_ADJ|macro|XCVR_RX_DIG_IQMC_CAL_IQMC_PHASE_ADJ
DECL|XCVR_RX_DIG_IQMC_CTRL_IQMC_CAL_EN_MASK|macro|XCVR_RX_DIG_IQMC_CTRL_IQMC_CAL_EN_MASK
DECL|XCVR_RX_DIG_IQMC_CTRL_IQMC_CAL_EN_SHIFT|macro|XCVR_RX_DIG_IQMC_CTRL_IQMC_CAL_EN_SHIFT
DECL|XCVR_RX_DIG_IQMC_CTRL_IQMC_CAL_EN|macro|XCVR_RX_DIG_IQMC_CTRL_IQMC_CAL_EN
DECL|XCVR_RX_DIG_IQMC_CTRL_IQMC_DC_GAIN_ADJ_MASK|macro|XCVR_RX_DIG_IQMC_CTRL_IQMC_DC_GAIN_ADJ_MASK
DECL|XCVR_RX_DIG_IQMC_CTRL_IQMC_DC_GAIN_ADJ_SHIFT|macro|XCVR_RX_DIG_IQMC_CTRL_IQMC_DC_GAIN_ADJ_SHIFT
DECL|XCVR_RX_DIG_IQMC_CTRL_IQMC_DC_GAIN_ADJ|macro|XCVR_RX_DIG_IQMC_CTRL_IQMC_DC_GAIN_ADJ
DECL|XCVR_RX_DIG_IQMC_CTRL_IQMC_NUM_ITER_MASK|macro|XCVR_RX_DIG_IQMC_CTRL_IQMC_NUM_ITER_MASK
DECL|XCVR_RX_DIG_IQMC_CTRL_IQMC_NUM_ITER_SHIFT|macro|XCVR_RX_DIG_IQMC_CTRL_IQMC_NUM_ITER_SHIFT
DECL|XCVR_RX_DIG_IQMC_CTRL_IQMC_NUM_ITER|macro|XCVR_RX_DIG_IQMC_CTRL_IQMC_NUM_ITER
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_0_MASK|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_0_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_0_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_0_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_0|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_0
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_1_MASK|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_1_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_1_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_1_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_1|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_1
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_2_MASK|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_2_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_2_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_2_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_2|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_2
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_3_MASK|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_3_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_3_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_3_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_3|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_3
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_4_MASK|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_4_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_4_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_4_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_4|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_4
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_5_MASK|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_5_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_5_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_5_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_5|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_5
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_6_MASK|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_6_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_6_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_6_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_6|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_6
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_7_MASK|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_7_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_7_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_7_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_7|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_7
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_8_MASK|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_8_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_8_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_8_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_8|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_8
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_9_LNA_GAIN_LIN_VAL_9_MASK|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_9_LNA_GAIN_LIN_VAL_9_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_9_LNA_GAIN_LIN_VAL_9_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_9_LNA_GAIN_LIN_VAL_9_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_9_LNA_GAIN_LIN_VAL_9|macro|XCVR_RX_DIG_LNA_GAIN_LIN_VAL_9_LNA_GAIN_LIN_VAL_9
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_0_MASK|macro|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_0_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_0_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_0_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_0|macro|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_0
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_1_MASK|macro|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_1_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_1_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_1_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_1|macro|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_1
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_2_MASK|macro|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_2_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_2_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_2_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_2|macro|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_2
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_3_MASK|macro|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_3_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_3_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_3_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_3|macro|XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_3
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_4_MASK|macro|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_4_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_4_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_4_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_4|macro|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_4
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_5_MASK|macro|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_5_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_5_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_5_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_5|macro|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_5
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_6_MASK|macro|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_6_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_6_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_6_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_6|macro|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_6
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_7_MASK|macro|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_7_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_7_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_7_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_7|macro|XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_7
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_8_MASK|macro|XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_8_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_8_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_8_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_8|macro|XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_8
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_9_MASK|macro|XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_9_MASK
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_9_SHIFT|macro|XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_9_SHIFT
DECL|XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_9|macro|XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_9
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_ADJ_MASK|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_ADJ_MASK
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_ADJ_SHIFT|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_ADJ_SHIFT
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_ADJ|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_ADJ
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_DELAY_MASK|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_DELAY_MASK
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_DELAY_SHIFT|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_DELAY_SHIFT
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_DELAY|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_DELAY
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_EN_MASK|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_EN_MASK
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_EN_SHIFT|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_EN_SHIFT
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_EN|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_EN
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_SRC_MASK|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_SRC_MASK
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_SRC_SHIFT|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_SRC_SHIFT
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_SRC|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_SRC
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT_MASK|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT_MASK
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT_SHIFT|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT_SHIFT
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_WEIGHT_MASK|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_WEIGHT_MASK
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_WEIGHT_SHIFT|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_WEIGHT_SHIFT
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_WEIGHT|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_WEIGHT
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_N_WINDOW_AVG_MASK|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_N_WINDOW_AVG_MASK
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_N_WINDOW_AVG_SHIFT|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_N_WINDOW_AVG_SHIFT
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_N_WINDOW_AVG|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_N_WINDOW_AVG
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_USE_VALS_MASK|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_USE_VALS_MASK
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_USE_VALS_SHIFT|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_USE_VALS_SHIFT
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_USE_VALS|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_USE_VALS
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_VLD_SETTLE_MASK|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_VLD_SETTLE_MASK
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_VLD_SETTLE_SHIFT|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_VLD_SETTLE_SHIFT
DECL|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_VLD_SETTLE|macro|XCVR_RX_DIG_RSSI_CTRL_0_RSSI_VLD_SETTLE
DECL|XCVR_RX_DIG_RSSI_CTRL_1_RSSI_OUT_MASK|macro|XCVR_RX_DIG_RSSI_CTRL_1_RSSI_OUT_MASK
DECL|XCVR_RX_DIG_RSSI_CTRL_1_RSSI_OUT_SHIFT|macro|XCVR_RX_DIG_RSSI_CTRL_1_RSSI_OUT_SHIFT
DECL|XCVR_RX_DIG_RSSI_CTRL_1_RSSI_OUT|macro|XCVR_RX_DIG_RSSI_CTRL_1_RSSI_OUT
DECL|XCVR_RX_DIG_RSSI_DFT_DFT_MAG_MASK|macro|XCVR_RX_DIG_RSSI_DFT_DFT_MAG_MASK
DECL|XCVR_RX_DIG_RSSI_DFT_DFT_MAG_SHIFT|macro|XCVR_RX_DIG_RSSI_DFT_DFT_MAG_SHIFT
DECL|XCVR_RX_DIG_RSSI_DFT_DFT_MAG|macro|XCVR_RX_DIG_RSSI_DFT_DFT_MAG
DECL|XCVR_RX_DIG_RSSI_DFT_DFT_NOISE_MASK|macro|XCVR_RX_DIG_RSSI_DFT_DFT_NOISE_MASK
DECL|XCVR_RX_DIG_RSSI_DFT_DFT_NOISE_SHIFT|macro|XCVR_RX_DIG_RSSI_DFT_DFT_NOISE_SHIFT
DECL|XCVR_RX_DIG_RSSI_DFT_DFT_NOISE|macro|XCVR_RX_DIG_RSSI_DFT_DFT_NOISE
DECL|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_BBA_EN_MASK|macro|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_BBA_EN_MASK
DECL|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_BBA_EN_SHIFT|macro|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_BBA_EN_SHIFT
DECL|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_BBA_EN|macro|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_BBA_EN
DECL|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_FREQ_MASK|macro|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_FREQ_MASK
DECL|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_FREQ_SHIFT|macro|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_FREQ_SHIFT
DECL|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_FREQ|macro|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_FREQ
DECL|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_SCALE_MASK|macro|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_SCALE_MASK
DECL|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_SCALE_SHIFT|macro|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_SCALE_SHIFT
DECL|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_SCALE|macro|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_SCALE
DECL|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_TZA_EN_MASK|macro|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_TZA_EN_MASK
DECL|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_TZA_EN_SHIFT|macro|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_TZA_EN_SHIFT
DECL|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_TZA_EN|macro|XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_TZA_EN
DECL|XCVR_RX_DIG_RX_CHF_COEF_0_RX_CH_FILT_H0_MASK|macro|XCVR_RX_DIG_RX_CHF_COEF_0_RX_CH_FILT_H0_MASK
DECL|XCVR_RX_DIG_RX_CHF_COEF_0_RX_CH_FILT_H0_SHIFT|macro|XCVR_RX_DIG_RX_CHF_COEF_0_RX_CH_FILT_H0_SHIFT
DECL|XCVR_RX_DIG_RX_CHF_COEF_0_RX_CH_FILT_H0|macro|XCVR_RX_DIG_RX_CHF_COEF_0_RX_CH_FILT_H0
DECL|XCVR_RX_DIG_RX_CHF_COEF_10_RX_CH_FILT_H10_MASK|macro|XCVR_RX_DIG_RX_CHF_COEF_10_RX_CH_FILT_H10_MASK
DECL|XCVR_RX_DIG_RX_CHF_COEF_10_RX_CH_FILT_H10_SHIFT|macro|XCVR_RX_DIG_RX_CHF_COEF_10_RX_CH_FILT_H10_SHIFT
DECL|XCVR_RX_DIG_RX_CHF_COEF_10_RX_CH_FILT_H10|macro|XCVR_RX_DIG_RX_CHF_COEF_10_RX_CH_FILT_H10
DECL|XCVR_RX_DIG_RX_CHF_COEF_11_RX_CH_FILT_H11_MASK|macro|XCVR_RX_DIG_RX_CHF_COEF_11_RX_CH_FILT_H11_MASK
DECL|XCVR_RX_DIG_RX_CHF_COEF_11_RX_CH_FILT_H11_SHIFT|macro|XCVR_RX_DIG_RX_CHF_COEF_11_RX_CH_FILT_H11_SHIFT
DECL|XCVR_RX_DIG_RX_CHF_COEF_11_RX_CH_FILT_H11|macro|XCVR_RX_DIG_RX_CHF_COEF_11_RX_CH_FILT_H11
DECL|XCVR_RX_DIG_RX_CHF_COEF_1_RX_CH_FILT_H1_MASK|macro|XCVR_RX_DIG_RX_CHF_COEF_1_RX_CH_FILT_H1_MASK
DECL|XCVR_RX_DIG_RX_CHF_COEF_1_RX_CH_FILT_H1_SHIFT|macro|XCVR_RX_DIG_RX_CHF_COEF_1_RX_CH_FILT_H1_SHIFT
DECL|XCVR_RX_DIG_RX_CHF_COEF_1_RX_CH_FILT_H1|macro|XCVR_RX_DIG_RX_CHF_COEF_1_RX_CH_FILT_H1
DECL|XCVR_RX_DIG_RX_CHF_COEF_2_RX_CH_FILT_H2_MASK|macro|XCVR_RX_DIG_RX_CHF_COEF_2_RX_CH_FILT_H2_MASK
DECL|XCVR_RX_DIG_RX_CHF_COEF_2_RX_CH_FILT_H2_SHIFT|macro|XCVR_RX_DIG_RX_CHF_COEF_2_RX_CH_FILT_H2_SHIFT
DECL|XCVR_RX_DIG_RX_CHF_COEF_2_RX_CH_FILT_H2|macro|XCVR_RX_DIG_RX_CHF_COEF_2_RX_CH_FILT_H2
DECL|XCVR_RX_DIG_RX_CHF_COEF_3_RX_CH_FILT_H3_MASK|macro|XCVR_RX_DIG_RX_CHF_COEF_3_RX_CH_FILT_H3_MASK
DECL|XCVR_RX_DIG_RX_CHF_COEF_3_RX_CH_FILT_H3_SHIFT|macro|XCVR_RX_DIG_RX_CHF_COEF_3_RX_CH_FILT_H3_SHIFT
DECL|XCVR_RX_DIG_RX_CHF_COEF_3_RX_CH_FILT_H3|macro|XCVR_RX_DIG_RX_CHF_COEF_3_RX_CH_FILT_H3
DECL|XCVR_RX_DIG_RX_CHF_COEF_4_RX_CH_FILT_H4_MASK|macro|XCVR_RX_DIG_RX_CHF_COEF_4_RX_CH_FILT_H4_MASK
DECL|XCVR_RX_DIG_RX_CHF_COEF_4_RX_CH_FILT_H4_SHIFT|macro|XCVR_RX_DIG_RX_CHF_COEF_4_RX_CH_FILT_H4_SHIFT
DECL|XCVR_RX_DIG_RX_CHF_COEF_4_RX_CH_FILT_H4|macro|XCVR_RX_DIG_RX_CHF_COEF_4_RX_CH_FILT_H4
DECL|XCVR_RX_DIG_RX_CHF_COEF_5_RX_CH_FILT_H5_MASK|macro|XCVR_RX_DIG_RX_CHF_COEF_5_RX_CH_FILT_H5_MASK
DECL|XCVR_RX_DIG_RX_CHF_COEF_5_RX_CH_FILT_H5_SHIFT|macro|XCVR_RX_DIG_RX_CHF_COEF_5_RX_CH_FILT_H5_SHIFT
DECL|XCVR_RX_DIG_RX_CHF_COEF_5_RX_CH_FILT_H5|macro|XCVR_RX_DIG_RX_CHF_COEF_5_RX_CH_FILT_H5
DECL|XCVR_RX_DIG_RX_CHF_COEF_6_RX_CH_FILT_H6_MASK|macro|XCVR_RX_DIG_RX_CHF_COEF_6_RX_CH_FILT_H6_MASK
DECL|XCVR_RX_DIG_RX_CHF_COEF_6_RX_CH_FILT_H6_SHIFT|macro|XCVR_RX_DIG_RX_CHF_COEF_6_RX_CH_FILT_H6_SHIFT
DECL|XCVR_RX_DIG_RX_CHF_COEF_6_RX_CH_FILT_H6|macro|XCVR_RX_DIG_RX_CHF_COEF_6_RX_CH_FILT_H6
DECL|XCVR_RX_DIG_RX_CHF_COEF_7_RX_CH_FILT_H7_MASK|macro|XCVR_RX_DIG_RX_CHF_COEF_7_RX_CH_FILT_H7_MASK
DECL|XCVR_RX_DIG_RX_CHF_COEF_7_RX_CH_FILT_H7_SHIFT|macro|XCVR_RX_DIG_RX_CHF_COEF_7_RX_CH_FILT_H7_SHIFT
DECL|XCVR_RX_DIG_RX_CHF_COEF_7_RX_CH_FILT_H7|macro|XCVR_RX_DIG_RX_CHF_COEF_7_RX_CH_FILT_H7
DECL|XCVR_RX_DIG_RX_CHF_COEF_8_RX_CH_FILT_H8_MASK|macro|XCVR_RX_DIG_RX_CHF_COEF_8_RX_CH_FILT_H8_MASK
DECL|XCVR_RX_DIG_RX_CHF_COEF_8_RX_CH_FILT_H8_SHIFT|macro|XCVR_RX_DIG_RX_CHF_COEF_8_RX_CH_FILT_H8_SHIFT
DECL|XCVR_RX_DIG_RX_CHF_COEF_8_RX_CH_FILT_H8|macro|XCVR_RX_DIG_RX_CHF_COEF_8_RX_CH_FILT_H8
DECL|XCVR_RX_DIG_RX_CHF_COEF_9_RX_CH_FILT_H9_MASK|macro|XCVR_RX_DIG_RX_CHF_COEF_9_RX_CH_FILT_H9_MASK
DECL|XCVR_RX_DIG_RX_CHF_COEF_9_RX_CH_FILT_H9_SHIFT|macro|XCVR_RX_DIG_RX_CHF_COEF_9_RX_CH_FILT_H9_SHIFT
DECL|XCVR_RX_DIG_RX_CHF_COEF_9_RX_CH_FILT_H9|macro|XCVR_RX_DIG_RX_CHF_COEF_9_RX_CH_FILT_H9
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_NEGEDGE_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_NEGEDGE_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_NEGEDGE_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_NEGEDGE_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_NEGEDGE|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_NEGEDGE
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_POL_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_POL_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_POL_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_POL_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_POL|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_POL
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_RAW_EN_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_RAW_EN_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_RAW_EN_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_RAW_EN_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_RAW_EN|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_RAW_EN
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_AGC_EN_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_AGC_EN_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_AGC_EN_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_AGC_EN_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_AGC_EN|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_AGC_EN
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_CH_FILT_BYPASS_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_CH_FILT_BYPASS_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_CH_FILT_BYPASS_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_CH_FILT_BYPASS_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_CH_FILT_BYPASS|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_CH_FILT_BYPASS
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_CAL_EN_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_CAL_EN_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_CAL_EN_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_CAL_EN_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_CAL_EN|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_CAL_EN
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_EN_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_EN_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_EN_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_EN_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_EN|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_EN
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DC_RESID_EN_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DC_RESID_EN_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DC_RESID_EN_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DC_RESID_EN_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DC_RESID_EN|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DC_RESID_EN
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_GAIN_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_GAIN_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_GAIN_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_GAIN_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_GAIN|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_GAIN
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HAZARD_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HAZARD_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HAZARD_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HAZARD_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HAZARD|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HAZARD
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HZD_CORR_DIS_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HZD_CORR_DIS_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HZD_CORR_DIS_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HZD_CORR_DIS_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HZD_CORR_DIS|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HZD_CORR_DIS
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_OSR_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_OSR_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_OSR_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_OSR_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_OSR|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_OSR
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_I_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_I_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_I_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_I_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_I|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_I
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_Q_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_Q_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_Q_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_Q_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_Q|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_Q
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DMA_DTEST_EN_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DMA_DTEST_EN_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DMA_DTEST_EN_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DMA_DTEST_EN_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_DMA_DTEST_EN|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_DMA_DTEST_EN
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_FSK_ZB_SEL_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_FSK_ZB_SEL_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_FSK_ZB_SEL_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_FSK_ZB_SEL_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_FSK_ZB_SEL|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_FSK_ZB_SEL
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_IQ_SWAP_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_IQ_SWAP_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_IQ_SWAP_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_IQ_SWAP_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_IQ_SWAP|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_IQ_SWAP
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_NORM_EN_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_NORM_EN_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_NORM_EN_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_NORM_EN_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_NORM_EN|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_NORM_EN
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_EN_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_EN_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_EN_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_EN_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_EN|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_EN
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_FILT_HAZARD_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_FILT_HAZARD_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_FILT_HAZARD_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_FILT_HAZARD_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_FILT_HAZARD|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_FILT_HAZARD
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_EN_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_EN_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_EN_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_EN_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_EN|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_EN
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_RATE_MASK|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_RATE_MASK
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_RATE_SHIFT|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_RATE_SHIFT
DECL|XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_RATE|macro|XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_RATE
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_DIS_MASK|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_DIS_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_DIS_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_DIS_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_DIS|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_DIS
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_MANUAL_MASK|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_MANUAL_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_MANUAL_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_MANUAL_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_MANUAL|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_MANUAL
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_OFFSET_MASK|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_OFFSET_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_OFFSET_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_OFFSET_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_OFFSET|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_OFFSET
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_COMP_INV_MASK|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_COMP_INV_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_COMP_INV_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_COMP_INV_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_COMP_INV|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_COMP_INV
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_SMP_DLY_MASK|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_SMP_DLY_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_SMP_DLY_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_SMP_DLY_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_SMP_DLY|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_SMP_DLY
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_DIS_MASK|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_DIS_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_DIS_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_DIS_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_DIS|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_DIS
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_MANUAL_MASK|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_MANUAL_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_MANUAL_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_MANUAL_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_MANUAL|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_MANUAL
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_OFFSET_MASK|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_OFFSET_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_OFFSET_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_OFFSET_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_OFFSET|macro|XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_OFFSET
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_DIS_MASK|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_DIS_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_DIS_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_DIS_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_DIS|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_DIS
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_MANUAL_MASK|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_MANUAL_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_MANUAL_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_MANUAL_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_MANUAL|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_MANUAL
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_OFFSET_MASK|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_OFFSET_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_OFFSET_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_OFFSET_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_OFFSET|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_OFFSET
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_DIS_MASK|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_DIS_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_DIS_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_DIS_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_DIS|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_DIS
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_MANUAL_MASK|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_MANUAL_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_MANUAL_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_MANUAL_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_MANUAL|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_MANUAL
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_OFFSET_MASK|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_OFFSET_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_OFFSET_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_OFFSET_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_OFFSET|macro|XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_OFFSET
DECL|XCVR_RX_DIG_RX_RCCAL_STAT_ADC_RCCAL_MASK|macro|XCVR_RX_DIG_RX_RCCAL_STAT_ADC_RCCAL_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_STAT_ADC_RCCAL_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_STAT_ADC_RCCAL_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_STAT_ADC_RCCAL|macro|XCVR_RX_DIG_RX_RCCAL_STAT_ADC_RCCAL
DECL|XCVR_RX_DIG_RX_RCCAL_STAT_BBA2_RCCAL_MASK|macro|XCVR_RX_DIG_RX_RCCAL_STAT_BBA2_RCCAL_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_STAT_BBA2_RCCAL_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_STAT_BBA2_RCCAL_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_STAT_BBA2_RCCAL|macro|XCVR_RX_DIG_RX_RCCAL_STAT_BBA2_RCCAL
DECL|XCVR_RX_DIG_RX_RCCAL_STAT_BBA_RCCAL_MASK|macro|XCVR_RX_DIG_RX_RCCAL_STAT_BBA_RCCAL_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_STAT_BBA_RCCAL_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_STAT_BBA_RCCAL_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_STAT_BBA_RCCAL|macro|XCVR_RX_DIG_RX_RCCAL_STAT_BBA_RCCAL
DECL|XCVR_RX_DIG_RX_RCCAL_STAT_RCCAL_CODE_MASK|macro|XCVR_RX_DIG_RX_RCCAL_STAT_RCCAL_CODE_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_STAT_RCCAL_CODE_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_STAT_RCCAL_CODE_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_STAT_RCCAL_CODE|macro|XCVR_RX_DIG_RX_RCCAL_STAT_RCCAL_CODE
DECL|XCVR_RX_DIG_RX_RCCAL_STAT_TZA_RCCAL_MASK|macro|XCVR_RX_DIG_RX_RCCAL_STAT_TZA_RCCAL_MASK
DECL|XCVR_RX_DIG_RX_RCCAL_STAT_TZA_RCCAL_SHIFT|macro|XCVR_RX_DIG_RX_RCCAL_STAT_TZA_RCCAL_SHIFT
DECL|XCVR_RX_DIG_RX_RCCAL_STAT_TZA_RCCAL|macro|XCVR_RX_DIG_RX_RCCAL_STAT_TZA_RCCAL
DECL|XCVR_RX_DIG_Type|typedef|} XCVR_RX_DIG_Type;
DECL|XCVR_RX_DIG|macro|XCVR_RX_DIG
DECL|XCVR_STATUS|member|__IO uint32_t XCVR_STATUS; /**< TRANSCEIVER STATUS, offset: 0x4 */
DECL|XCVR_STS|member|__I uint32_t XCVR_STS; /**< TRANSCEIVER STATUS, offset: 0x18 */
DECL|XCVR_STS|member|__I uint32_t XCVR_STS; /**< TRANSCEIVER STATUS, offset: 0x18 */
DECL|XCVR_TSM_BASE_ADDRS|macro|XCVR_TSM_BASE_ADDRS
DECL|XCVR_TSM_BASE_PTRS|macro|XCVR_TSM_BASE_PTRS
DECL|XCVR_TSM_BASE|macro|XCVR_TSM_BASE
DECL|XCVR_TSM_CTRL_ABORT_ON_CTUNE_MASK|macro|XCVR_TSM_CTRL_ABORT_ON_CTUNE_MASK
DECL|XCVR_TSM_CTRL_ABORT_ON_CTUNE_SHIFT|macro|XCVR_TSM_CTRL_ABORT_ON_CTUNE_SHIFT
DECL|XCVR_TSM_CTRL_ABORT_ON_CTUNE|macro|XCVR_TSM_CTRL_ABORT_ON_CTUNE
DECL|XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP_MASK|macro|XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP_MASK
DECL|XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP_SHIFT|macro|XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP_SHIFT
DECL|XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP|macro|XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP
DECL|XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG_MASK|macro|XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG_MASK
DECL|XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG_SHIFT|macro|XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG_SHIFT
DECL|XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG|macro|XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG
DECL|XCVR_TSM_CTRL_BKPT_MASK|macro|XCVR_TSM_CTRL_BKPT_MASK
DECL|XCVR_TSM_CTRL_BKPT_SHIFT|macro|XCVR_TSM_CTRL_BKPT_SHIFT
DECL|XCVR_TSM_CTRL_BKPT|macro|XCVR_TSM_CTRL_BKPT
DECL|XCVR_TSM_CTRL_DATA_PADDING_EN_MASK|macro|XCVR_TSM_CTRL_DATA_PADDING_EN_MASK
DECL|XCVR_TSM_CTRL_DATA_PADDING_EN_SHIFT|macro|XCVR_TSM_CTRL_DATA_PADDING_EN_SHIFT
DECL|XCVR_TSM_CTRL_DATA_PADDING_EN|macro|XCVR_TSM_CTRL_DATA_PADDING_EN
DECL|XCVR_TSM_CTRL_FORCE_RX_EN_MASK|macro|XCVR_TSM_CTRL_FORCE_RX_EN_MASK
DECL|XCVR_TSM_CTRL_FORCE_RX_EN_SHIFT|macro|XCVR_TSM_CTRL_FORCE_RX_EN_SHIFT
DECL|XCVR_TSM_CTRL_FORCE_RX_EN|macro|XCVR_TSM_CTRL_FORCE_RX_EN
DECL|XCVR_TSM_CTRL_FORCE_TX_EN_MASK|macro|XCVR_TSM_CTRL_FORCE_TX_EN_MASK
DECL|XCVR_TSM_CTRL_FORCE_TX_EN_SHIFT|macro|XCVR_TSM_CTRL_FORCE_TX_EN_SHIFT
DECL|XCVR_TSM_CTRL_FORCE_TX_EN|macro|XCVR_TSM_CTRL_FORCE_TX_EN
DECL|XCVR_TSM_CTRL_PA_RAMP_SEL_MASK|macro|XCVR_TSM_CTRL_PA_RAMP_SEL_MASK
DECL|XCVR_TSM_CTRL_PA_RAMP_SEL_SHIFT|macro|XCVR_TSM_CTRL_PA_RAMP_SEL_SHIFT
DECL|XCVR_TSM_CTRL_PA_RAMP_SEL|macro|XCVR_TSM_CTRL_PA_RAMP_SEL
DECL|XCVR_TSM_CTRL_RAMP_DN_DELAY_MASK|macro|XCVR_TSM_CTRL_RAMP_DN_DELAY_MASK
DECL|XCVR_TSM_CTRL_RAMP_DN_DELAY_SHIFT|macro|XCVR_TSM_CTRL_RAMP_DN_DELAY_SHIFT
DECL|XCVR_TSM_CTRL_RAMP_DN_DELAY|macro|XCVR_TSM_CTRL_RAMP_DN_DELAY
DECL|XCVR_TSM_CTRL_RX_ABORT_DIS_MASK|macro|XCVR_TSM_CTRL_RX_ABORT_DIS_MASK
DECL|XCVR_TSM_CTRL_RX_ABORT_DIS_SHIFT|macro|XCVR_TSM_CTRL_RX_ABORT_DIS_SHIFT
DECL|XCVR_TSM_CTRL_RX_ABORT_DIS|macro|XCVR_TSM_CTRL_RX_ABORT_DIS
DECL|XCVR_TSM_CTRL_TSM_IRQ0_EN_MASK|macro|XCVR_TSM_CTRL_TSM_IRQ0_EN_MASK
DECL|XCVR_TSM_CTRL_TSM_IRQ0_EN_SHIFT|macro|XCVR_TSM_CTRL_TSM_IRQ0_EN_SHIFT
DECL|XCVR_TSM_CTRL_TSM_IRQ0_EN|macro|XCVR_TSM_CTRL_TSM_IRQ0_EN
DECL|XCVR_TSM_CTRL_TSM_IRQ1_EN_MASK|macro|XCVR_TSM_CTRL_TSM_IRQ1_EN_MASK
DECL|XCVR_TSM_CTRL_TSM_IRQ1_EN_SHIFT|macro|XCVR_TSM_CTRL_TSM_IRQ1_EN_SHIFT
DECL|XCVR_TSM_CTRL_TSM_IRQ1_EN|macro|XCVR_TSM_CTRL_TSM_IRQ1_EN
DECL|XCVR_TSM_CTRL_TX_ABORT_DIS_MASK|macro|XCVR_TSM_CTRL_TX_ABORT_DIS_MASK
DECL|XCVR_TSM_CTRL_TX_ABORT_DIS_SHIFT|macro|XCVR_TSM_CTRL_TX_ABORT_DIS_SHIFT
DECL|XCVR_TSM_CTRL_TX_ABORT_DIS|macro|XCVR_TSM_CTRL_TX_ABORT_DIS
DECL|XCVR_TSM_END_OF_SEQ_END_OF_RX_WD_MASK|macro|XCVR_TSM_END_OF_SEQ_END_OF_RX_WD_MASK
DECL|XCVR_TSM_END_OF_SEQ_END_OF_RX_WD_SHIFT|macro|XCVR_TSM_END_OF_SEQ_END_OF_RX_WD_SHIFT
DECL|XCVR_TSM_END_OF_SEQ_END_OF_RX_WD|macro|XCVR_TSM_END_OF_SEQ_END_OF_RX_WD
DECL|XCVR_TSM_END_OF_SEQ_END_OF_RX_WU_MASK|macro|XCVR_TSM_END_OF_SEQ_END_OF_RX_WU_MASK
DECL|XCVR_TSM_END_OF_SEQ_END_OF_RX_WU_SHIFT|macro|XCVR_TSM_END_OF_SEQ_END_OF_RX_WU_SHIFT
DECL|XCVR_TSM_END_OF_SEQ_END_OF_RX_WU|macro|XCVR_TSM_END_OF_SEQ_END_OF_RX_WU
DECL|XCVR_TSM_END_OF_SEQ_END_OF_TX_WD_MASK|macro|XCVR_TSM_END_OF_SEQ_END_OF_TX_WD_MASK
DECL|XCVR_TSM_END_OF_SEQ_END_OF_TX_WD_SHIFT|macro|XCVR_TSM_END_OF_SEQ_END_OF_TX_WD_SHIFT
DECL|XCVR_TSM_END_OF_SEQ_END_OF_TX_WD|macro|XCVR_TSM_END_OF_SEQ_END_OF_TX_WD
DECL|XCVR_TSM_END_OF_SEQ_END_OF_TX_WU_MASK|macro|XCVR_TSM_END_OF_SEQ_END_OF_TX_WU_MASK
DECL|XCVR_TSM_END_OF_SEQ_END_OF_TX_WU_SHIFT|macro|XCVR_TSM_END_OF_SEQ_END_OF_TX_WU_SHIFT
DECL|XCVR_TSM_END_OF_SEQ_END_OF_TX_WU|macro|XCVR_TSM_END_OF_SEQ_END_OF_TX_WU
DECL|XCVR_TSM_FAST_CTRL1_FAST_RX2TX_EN_MASK|macro|XCVR_TSM_FAST_CTRL1_FAST_RX2TX_EN_MASK
DECL|XCVR_TSM_FAST_CTRL1_FAST_RX2TX_EN_SHIFT|macro|XCVR_TSM_FAST_CTRL1_FAST_RX2TX_EN_SHIFT
DECL|XCVR_TSM_FAST_CTRL1_FAST_RX2TX_EN|macro|XCVR_TSM_FAST_CTRL1_FAST_RX2TX_EN
DECL|XCVR_TSM_FAST_CTRL1_FAST_RX2TX_START_MASK|macro|XCVR_TSM_FAST_CTRL1_FAST_RX2TX_START_MASK
DECL|XCVR_TSM_FAST_CTRL1_FAST_RX2TX_START_SHIFT|macro|XCVR_TSM_FAST_CTRL1_FAST_RX2TX_START_SHIFT
DECL|XCVR_TSM_FAST_CTRL1_FAST_RX2TX_START|macro|XCVR_TSM_FAST_CTRL1_FAST_RX2TX_START
DECL|XCVR_TSM_FAST_CTRL1_FAST_RX_WU_EN_MASK|macro|XCVR_TSM_FAST_CTRL1_FAST_RX_WU_EN_MASK
DECL|XCVR_TSM_FAST_CTRL1_FAST_RX_WU_EN_SHIFT|macro|XCVR_TSM_FAST_CTRL1_FAST_RX_WU_EN_SHIFT
DECL|XCVR_TSM_FAST_CTRL1_FAST_RX_WU_EN|macro|XCVR_TSM_FAST_CTRL1_FAST_RX_WU_EN
DECL|XCVR_TSM_FAST_CTRL1_FAST_TX_WU_EN_MASK|macro|XCVR_TSM_FAST_CTRL1_FAST_TX_WU_EN_MASK
DECL|XCVR_TSM_FAST_CTRL1_FAST_TX_WU_EN_SHIFT|macro|XCVR_TSM_FAST_CTRL1_FAST_TX_WU_EN_SHIFT
DECL|XCVR_TSM_FAST_CTRL1_FAST_TX_WU_EN|macro|XCVR_TSM_FAST_CTRL1_FAST_TX_WU_EN
DECL|XCVR_TSM_FAST_CTRL1_FAST_WU_CLEAR_MASK|macro|XCVR_TSM_FAST_CTRL1_FAST_WU_CLEAR_MASK
DECL|XCVR_TSM_FAST_CTRL1_FAST_WU_CLEAR_SHIFT|macro|XCVR_TSM_FAST_CTRL1_FAST_WU_CLEAR_SHIFT
DECL|XCVR_TSM_FAST_CTRL1_FAST_WU_CLEAR|macro|XCVR_TSM_FAST_CTRL1_FAST_WU_CLEAR
DECL|XCVR_TSM_FAST_CTRL2_FAST_DEST_RX_MASK|macro|XCVR_TSM_FAST_CTRL2_FAST_DEST_RX_MASK
DECL|XCVR_TSM_FAST_CTRL2_FAST_DEST_RX_SHIFT|macro|XCVR_TSM_FAST_CTRL2_FAST_DEST_RX_SHIFT
DECL|XCVR_TSM_FAST_CTRL2_FAST_DEST_RX|macro|XCVR_TSM_FAST_CTRL2_FAST_DEST_RX
DECL|XCVR_TSM_FAST_CTRL2_FAST_DEST_TX_MASK|macro|XCVR_TSM_FAST_CTRL2_FAST_DEST_TX_MASK
DECL|XCVR_TSM_FAST_CTRL2_FAST_DEST_TX_SHIFT|macro|XCVR_TSM_FAST_CTRL2_FAST_DEST_TX_SHIFT
DECL|XCVR_TSM_FAST_CTRL2_FAST_DEST_TX|macro|XCVR_TSM_FAST_CTRL2_FAST_DEST_TX
DECL|XCVR_TSM_FAST_CTRL2_FAST_START_RX_MASK|macro|XCVR_TSM_FAST_CTRL2_FAST_START_RX_MASK
DECL|XCVR_TSM_FAST_CTRL2_FAST_START_RX_SHIFT|macro|XCVR_TSM_FAST_CTRL2_FAST_START_RX_SHIFT
DECL|XCVR_TSM_FAST_CTRL2_FAST_START_RX|macro|XCVR_TSM_FAST_CTRL2_FAST_START_RX
DECL|XCVR_TSM_FAST_CTRL2_FAST_START_TX_MASK|macro|XCVR_TSM_FAST_CTRL2_FAST_START_TX_MASK
DECL|XCVR_TSM_FAST_CTRL2_FAST_START_TX_SHIFT|macro|XCVR_TSM_FAST_CTRL2_FAST_START_TX_SHIFT
DECL|XCVR_TSM_FAST_CTRL2_FAST_START_TX|macro|XCVR_TSM_FAST_CTRL2_FAST_START_TX
DECL|XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD|macro|XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD
DECL|XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD|macro|XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD
DECL|XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD|macro|XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD
DECL|XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD|macro|XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD
DECL|XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD|macro|XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD
DECL|XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD|macro|XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD|macro|XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD
DECL|XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD|macro|XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD
DECL|XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD|macro|XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD
DECL|XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD|macro|XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD
DECL|XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD|macro|XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD
DECL|XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD|macro|XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD
DECL|XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD|macro|XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD
DECL|XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_SY_VCO_EN_OVRD|macro|XCVR_TSM_OVRD0_SY_VCO_EN_OVRD
DECL|XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD|macro|XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD
DECL|XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD|macro|XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD
DECL|XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD|macro|XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD
DECL|XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD|macro|XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD
DECL|XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD|macro|XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD
DECL|XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD|macro|XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD
DECL|XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD|macro|XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD
DECL|XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD|macro|XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD
DECL|XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD|macro|XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD
DECL|XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD|macro|XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD
DECL|XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD|macro|XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD
DECL|XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD|macro|XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD
DECL|XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD|macro|XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD
DECL|XCVR_TSM_OVRD1_SY_PD_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_SY_PD_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_SY_PD_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_SY_PD_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_SY_PD_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_SY_PD_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_SY_PD_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_SY_PD_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_SY_PD_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_SY_PD_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_SY_PD_EN_OVRD|macro|XCVR_TSM_OVRD1_SY_PD_EN_OVRD
DECL|XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD|macro|XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD
DECL|XCVR_TSM_OVRD1_TX_PA_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_TX_PA_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_TX_PA_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_TX_PA_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_TX_PA_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_TX_PA_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_TX_PA_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_TX_PA_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_TX_PA_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_TX_PA_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_TX_PA_EN_OVRD|macro|XCVR_TSM_OVRD1_TX_PA_EN_OVRD
DECL|XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_DCOC_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_DCOC_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_DCOC_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_DCOC_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_DCOC_EN_OVRD|macro|XCVR_TSM_OVRD2_DCOC_EN_OVRD
DECL|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN|macro|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN
DECL|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_MASK|macro|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_MASK
DECL|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_DCOC_INIT_OVRD|macro|XCVR_TSM_OVRD2_DCOC_INIT_OVRD
DECL|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD|macro|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD
DECL|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD|macro|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD
DECL|XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD|macro|XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD
DECL|XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD|macro|XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD
DECL|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD|macro|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD
DECL|XCVR_TSM_OVRD2_RX_INIT_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_RX_INIT_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_RX_INIT_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_RX_INIT_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_RX_INIT_OVRD_EN|macro|XCVR_TSM_OVRD2_RX_INIT_OVRD_EN
DECL|XCVR_TSM_OVRD2_RX_INIT_OVRD_MASK|macro|XCVR_TSM_OVRD2_RX_INIT_OVRD_MASK
DECL|XCVR_TSM_OVRD2_RX_INIT_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_RX_INIT_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_RX_INIT_OVRD|macro|XCVR_TSM_OVRD2_RX_INIT_OVRD
DECL|XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_RX_LNA_EN_OVRD|macro|XCVR_TSM_OVRD2_RX_LNA_EN_OVRD
DECL|XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_RX_PHY_EN_OVRD|macro|XCVR_TSM_OVRD2_RX_PHY_EN_OVRD
DECL|XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD|macro|XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD
DECL|XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD|macro|XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD
DECL|XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD|macro|XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD
DECL|XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD|macro|XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD
DECL|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD|macro|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD
DECL|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD|macro|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD|macro|XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD
DECL|XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD|macro|XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD
DECL|XCVR_TSM_OVRD3_RX_MODE_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_RX_MODE_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_RX_MODE_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_RX_MODE_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_RX_MODE_OVRD_EN|macro|XCVR_TSM_OVRD3_RX_MODE_OVRD_EN
DECL|XCVR_TSM_OVRD3_RX_MODE_OVRD_MASK|macro|XCVR_TSM_OVRD3_RX_MODE_OVRD_MASK
DECL|XCVR_TSM_OVRD3_RX_MODE_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_RX_MODE_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_RX_MODE_OVRD|macro|XCVR_TSM_OVRD3_RX_MODE_OVRD
DECL|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD|macro|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD
DECL|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD|macro|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD
DECL|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD|macro|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD
DECL|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD|macro|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD
DECL|XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD|macro|XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD
DECL|XCVR_TSM_OVRD3_TX_MODE_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_TX_MODE_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_TX_MODE_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_TX_MODE_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_TX_MODE_OVRD_EN|macro|XCVR_TSM_OVRD3_TX_MODE_OVRD_EN
DECL|XCVR_TSM_OVRD3_TX_MODE_OVRD_MASK|macro|XCVR_TSM_OVRD3_TX_MODE_OVRD_MASK
DECL|XCVR_TSM_OVRD3_TX_MODE_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_TX_MODE_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_TX_MODE_OVRD|macro|XCVR_TSM_OVRD3_TX_MODE_OVRD
DECL|XCVR_TSM_PA_POWER_PA_POWER_MASK|macro|XCVR_TSM_PA_POWER_PA_POWER_MASK
DECL|XCVR_TSM_PA_POWER_PA_POWER_SHIFT|macro|XCVR_TSM_PA_POWER_PA_POWER_SHIFT
DECL|XCVR_TSM_PA_POWER_PA_POWER|macro|XCVR_TSM_PA_POWER_PA_POWER
DECL|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP0_MASK|macro|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP0_MASK
DECL|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP0_SHIFT|macro|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP0_SHIFT
DECL|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP0|macro|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP0
DECL|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP1_MASK|macro|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP1_MASK
DECL|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP1_SHIFT|macro|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP1_SHIFT
DECL|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP1|macro|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP1
DECL|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP2_MASK|macro|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP2_MASK
DECL|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP2_SHIFT|macro|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP2_SHIFT
DECL|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP2|macro|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP2
DECL|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP3_MASK|macro|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP3_MASK
DECL|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP3_SHIFT|macro|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP3_SHIFT
DECL|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP3|macro|XCVR_TSM_PA_RAMP_TBL0_PA_RAMP3
DECL|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP4_MASK|macro|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP4_MASK
DECL|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP4_SHIFT|macro|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP4_SHIFT
DECL|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP4|macro|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP4
DECL|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP5_MASK|macro|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP5_MASK
DECL|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP5_SHIFT|macro|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP5_SHIFT
DECL|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP5|macro|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP5
DECL|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP6_MASK|macro|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP6_MASK
DECL|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP6_SHIFT|macro|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP6_SHIFT
DECL|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP6|macro|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP6
DECL|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP7_MASK|macro|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP7_MASK
DECL|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP7_SHIFT|macro|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP7_SHIFT
DECL|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP7|macro|XCVR_TSM_PA_RAMP_TBL1_PA_RAMP7
DECL|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT0_MASK|macro|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT0_MASK
DECL|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT0_SHIFT|macro|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT0_SHIFT
DECL|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT0|macro|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT0
DECL|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT1_MASK|macro|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT1_MASK
DECL|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT1_SHIFT|macro|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT1_SHIFT
DECL|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT1|macro|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT1
DECL|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT2_MASK|macro|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT2_MASK
DECL|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT2_SHIFT|macro|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT2_SHIFT
DECL|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT2|macro|XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT2
DECL|XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_HI|macro|XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_HI
DECL|XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_LO|macro|XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_LO
DECL|XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_HI|macro|XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_HI
DECL|XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_LO|macro|XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_LO
DECL|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_HI|macro|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_HI
DECL|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_LO|macro|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_LO
DECL|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_HI|macro|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_HI
DECL|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_LO|macro|XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_LO
DECL|XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_HI|macro|XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_HI
DECL|XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_LO|macro|XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_LO
DECL|XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_HI|macro|XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_HI
DECL|XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_LO|macro|XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_LO
DECL|XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_HI|macro|XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_HI
DECL|XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_LO|macro|XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_LO
DECL|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_HI|macro|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_HI
DECL|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_LO|macro|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_LO
DECL|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_HI|macro|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_HI
DECL|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_LO|macro|XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_LO
DECL|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_HI|macro|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_HI
DECL|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_LO|macro|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_LO
DECL|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_HI|macro|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_HI
DECL|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_LO|macro|XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_LO
DECL|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_HI|macro|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_HI
DECL|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_LO|macro|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_LO
DECL|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_HI|macro|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_HI
DECL|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_LO|macro|XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_LO
DECL|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_HI|macro|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_HI
DECL|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_LO|macro|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_LO
DECL|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_HI|macro|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_HI
DECL|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_LO|macro|XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_LO
DECL|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_HI|macro|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_HI
DECL|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_LO|macro|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_LO
DECL|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_HI|macro|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_HI
DECL|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_LO|macro|XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_LO
DECL|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_HI|macro|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_HI
DECL|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_LO|macro|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_LO
DECL|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_HI|macro|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_HI
DECL|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_LO|macro|XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_LO
DECL|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_HI|macro|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_HI
DECL|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_LO|macro|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_LO
DECL|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_HI|macro|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_HI
DECL|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_LO|macro|XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_LO
DECL|XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_HI|macro|XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_HI
DECL|XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_LO|macro|XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_LO
DECL|XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_HI|macro|XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_HI
DECL|XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_LO|macro|XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_LO
DECL|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_HI|macro|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_HI
DECL|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_LO|macro|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_LO
DECL|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_HI|macro|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_HI
DECL|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_LO|macro|XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_LO
DECL|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_HI|macro|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_HI
DECL|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_LO|macro|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_LO
DECL|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_HI|macro|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_HI
DECL|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_LO|macro|XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_LO
DECL|XCVR_TSM_TIMING15_SY_VCO_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING15_SY_VCO_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING15_SY_VCO_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING15_SY_VCO_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING15_SY_VCO_EN_RX_HI|macro|XCVR_TSM_TIMING15_SY_VCO_EN_RX_HI
DECL|XCVR_TSM_TIMING15_SY_VCO_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING15_SY_VCO_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING15_SY_VCO_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING15_SY_VCO_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING15_SY_VCO_EN_RX_LO|macro|XCVR_TSM_TIMING15_SY_VCO_EN_RX_LO
DECL|XCVR_TSM_TIMING15_SY_VCO_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING15_SY_VCO_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING15_SY_VCO_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING15_SY_VCO_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING15_SY_VCO_EN_TX_HI|macro|XCVR_TSM_TIMING15_SY_VCO_EN_TX_HI
DECL|XCVR_TSM_TIMING15_SY_VCO_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING15_SY_VCO_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING15_SY_VCO_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING15_SY_VCO_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING15_SY_VCO_EN_TX_LO|macro|XCVR_TSM_TIMING15_SY_VCO_EN_TX_LO
DECL|XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_HI|macro|XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_HI
DECL|XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_LO|macro|XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_LO
DECL|XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_HI|macro|XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_HI
DECL|XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_LO|macro|XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_LO
DECL|XCVR_TSM_TIMING18_SY_DIVN_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING18_SY_DIVN_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING18_SY_DIVN_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING18_SY_DIVN_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING18_SY_DIVN_EN_RX_HI|macro|XCVR_TSM_TIMING18_SY_DIVN_EN_RX_HI
DECL|XCVR_TSM_TIMING18_SY_DIVN_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING18_SY_DIVN_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING18_SY_DIVN_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING18_SY_DIVN_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING18_SY_DIVN_EN_RX_LO|macro|XCVR_TSM_TIMING18_SY_DIVN_EN_RX_LO
DECL|XCVR_TSM_TIMING18_SY_DIVN_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING18_SY_DIVN_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING18_SY_DIVN_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING18_SY_DIVN_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING18_SY_DIVN_EN_TX_HI|macro|XCVR_TSM_TIMING18_SY_DIVN_EN_TX_HI
DECL|XCVR_TSM_TIMING18_SY_DIVN_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING18_SY_DIVN_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING18_SY_DIVN_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING18_SY_DIVN_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING18_SY_DIVN_EN_TX_LO|macro|XCVR_TSM_TIMING18_SY_DIVN_EN_TX_LO
DECL|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_HI|macro|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_HI
DECL|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_LO|macro|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_LO
DECL|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_HI|macro|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_HI
DECL|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_LO|macro|XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_LO
DECL|XCVR_TSM_TIMING20_SY_PD_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING20_SY_PD_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING20_SY_PD_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING20_SY_PD_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING20_SY_PD_EN_RX_HI|macro|XCVR_TSM_TIMING20_SY_PD_EN_RX_HI
DECL|XCVR_TSM_TIMING20_SY_PD_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING20_SY_PD_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING20_SY_PD_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING20_SY_PD_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING20_SY_PD_EN_RX_LO|macro|XCVR_TSM_TIMING20_SY_PD_EN_RX_LO
DECL|XCVR_TSM_TIMING20_SY_PD_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING20_SY_PD_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING20_SY_PD_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING20_SY_PD_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING20_SY_PD_EN_TX_HI|macro|XCVR_TSM_TIMING20_SY_PD_EN_TX_HI
DECL|XCVR_TSM_TIMING20_SY_PD_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING20_SY_PD_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING20_SY_PD_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING20_SY_PD_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING20_SY_PD_EN_TX_LO|macro|XCVR_TSM_TIMING20_SY_PD_EN_TX_LO
DECL|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_HI|macro|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_HI
DECL|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_LO|macro|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_LO
DECL|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_HI|macro|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_HI
DECL|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_LO|macro|XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_LO
DECL|XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_HI|macro|XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_HI
DECL|XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_LO|macro|XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_LO
DECL|XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_HI|macro|XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_HI
DECL|XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_LO|macro|XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_LO
DECL|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_HI|macro|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_HI
DECL|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_LO|macro|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_LO
DECL|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_HI|macro|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_HI
DECL|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_LO|macro|XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_LO
DECL|XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_HI|macro|XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_HI
DECL|XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_LO|macro|XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_LO
DECL|XCVR_TSM_TIMING26_TX_PA_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING26_TX_PA_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING26_TX_PA_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING26_TX_PA_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING26_TX_PA_EN_TX_HI|macro|XCVR_TSM_TIMING26_TX_PA_EN_TX_HI
DECL|XCVR_TSM_TIMING26_TX_PA_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING26_TX_PA_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING26_TX_PA_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING26_TX_PA_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING26_TX_PA_EN_TX_LO|macro|XCVR_TSM_TIMING26_TX_PA_EN_TX_LO
DECL|XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_HI|macro|XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_HI
DECL|XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_LO|macro|XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_LO
DECL|XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_HI|macro|XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_HI
DECL|XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_LO|macro|XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_LO
DECL|XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_HI|macro|XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_HI
DECL|XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_LO|macro|XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_LO
DECL|XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_HI|macro|XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_HI
DECL|XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_LO|macro|XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_LO
DECL|XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_HI|macro|XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_HI
DECL|XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_LO|macro|XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_LO
DECL|XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_HI|macro|XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_HI
DECL|XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_LO|macro|XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_LO
DECL|XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_HI|macro|XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_HI
DECL|XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_LO|macro|XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_LO
DECL|XCVR_TSM_TIMING34_PLL_DIG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING34_PLL_DIG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING34_PLL_DIG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING34_PLL_DIG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING34_PLL_DIG_EN_RX_HI|macro|XCVR_TSM_TIMING34_PLL_DIG_EN_RX_HI
DECL|XCVR_TSM_TIMING34_PLL_DIG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING34_PLL_DIG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING34_PLL_DIG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING34_PLL_DIG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING34_PLL_DIG_EN_RX_LO|macro|XCVR_TSM_TIMING34_PLL_DIG_EN_RX_LO
DECL|XCVR_TSM_TIMING34_PLL_DIG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING34_PLL_DIG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING34_PLL_DIG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING34_PLL_DIG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING34_PLL_DIG_EN_TX_HI|macro|XCVR_TSM_TIMING34_PLL_DIG_EN_TX_HI
DECL|XCVR_TSM_TIMING34_PLL_DIG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING34_PLL_DIG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING34_PLL_DIG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING34_PLL_DIG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING34_PLL_DIG_EN_TX_LO|macro|XCVR_TSM_TIMING34_PLL_DIG_EN_TX_LO
DECL|XCVR_TSM_TIMING35_TX_DIG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING35_TX_DIG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING35_TX_DIG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING35_TX_DIG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING35_TX_DIG_EN_TX_HI|macro|XCVR_TSM_TIMING35_TX_DIG_EN_TX_HI
DECL|XCVR_TSM_TIMING35_TX_DIG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING35_TX_DIG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING35_TX_DIG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING35_TX_DIG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING35_TX_DIG_EN_TX_LO|macro|XCVR_TSM_TIMING35_TX_DIG_EN_TX_LO
DECL|XCVR_TSM_TIMING36_RX_DIG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING36_RX_DIG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING36_RX_DIG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING36_RX_DIG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING36_RX_DIG_EN_RX_HI|macro|XCVR_TSM_TIMING36_RX_DIG_EN_RX_HI
DECL|XCVR_TSM_TIMING36_RX_DIG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING36_RX_DIG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING36_RX_DIG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING36_RX_DIG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING36_RX_DIG_EN_RX_LO|macro|XCVR_TSM_TIMING36_RX_DIG_EN_RX_LO
DECL|XCVR_TSM_TIMING37_RX_INIT_RX_HI_MASK|macro|XCVR_TSM_TIMING37_RX_INIT_RX_HI_MASK
DECL|XCVR_TSM_TIMING37_RX_INIT_RX_HI_SHIFT|macro|XCVR_TSM_TIMING37_RX_INIT_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING37_RX_INIT_RX_HI|macro|XCVR_TSM_TIMING37_RX_INIT_RX_HI
DECL|XCVR_TSM_TIMING37_RX_INIT_RX_LO_MASK|macro|XCVR_TSM_TIMING37_RX_INIT_RX_LO_MASK
DECL|XCVR_TSM_TIMING37_RX_INIT_RX_LO_SHIFT|macro|XCVR_TSM_TIMING37_RX_INIT_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING37_RX_INIT_RX_LO|macro|XCVR_TSM_TIMING37_RX_INIT_RX_LO
DECL|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_HI|macro|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_HI
DECL|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_LO|macro|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_LO
DECL|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_HI|macro|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_HI
DECL|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_LO|macro|XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_LO
DECL|XCVR_TSM_TIMING39_RX_PHY_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING39_RX_PHY_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING39_RX_PHY_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING39_RX_PHY_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING39_RX_PHY_EN_RX_HI|macro|XCVR_TSM_TIMING39_RX_PHY_EN_RX_HI
DECL|XCVR_TSM_TIMING39_RX_PHY_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING39_RX_PHY_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING39_RX_PHY_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING39_RX_PHY_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING39_RX_PHY_EN_RX_LO|macro|XCVR_TSM_TIMING39_RX_PHY_EN_RX_LO
DECL|XCVR_TSM_TIMING40_DCOC_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING40_DCOC_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING40_DCOC_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING40_DCOC_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING40_DCOC_EN_RX_HI|macro|XCVR_TSM_TIMING40_DCOC_EN_RX_HI
DECL|XCVR_TSM_TIMING40_DCOC_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING40_DCOC_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING40_DCOC_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING40_DCOC_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING40_DCOC_EN_RX_LO|macro|XCVR_TSM_TIMING40_DCOC_EN_RX_LO
DECL|XCVR_TSM_TIMING41_DCOC_INIT_RX_HI_MASK|macro|XCVR_TSM_TIMING41_DCOC_INIT_RX_HI_MASK
DECL|XCVR_TSM_TIMING41_DCOC_INIT_RX_HI_SHIFT|macro|XCVR_TSM_TIMING41_DCOC_INIT_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING41_DCOC_INIT_RX_HI|macro|XCVR_TSM_TIMING41_DCOC_INIT_RX_HI
DECL|XCVR_TSM_TIMING41_DCOC_INIT_RX_LO_MASK|macro|XCVR_TSM_TIMING41_DCOC_INIT_RX_LO_MASK
DECL|XCVR_TSM_TIMING41_DCOC_INIT_RX_LO_SHIFT|macro|XCVR_TSM_TIMING41_DCOC_INIT_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING41_DCOC_INIT_RX_LO|macro|XCVR_TSM_TIMING41_DCOC_INIT_RX_LO
DECL|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_HI|macro|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_HI
DECL|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_LO|macro|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_LO
DECL|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_HI|macro|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_HI
DECL|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_LO|macro|XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_LO
DECL|XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_HI|macro|XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_HI
DECL|XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_LO|macro|XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_LO
DECL|XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_HI|macro|XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_HI
DECL|XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_LO|macro|XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_LO
DECL|XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_HI|macro|XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_HI
DECL|XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_LO|macro|XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_LO
DECL|XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_HI|macro|XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_HI
DECL|XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_LO|macro|XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_LO
DECL|XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_HI|macro|XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_HI
DECL|XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_LO|macro|XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_LO
DECL|XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_HI|macro|XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_HI
DECL|XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_LO|macro|XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_LO
DECL|XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_HI|macro|XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_HI
DECL|XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_LO|macro|XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_LO
DECL|XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_HI|macro|XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_HI
DECL|XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_LO|macro|XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_LO
DECL|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_HI|macro|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_HI
DECL|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_LO|macro|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_LO
DECL|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_HI|macro|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_HI
DECL|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_LO|macro|XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_LO
DECL|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_HI|macro|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_HI
DECL|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_LO|macro|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_LO
DECL|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_HI|macro|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_HI
DECL|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_LO|macro|XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_LO
DECL|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_HI|macro|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_HI
DECL|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_LO|macro|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_LO
DECL|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_HI|macro|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_HI
DECL|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_LO|macro|XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_LO
DECL|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_HI|macro|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_HI
DECL|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_LO|macro|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_LO
DECL|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_HI|macro|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_HI
DECL|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_LO|macro|XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_LO
DECL|XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_HI|macro|XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_HI
DECL|XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_LO|macro|XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_LO
DECL|XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_HI|macro|XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_HI
DECL|XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_LO|macro|XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_LO
DECL|XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_HI|macro|XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_HI
DECL|XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_LO|macro|XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_LO
DECL|XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_HI|macro|XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_HI
DECL|XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_LO|macro|XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_LO
DECL|XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_HI|macro|XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_HI
DECL|XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_LO|macro|XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_LO
DECL|XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_HI|macro|XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_HI
DECL|XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_LO|macro|XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_LO
DECL|XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_HI|macro|XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_HI
DECL|XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_LO|macro|XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_LO
DECL|XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_HI|macro|XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_HI
DECL|XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_LO|macro|XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_LO
DECL|XCVR_TSM_Type|typedef|} XCVR_TSM_Type;
DECL|XCVR_TSM|macro|XCVR_TSM
DECL|XCVR_TX_DIG_BASE_ADDRS|macro|XCVR_TX_DIG_BASE_ADDRS
DECL|XCVR_TX_DIG_BASE_PTRS|macro|XCVR_TX_DIG_BASE_PTRS
DECL|XCVR_TX_DIG_BASE|macro|XCVR_TX_DIG_BASE
DECL|XCVR_TX_DIG_CTRL_DFT_CLK_SEL_MASK|macro|XCVR_TX_DIG_CTRL_DFT_CLK_SEL_MASK
DECL|XCVR_TX_DIG_CTRL_DFT_CLK_SEL_SHIFT|macro|XCVR_TX_DIG_CTRL_DFT_CLK_SEL_SHIFT
DECL|XCVR_TX_DIG_CTRL_DFT_CLK_SEL|macro|XCVR_TX_DIG_CTRL_DFT_CLK_SEL
DECL|XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ_MASK|macro|XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ_MASK
DECL|XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ_SHIFT|macro|XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ_SHIFT
DECL|XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ|macro|XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ
DECL|XCVR_TX_DIG_CTRL_LFSR_EN_MASK|macro|XCVR_TX_DIG_CTRL_LFSR_EN_MASK
DECL|XCVR_TX_DIG_CTRL_LFSR_EN_SHIFT|macro|XCVR_TX_DIG_CTRL_LFSR_EN_SHIFT
DECL|XCVR_TX_DIG_CTRL_LFSR_EN|macro|XCVR_TX_DIG_CTRL_LFSR_EN
DECL|XCVR_TX_DIG_CTRL_LFSR_LENGTH_MASK|macro|XCVR_TX_DIG_CTRL_LFSR_LENGTH_MASK
DECL|XCVR_TX_DIG_CTRL_LFSR_LENGTH_SHIFT|macro|XCVR_TX_DIG_CTRL_LFSR_LENGTH_SHIFT
DECL|XCVR_TX_DIG_CTRL_LFSR_LENGTH|macro|XCVR_TX_DIG_CTRL_LFSR_LENGTH
DECL|XCVR_TX_DIG_CTRL_RADIO_DFT_MODE_MASK|macro|XCVR_TX_DIG_CTRL_RADIO_DFT_MODE_MASK
DECL|XCVR_TX_DIG_CTRL_RADIO_DFT_MODE_SHIFT|macro|XCVR_TX_DIG_CTRL_RADIO_DFT_MODE_SHIFT
DECL|XCVR_TX_DIG_CTRL_RADIO_DFT_MODE|macro|XCVR_TX_DIG_CTRL_RADIO_DFT_MODE
DECL|XCVR_TX_DIG_CTRL_SOC_TEST_SEL_MASK|macro|XCVR_TX_DIG_CTRL_SOC_TEST_SEL_MASK
DECL|XCVR_TX_DIG_CTRL_SOC_TEST_SEL_SHIFT|macro|XCVR_TX_DIG_CTRL_SOC_TEST_SEL_SHIFT
DECL|XCVR_TX_DIG_CTRL_SOC_TEST_SEL|macro|XCVR_TX_DIG_CTRL_SOC_TEST_SEL
DECL|XCVR_TX_DIG_CTRL_TX_CAPTURE_POL_MASK|macro|XCVR_TX_DIG_CTRL_TX_CAPTURE_POL_MASK
DECL|XCVR_TX_DIG_CTRL_TX_CAPTURE_POL_SHIFT|macro|XCVR_TX_DIG_CTRL_TX_CAPTURE_POL_SHIFT
DECL|XCVR_TX_DIG_CTRL_TX_CAPTURE_POL|macro|XCVR_TX_DIG_CTRL_TX_CAPTURE_POL
DECL|XCVR_TX_DIG_CTRL_TX_DFT_EN_MASK|macro|XCVR_TX_DIG_CTRL_TX_DFT_EN_MASK
DECL|XCVR_TX_DIG_CTRL_TX_DFT_EN_SHIFT|macro|XCVR_TX_DIG_CTRL_TX_DFT_EN_SHIFT
DECL|XCVR_TX_DIG_CTRL_TX_DFT_EN|macro|XCVR_TX_DIG_CTRL_TX_DFT_EN
DECL|XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_0_MASK|macro|XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_0_MASK
DECL|XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_0_SHIFT|macro|XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_0_SHIFT
DECL|XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_0|macro|XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_0
DECL|XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_1_MASK|macro|XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_1_MASK
DECL|XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_1_SHIFT|macro|XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_1_SHIFT
DECL|XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_1|macro|XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_1
DECL|XCVR_TX_DIG_DATA_PADDING_DFT_LFSR_OUT_MASK|macro|XCVR_TX_DIG_DATA_PADDING_DFT_LFSR_OUT_MASK
DECL|XCVR_TX_DIG_DATA_PADDING_DFT_LFSR_OUT_SHIFT|macro|XCVR_TX_DIG_DATA_PADDING_DFT_LFSR_OUT_SHIFT
DECL|XCVR_TX_DIG_DATA_PADDING_DFT_LFSR_OUT|macro|XCVR_TX_DIG_DATA_PADDING_DFT_LFSR_OUT
DECL|XCVR_TX_DIG_DATA_PADDING_LRM_MASK|macro|XCVR_TX_DIG_DATA_PADDING_LRM_MASK
DECL|XCVR_TX_DIG_DATA_PADDING_LRM_SHIFT|macro|XCVR_TX_DIG_DATA_PADDING_LRM_SHIFT
DECL|XCVR_TX_DIG_DATA_PADDING_LRM|macro|XCVR_TX_DIG_DATA_PADDING_LRM
DECL|XCVR_TX_DIG_DFT_PATTERN_DFT_MOD_PATTERN_MASK|macro|XCVR_TX_DIG_DFT_PATTERN_DFT_MOD_PATTERN_MASK
DECL|XCVR_TX_DIG_DFT_PATTERN_DFT_MOD_PATTERN_SHIFT|macro|XCVR_TX_DIG_DFT_PATTERN_DFT_MOD_PATTERN_SHIFT
DECL|XCVR_TX_DIG_DFT_PATTERN_DFT_MOD_PATTERN|macro|XCVR_TX_DIG_DFT_PATTERN_DFT_MOD_PATTERN
DECL|XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_0_MASK|macro|XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_0_MASK
DECL|XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_0_SHIFT|macro|XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_0_SHIFT
DECL|XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_0|macro|XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_0
DECL|XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_1_MASK|macro|XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_1_MASK
DECL|XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_1_SHIFT|macro|XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_1_SHIFT
DECL|XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_1|macro|XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_1
DECL|XCVR_TX_DIG_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1_MASK|macro|XCVR_TX_DIG_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1_MASK
DECL|XCVR_TX_DIG_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1_SHIFT|macro|XCVR_TX_DIG_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1_SHIFT
DECL|XCVR_TX_DIG_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1|macro|XCVR_TX_DIG_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1
DECL|XCVR_TX_DIG_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2_MASK|macro|XCVR_TX_DIG_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2_MASK
DECL|XCVR_TX_DIG_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2_SHIFT|macro|XCVR_TX_DIG_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2_SHIFT
DECL|XCVR_TX_DIG_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2|macro|XCVR_TX_DIG_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2
DECL|XCVR_TX_DIG_GFSK_CTRL_GFSK_FLD_MASK|macro|XCVR_TX_DIG_GFSK_CTRL_GFSK_FLD_MASK
DECL|XCVR_TX_DIG_GFSK_CTRL_GFSK_FLD_SHIFT|macro|XCVR_TX_DIG_GFSK_CTRL_GFSK_FLD_SHIFT
DECL|XCVR_TX_DIG_GFSK_CTRL_GFSK_FLD|macro|XCVR_TX_DIG_GFSK_CTRL_GFSK_FLD
DECL|XCVR_TX_DIG_GFSK_CTRL_GFSK_MI_MASK|macro|XCVR_TX_DIG_GFSK_CTRL_GFSK_MI_MASK
DECL|XCVR_TX_DIG_GFSK_CTRL_GFSK_MI_SHIFT|macro|XCVR_TX_DIG_GFSK_CTRL_GFSK_MI_SHIFT
DECL|XCVR_TX_DIG_GFSK_CTRL_GFSK_MI|macro|XCVR_TX_DIG_GFSK_CTRL_GFSK_MI
DECL|XCVR_TX_DIG_GFSK_CTRL_GFSK_MLD_MASK|macro|XCVR_TX_DIG_GFSK_CTRL_GFSK_MLD_MASK
DECL|XCVR_TX_DIG_GFSK_CTRL_GFSK_MLD_SHIFT|macro|XCVR_TX_DIG_GFSK_CTRL_GFSK_MLD_SHIFT
DECL|XCVR_TX_DIG_GFSK_CTRL_GFSK_MLD|macro|XCVR_TX_DIG_GFSK_CTRL_GFSK_MLD
DECL|XCVR_TX_DIG_GFSK_CTRL_GFSK_MOD_INDEX_SCALING_MASK|macro|XCVR_TX_DIG_GFSK_CTRL_GFSK_MOD_INDEX_SCALING_MASK
DECL|XCVR_TX_DIG_GFSK_CTRL_GFSK_MOD_INDEX_SCALING_SHIFT|macro|XCVR_TX_DIG_GFSK_CTRL_GFSK_MOD_INDEX_SCALING_SHIFT
DECL|XCVR_TX_DIG_GFSK_CTRL_GFSK_MOD_INDEX_SCALING|macro|XCVR_TX_DIG_GFSK_CTRL_GFSK_MOD_INDEX_SCALING
DECL|XCVR_TX_DIG_GFSK_CTRL_GFSK_MULTIPLY_TABLE_MANUAL_MASK|macro|XCVR_TX_DIG_GFSK_CTRL_GFSK_MULTIPLY_TABLE_MANUAL_MASK
DECL|XCVR_TX_DIG_GFSK_CTRL_GFSK_MULTIPLY_TABLE_MANUAL_SHIFT|macro|XCVR_TX_DIG_GFSK_CTRL_GFSK_MULTIPLY_TABLE_MANUAL_SHIFT
DECL|XCVR_TX_DIG_GFSK_CTRL_GFSK_MULTIPLY_TABLE_MANUAL|macro|XCVR_TX_DIG_GFSK_CTRL_GFSK_MULTIPLY_TABLE_MANUAL
DECL|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_0_OVRD_MASK|macro|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_0_OVRD_MASK
DECL|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_0_OVRD_SHIFT|macro|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_0_OVRD_SHIFT
DECL|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_0_OVRD|macro|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_0_OVRD
DECL|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_1_OVRD_MASK|macro|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_1_OVRD_MASK
DECL|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_1_OVRD_SHIFT|macro|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_1_OVRD_SHIFT
DECL|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_1_OVRD|macro|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_1_OVRD
DECL|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_2_OVRD_MASK|macro|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_2_OVRD_MASK
DECL|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_2_OVRD_SHIFT|macro|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_2_OVRD_SHIFT
DECL|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_2_OVRD|macro|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_2_OVRD
DECL|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_OVRD_EN_MASK|macro|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_OVRD_EN_MASK
DECL|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_OVRD_EN_SHIFT|macro|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_OVRD_EN_SHIFT
DECL|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_OVRD_EN|macro|XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_OVRD_EN
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_FINISHED_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_FINISHED_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_FINISHED_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_FINISHED_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_FINISHED|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_FINISHED
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_GO_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_GO_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_GO_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_GO_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_GO|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_GO
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_RESULT_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_RESULT_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_RESULT_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_RESULT_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_RESULT|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_RESULT
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_THRSHLD_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_THRSHLD_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_THRSHLD_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_THRSHLD_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_THRSHLD|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_THRSHLD
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_CH_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_CH_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_CH_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_CH_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_CH|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_CH
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF|macro|XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_ENTRIES_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_ENTRIES_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_ENTRIES_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_ENTRIES_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_ENTRIES|macro|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_ENTRIES
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_EN_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_EN_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_EN_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_EN_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_EN|macro|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_EN
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_FREQ_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_FREQ_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_FREQ_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_FREQ_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_FREQ|macro|XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_FREQ
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_DFT_MAX_RAM_SIZE_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_2_DFT_MAX_RAM_SIZE_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_DFT_MAX_RAM_SIZE_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_2_DFT_MAX_RAM_SIZE_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_DFT_MAX_RAM_SIZE|macro|XCVR_TX_DIG_RF_DFT_BIST_2_DFT_MAX_RAM_SIZE
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_FREQ_COUNT_THRESHOLD_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_2_FREQ_COUNT_THRESHOLD_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_FREQ_COUNT_THRESHOLD_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_2_FREQ_COUNT_THRESHOLD_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_FREQ_COUNT_THRESHOLD|macro|XCVR_TX_DIG_RF_DFT_BIST_2_FREQ_COUNT_THRESHOLD
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_FINISHED_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_FINISHED_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_FINISHED_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_FINISHED_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_FINISHED|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_FINISHED
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_GO_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_GO_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_GO_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_GO_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_GO|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_GO
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_RESULT_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_RESULT_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_RESULT_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_RESULT_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_RESULT|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_RESULT
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_FINISHED_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_FINISHED_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_FINISHED_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_FINISHED_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_FINISHED|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_FINISHED
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_GO_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_GO_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_GO_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_GO_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_GO|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_GO
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_RESULT_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_RESULT_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_RESULT_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_RESULT_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_RESULT|macro|XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_RESULT
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_ALL_CHANNELS_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_ALL_CHANNELS_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_ALL_CHANNELS_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_ALL_CHANNELS_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_ALL_CHANNELS|macro|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_ALL_CHANNELS
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_FINISHED_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_FINISHED_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_FINISHED_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_FINISHED_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_FINISHED|macro|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_FINISHED
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_GO_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_GO_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_GO_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_GO_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_GO|macro|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_GO
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_RESULT_MASK|macro|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_RESULT_MASK
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_RESULT_SHIFT|macro|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_RESULT_SHIFT
DECL|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_RESULT|macro|XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_RESULT
DECL|XCVR_TX_DIG_Type|typedef|} XCVR_TX_DIG_Type;
DECL|XCVR_TX_DIG|macro|XCVR_TX_DIG
DECL|XCVR_ZBDEM_BASE_ADDRS|macro|XCVR_ZBDEM_BASE_ADDRS
DECL|XCVR_ZBDEM_BASE_PTRS|macro|XCVR_ZBDEM_BASE_PTRS
DECL|XCVR_ZBDEM_BASE|macro|XCVR_ZBDEM_BASE
DECL|XCVR_ZBDEM_CCA_LQI_SRC_CCA1_FROM_RX_DIG_MASK|macro|XCVR_ZBDEM_CCA_LQI_SRC_CCA1_FROM_RX_DIG_MASK
DECL|XCVR_ZBDEM_CCA_LQI_SRC_CCA1_FROM_RX_DIG_SHIFT|macro|XCVR_ZBDEM_CCA_LQI_SRC_CCA1_FROM_RX_DIG_SHIFT
DECL|XCVR_ZBDEM_CCA_LQI_SRC_CCA1_FROM_RX_DIG|macro|XCVR_ZBDEM_CCA_LQI_SRC_CCA1_FROM_RX_DIG
DECL|XCVR_ZBDEM_CCA_LQI_SRC_LQI_FROM_RX_DIG_MASK|macro|XCVR_ZBDEM_CCA_LQI_SRC_LQI_FROM_RX_DIG_MASK
DECL|XCVR_ZBDEM_CCA_LQI_SRC_LQI_FROM_RX_DIG_SHIFT|macro|XCVR_ZBDEM_CCA_LQI_SRC_LQI_FROM_RX_DIG_SHIFT
DECL|XCVR_ZBDEM_CCA_LQI_SRC_LQI_FROM_RX_DIG|macro|XCVR_ZBDEM_CCA_LQI_SRC_LQI_FROM_RX_DIG
DECL|XCVR_ZBDEM_CCA_LQI_SRC_LQI_START_AT_SFD_MASK|macro|XCVR_ZBDEM_CCA_LQI_SRC_LQI_START_AT_SFD_MASK
DECL|XCVR_ZBDEM_CCA_LQI_SRC_LQI_START_AT_SFD_SHIFT|macro|XCVR_ZBDEM_CCA_LQI_SRC_LQI_START_AT_SFD_SHIFT
DECL|XCVR_ZBDEM_CCA_LQI_SRC_LQI_START_AT_SFD|macro|XCVR_ZBDEM_CCA_LQI_SRC_LQI_START_AT_SFD
DECL|XCVR_ZBDEM_CORR_CTRL_CORR_NVAL_MASK|macro|XCVR_ZBDEM_CORR_CTRL_CORR_NVAL_MASK
DECL|XCVR_ZBDEM_CORR_CTRL_CORR_NVAL_SHIFT|macro|XCVR_ZBDEM_CORR_CTRL_CORR_NVAL_SHIFT
DECL|XCVR_ZBDEM_CORR_CTRL_CORR_NVAL|macro|XCVR_ZBDEM_CORR_CTRL_CORR_NVAL
DECL|XCVR_ZBDEM_CORR_CTRL_CORR_VT_MASK|macro|XCVR_ZBDEM_CORR_CTRL_CORR_VT_MASK
DECL|XCVR_ZBDEM_CORR_CTRL_CORR_VT_SHIFT|macro|XCVR_ZBDEM_CORR_CTRL_CORR_VT_SHIFT
DECL|XCVR_ZBDEM_CORR_CTRL_CORR_VT|macro|XCVR_ZBDEM_CORR_CTRL_CORR_VT
DECL|XCVR_ZBDEM_CORR_CTRL_MAX_CORR_EN_MASK|macro|XCVR_ZBDEM_CORR_CTRL_MAX_CORR_EN_MASK
DECL|XCVR_ZBDEM_CORR_CTRL_MAX_CORR_EN_SHIFT|macro|XCVR_ZBDEM_CORR_CTRL_MAX_CORR_EN_SHIFT
DECL|XCVR_ZBDEM_CORR_CTRL_MAX_CORR_EN|macro|XCVR_ZBDEM_CORR_CTRL_MAX_CORR_EN
DECL|XCVR_ZBDEM_CORR_CTRL_RX_MAX_CORR_MASK|macro|XCVR_ZBDEM_CORR_CTRL_RX_MAX_CORR_MASK
DECL|XCVR_ZBDEM_CORR_CTRL_RX_MAX_CORR_SHIFT|macro|XCVR_ZBDEM_CORR_CTRL_RX_MAX_CORR_SHIFT
DECL|XCVR_ZBDEM_CORR_CTRL_RX_MAX_CORR|macro|XCVR_ZBDEM_CORR_CTRL_RX_MAX_CORR
DECL|XCVR_ZBDEM_CORR_CTRL_RX_MAX_PREAMBLE_MASK|macro|XCVR_ZBDEM_CORR_CTRL_RX_MAX_PREAMBLE_MASK
DECL|XCVR_ZBDEM_CORR_CTRL_RX_MAX_PREAMBLE_SHIFT|macro|XCVR_ZBDEM_CORR_CTRL_RX_MAX_PREAMBLE_SHIFT
DECL|XCVR_ZBDEM_CORR_CTRL_RX_MAX_PREAMBLE|macro|XCVR_ZBDEM_CORR_CTRL_RX_MAX_PREAMBLE
DECL|XCVR_ZBDEM_CORR_CTRL_ZBDEM_CLK_ON_MASK|macro|XCVR_ZBDEM_CORR_CTRL_ZBDEM_CLK_ON_MASK
DECL|XCVR_ZBDEM_CORR_CTRL_ZBDEM_CLK_ON_SHIFT|macro|XCVR_ZBDEM_CORR_CTRL_ZBDEM_CLK_ON_SHIFT
DECL|XCVR_ZBDEM_CORR_CTRL_ZBDEM_CLK_ON|macro|XCVR_ZBDEM_CORR_CTRL_ZBDEM_CLK_ON
DECL|XCVR_ZBDEM_FAD_THR_FAD_THR_MASK|macro|XCVR_ZBDEM_FAD_THR_FAD_THR_MASK
DECL|XCVR_ZBDEM_FAD_THR_FAD_THR_SHIFT|macro|XCVR_ZBDEM_FAD_THR_FAD_THR_SHIFT
DECL|XCVR_ZBDEM_FAD_THR_FAD_THR|macro|XCVR_ZBDEM_FAD_THR_FAD_THR
DECL|XCVR_ZBDEM_PN_CODE_PN_LSB_MASK|macro|XCVR_ZBDEM_PN_CODE_PN_LSB_MASK
DECL|XCVR_ZBDEM_PN_CODE_PN_LSB_SHIFT|macro|XCVR_ZBDEM_PN_CODE_PN_LSB_SHIFT
DECL|XCVR_ZBDEM_PN_CODE_PN_LSB|macro|XCVR_ZBDEM_PN_CODE_PN_LSB
DECL|XCVR_ZBDEM_PN_CODE_PN_MSB_MASK|macro|XCVR_ZBDEM_PN_CODE_PN_MSB_MASK
DECL|XCVR_ZBDEM_PN_CODE_PN_MSB_SHIFT|macro|XCVR_ZBDEM_PN_CODE_PN_MSB_SHIFT
DECL|XCVR_ZBDEM_PN_CODE_PN_MSB|macro|XCVR_ZBDEM_PN_CODE_PN_MSB
DECL|XCVR_ZBDEM_PN_TYPE_PN_TYPE_MASK|macro|XCVR_ZBDEM_PN_TYPE_PN_TYPE_MASK
DECL|XCVR_ZBDEM_PN_TYPE_PN_TYPE_SHIFT|macro|XCVR_ZBDEM_PN_TYPE_PN_TYPE_SHIFT
DECL|XCVR_ZBDEM_PN_TYPE_PN_TYPE|macro|XCVR_ZBDEM_PN_TYPE_PN_TYPE
DECL|XCVR_ZBDEM_PN_TYPE_TX_INV_MASK|macro|XCVR_ZBDEM_PN_TYPE_TX_INV_MASK
DECL|XCVR_ZBDEM_PN_TYPE_TX_INV_SHIFT|macro|XCVR_ZBDEM_PN_TYPE_TX_INV_SHIFT
DECL|XCVR_ZBDEM_PN_TYPE_TX_INV|macro|XCVR_ZBDEM_PN_TYPE_TX_INV
DECL|XCVR_ZBDEM_SYNC_CTRL_SYNC_PER_MASK|macro|XCVR_ZBDEM_SYNC_CTRL_SYNC_PER_MASK
DECL|XCVR_ZBDEM_SYNC_CTRL_SYNC_PER_SHIFT|macro|XCVR_ZBDEM_SYNC_CTRL_SYNC_PER_SHIFT
DECL|XCVR_ZBDEM_SYNC_CTRL_SYNC_PER|macro|XCVR_ZBDEM_SYNC_CTRL_SYNC_PER
DECL|XCVR_ZBDEM_SYNC_CTRL_TRACK_ENABLE_MASK|macro|XCVR_ZBDEM_SYNC_CTRL_TRACK_ENABLE_MASK
DECL|XCVR_ZBDEM_SYNC_CTRL_TRACK_ENABLE_SHIFT|macro|XCVR_ZBDEM_SYNC_CTRL_TRACK_ENABLE_SHIFT
DECL|XCVR_ZBDEM_SYNC_CTRL_TRACK_ENABLE|macro|XCVR_ZBDEM_SYNC_CTRL_TRACK_ENABLE
DECL|XCVR_ZBDEM_Type|typedef|} XCVR_ZBDEM_Type;
DECL|XCVR_ZBDEM_ZBDEM_AFC_AFC_EN_MASK|macro|XCVR_ZBDEM_ZBDEM_AFC_AFC_EN_MASK
DECL|XCVR_ZBDEM_ZBDEM_AFC_AFC_EN_SHIFT|macro|XCVR_ZBDEM_ZBDEM_AFC_AFC_EN_SHIFT
DECL|XCVR_ZBDEM_ZBDEM_AFC_AFC_EN|macro|XCVR_ZBDEM_ZBDEM_AFC_AFC_EN
DECL|XCVR_ZBDEM_ZBDEM_AFC_AFC_OUT_MASK|macro|XCVR_ZBDEM_ZBDEM_AFC_AFC_OUT_MASK
DECL|XCVR_ZBDEM_ZBDEM_AFC_AFC_OUT_SHIFT|macro|XCVR_ZBDEM_ZBDEM_AFC_AFC_OUT_SHIFT
DECL|XCVR_ZBDEM_ZBDEM_AFC_AFC_OUT|macro|XCVR_ZBDEM_ZBDEM_AFC_AFC_OUT
DECL|XCVR_ZBDEM_ZBDEM_AFC_DCD_EN_MASK|macro|XCVR_ZBDEM_ZBDEM_AFC_DCD_EN_MASK
DECL|XCVR_ZBDEM_ZBDEM_AFC_DCD_EN_SHIFT|macro|XCVR_ZBDEM_ZBDEM_AFC_DCD_EN_SHIFT
DECL|XCVR_ZBDEM_ZBDEM_AFC_DCD_EN|macro|XCVR_ZBDEM_ZBDEM_AFC_DCD_EN
DECL|XCVR_ZBDEM|macro|XCVR_ZBDEM
DECL|ZBDEM_AFC|member|__IO uint32_t ZBDEM_AFC; /**< 802.15.4 AFC STATUS, offset: 0x18 */
DECL|ZIG_SLEEP|member|__IO uint32_t ZIG_SLEEP; /**< 802.15.4 Link Layer Sleep Time, offset: 0x114 */
DECL|ZIG_WAKE|member|__IO uint32_t ZIG_WAKE; /**< 802.15.4 Link Layer Wake Time, offset: 0x118 */
DECL|ZLL_ACKDELAY_ACKDELAY_MASK|macro|ZLL_ACKDELAY_ACKDELAY_MASK
DECL|ZLL_ACKDELAY_ACKDELAY_SHIFT|macro|ZLL_ACKDELAY_ACKDELAY_SHIFT
DECL|ZLL_ACKDELAY_ACKDELAY|macro|ZLL_ACKDELAY_ACKDELAY
DECL|ZLL_ACKDELAY_TXDELAY_MASK|macro|ZLL_ACKDELAY_TXDELAY_MASK
DECL|ZLL_ACKDELAY_TXDELAY_SHIFT|macro|ZLL_ACKDELAY_TXDELAY_SHIFT
DECL|ZLL_ACKDELAY_TXDELAY|macro|ZLL_ACKDELAY_TXDELAY
DECL|ZLL_BASE_ADDRS|macro|ZLL_BASE_ADDRS
DECL|ZLL_BASE_PTRS|macro|ZLL_BASE_PTRS
DECL|ZLL_BASE|macro|ZLL_BASE
DECL|ZLL_BSM_CTRL_BSM_EN_MASK|macro|ZLL_BSM_CTRL_BSM_EN_MASK
DECL|ZLL_BSM_CTRL_BSM_EN_SHIFT|macro|ZLL_BSM_CTRL_BSM_EN_SHIFT
DECL|ZLL_BSM_CTRL_BSM_EN|macro|ZLL_BSM_CTRL_BSM_EN
DECL|ZLL_CCA2_CTRL_CCA2_CORR_THRESH_MASK|macro|ZLL_CCA2_CTRL_CCA2_CORR_THRESH_MASK
DECL|ZLL_CCA2_CTRL_CCA2_CORR_THRESH_SHIFT|macro|ZLL_CCA2_CTRL_CCA2_CORR_THRESH_SHIFT
DECL|ZLL_CCA2_CTRL_CCA2_CORR_THRESH|macro|ZLL_CCA2_CTRL_CCA2_CORR_THRESH
DECL|ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH_MASK|macro|ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH_MASK
DECL|ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH_SHIFT|macro|ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH_SHIFT
DECL|ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH|macro|ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH
DECL|ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS_MASK|macro|ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS_MASK
DECL|ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS_SHIFT|macro|ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS_SHIFT
DECL|ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS|macro|ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS
DECL|ZLL_CCA_LQI_CTRL_CCA1_THRESH_MASK|macro|ZLL_CCA_LQI_CTRL_CCA1_THRESH_MASK
DECL|ZLL_CCA_LQI_CTRL_CCA1_THRESH_SHIFT|macro|ZLL_CCA_LQI_CTRL_CCA1_THRESH_SHIFT
DECL|ZLL_CCA_LQI_CTRL_CCA1_THRESH|macro|ZLL_CCA_LQI_CTRL_CCA1_THRESH
DECL|ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR_MASK|macro|ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR_MASK
DECL|ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR_SHIFT|macro|ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR_SHIFT
DECL|ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR|macro|ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR
DECL|ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP_MASK|macro|ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP_MASK
DECL|ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP_SHIFT|macro|ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP_SHIFT
DECL|ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP|macro|ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP
DECL|ZLL_CHANNEL_NUM0_CHANNEL_NUM0_MASK|macro|ZLL_CHANNEL_NUM0_CHANNEL_NUM0_MASK
DECL|ZLL_CHANNEL_NUM0_CHANNEL_NUM0_SHIFT|macro|ZLL_CHANNEL_NUM0_CHANNEL_NUM0_SHIFT
DECL|ZLL_CHANNEL_NUM0_CHANNEL_NUM0|macro|ZLL_CHANNEL_NUM0_CHANNEL_NUM0
DECL|ZLL_CHANNEL_NUM1_CHANNEL_NUM1_MASK|macro|ZLL_CHANNEL_NUM1_CHANNEL_NUM1_MASK
DECL|ZLL_CHANNEL_NUM1_CHANNEL_NUM1_SHIFT|macro|ZLL_CHANNEL_NUM1_CHANNEL_NUM1_SHIFT
DECL|ZLL_CHANNEL_NUM1_CHANNEL_NUM1|macro|ZLL_CHANNEL_NUM1_CHANNEL_NUM1
DECL|ZLL_DSM_CTRL_ZIGBEE_SLEEP_EN_MASK|macro|ZLL_DSM_CTRL_ZIGBEE_SLEEP_EN_MASK
DECL|ZLL_DSM_CTRL_ZIGBEE_SLEEP_EN_SHIFT|macro|ZLL_DSM_CTRL_ZIGBEE_SLEEP_EN_SHIFT
DECL|ZLL_DSM_CTRL_ZIGBEE_SLEEP_EN|macro|ZLL_DSM_CTRL_ZIGBEE_SLEEP_EN
DECL|ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK_MASK|macro|ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK_MASK
DECL|ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK_SHIFT|macro|ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK|macro|ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK
DECL|ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK_MASK|macro|ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK_MASK
DECL|ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK_SHIFT|macro|ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK|macro|ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO_MASK|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO_MASK
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO_SHIFT|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL_MASK|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL_MASK
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL_SHIFT|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN_MASK|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN_MASK
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN_SHIFT|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN
DECL|ZLL_DUAL_PAN_CTRL_PANCORDNTR1_MASK|macro|ZLL_DUAL_PAN_CTRL_PANCORDNTR1_MASK
DECL|ZLL_DUAL_PAN_CTRL_PANCORDNTR1_SHIFT|macro|ZLL_DUAL_PAN_CTRL_PANCORDNTR1_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_PANCORDNTR1|macro|ZLL_DUAL_PAN_CTRL_PANCORDNTR1
DECL|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0_MASK|macro|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0_MASK
DECL|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0_SHIFT|macro|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0|macro|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0
DECL|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1_MASK|macro|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1_MASK
DECL|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1_SHIFT|macro|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1|macro|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1
DECL|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN_MASK|macro|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN_MASK
DECL|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN_SHIFT|macro|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN|macro|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN
DECL|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL_MASK|macro|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL_MASK
DECL|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL_SHIFT|macro|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL|macro|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL
DECL|ZLL_EVENT_TMR_EVENT_TMR_ADD_MASK|macro|ZLL_EVENT_TMR_EVENT_TMR_ADD_MASK
DECL|ZLL_EVENT_TMR_EVENT_TMR_ADD_SHIFT|macro|ZLL_EVENT_TMR_EVENT_TMR_ADD_SHIFT
DECL|ZLL_EVENT_TMR_EVENT_TMR_ADD|macro|ZLL_EVENT_TMR_EVENT_TMR_ADD
DECL|ZLL_EVENT_TMR_EVENT_TMR_FRAC_MASK|macro|ZLL_EVENT_TMR_EVENT_TMR_FRAC_MASK
DECL|ZLL_EVENT_TMR_EVENT_TMR_FRAC_SHIFT|macro|ZLL_EVENT_TMR_EVENT_TMR_FRAC_SHIFT
DECL|ZLL_EVENT_TMR_EVENT_TMR_FRAC|macro|ZLL_EVENT_TMR_EVENT_TMR_FRAC
DECL|ZLL_EVENT_TMR_EVENT_TMR_LD_MASK|macro|ZLL_EVENT_TMR_EVENT_TMR_LD_MASK
DECL|ZLL_EVENT_TMR_EVENT_TMR_LD_SHIFT|macro|ZLL_EVENT_TMR_EVENT_TMR_LD_SHIFT
DECL|ZLL_EVENT_TMR_EVENT_TMR_LD|macro|ZLL_EVENT_TMR_EVENT_TMR_LD
DECL|ZLL_EVENT_TMR_EVENT_TMR_MASK|macro|ZLL_EVENT_TMR_EVENT_TMR_MASK
DECL|ZLL_EVENT_TMR_EVENT_TMR_SHIFT|macro|ZLL_EVENT_TMR_EVENT_TMR_SHIFT
DECL|ZLL_EVENT_TMR_EVENT_TMR|macro|ZLL_EVENT_TMR_EVENT_TMR
DECL|ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE_MASK|macro|ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE_MASK
DECL|ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE_SHIFT|macro|ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE_SHIFT
DECL|ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE|macro|ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE
DECL|ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL_MASK|macro|ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL_MASK
DECL|ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL_SHIFT|macro|ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL_SHIFT
DECL|ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL|macro|ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL
DECL|ZLL_IRQSTS_CCAIRQ_MASK|macro|ZLL_IRQSTS_CCAIRQ_MASK
DECL|ZLL_IRQSTS_CCAIRQ_SHIFT|macro|ZLL_IRQSTS_CCAIRQ_SHIFT
DECL|ZLL_IRQSTS_CCAIRQ|macro|ZLL_IRQSTS_CCAIRQ
DECL|ZLL_IRQSTS_CCA_MASK|macro|ZLL_IRQSTS_CCA_MASK
DECL|ZLL_IRQSTS_CCA_SHIFT|macro|ZLL_IRQSTS_CCA_SHIFT
DECL|ZLL_IRQSTS_CCA|macro|ZLL_IRQSTS_CCA
DECL|ZLL_IRQSTS_CRCVALID_MASK|macro|ZLL_IRQSTS_CRCVALID_MASK
DECL|ZLL_IRQSTS_CRCVALID_SHIFT|macro|ZLL_IRQSTS_CRCVALID_SHIFT
DECL|ZLL_IRQSTS_CRCVALID|macro|ZLL_IRQSTS_CRCVALID
DECL|ZLL_IRQSTS_ENH_PKT_STATUS_MASK|macro|ZLL_IRQSTS_ENH_PKT_STATUS_MASK
DECL|ZLL_IRQSTS_ENH_PKT_STATUS_SHIFT|macro|ZLL_IRQSTS_ENH_PKT_STATUS_SHIFT
DECL|ZLL_IRQSTS_ENH_PKT_STATUS|macro|ZLL_IRQSTS_ENH_PKT_STATUS
DECL|ZLL_IRQSTS_FILTERFAIL_IRQ_MASK|macro|ZLL_IRQSTS_FILTERFAIL_IRQ_MASK
DECL|ZLL_IRQSTS_FILTERFAIL_IRQ_SHIFT|macro|ZLL_IRQSTS_FILTERFAIL_IRQ_SHIFT
DECL|ZLL_IRQSTS_FILTERFAIL_IRQ|macro|ZLL_IRQSTS_FILTERFAIL_IRQ
DECL|ZLL_IRQSTS_PI_MASK|macro|ZLL_IRQSTS_PI_MASK
DECL|ZLL_IRQSTS_PI_SHIFT|macro|ZLL_IRQSTS_PI_SHIFT
DECL|ZLL_IRQSTS_PI|macro|ZLL_IRQSTS_PI
DECL|ZLL_IRQSTS_PLL_UNLOCK_IRQ_MASK|macro|ZLL_IRQSTS_PLL_UNLOCK_IRQ_MASK
DECL|ZLL_IRQSTS_PLL_UNLOCK_IRQ_SHIFT|macro|ZLL_IRQSTS_PLL_UNLOCK_IRQ_SHIFT
DECL|ZLL_IRQSTS_PLL_UNLOCK_IRQ|macro|ZLL_IRQSTS_PLL_UNLOCK_IRQ
DECL|ZLL_IRQSTS_RXIRQ_MASK|macro|ZLL_IRQSTS_RXIRQ_MASK
DECL|ZLL_IRQSTS_RXIRQ_SHIFT|macro|ZLL_IRQSTS_RXIRQ_SHIFT
DECL|ZLL_IRQSTS_RXIRQ|macro|ZLL_IRQSTS_RXIRQ
DECL|ZLL_IRQSTS_RXWTRMRKIRQ_MASK|macro|ZLL_IRQSTS_RXWTRMRKIRQ_MASK
DECL|ZLL_IRQSTS_RXWTRMRKIRQ_SHIFT|macro|ZLL_IRQSTS_RXWTRMRKIRQ_SHIFT
DECL|ZLL_IRQSTS_RXWTRMRKIRQ|macro|ZLL_IRQSTS_RXWTRMRKIRQ
DECL|ZLL_IRQSTS_RX_FRAME_LENGTH_MASK|macro|ZLL_IRQSTS_RX_FRAME_LENGTH_MASK
DECL|ZLL_IRQSTS_RX_FRAME_LENGTH_SHIFT|macro|ZLL_IRQSTS_RX_FRAME_LENGTH_SHIFT
DECL|ZLL_IRQSTS_RX_FRAME_LENGTH|macro|ZLL_IRQSTS_RX_FRAME_LENGTH
DECL|ZLL_IRQSTS_RX_FRM_PEND_MASK|macro|ZLL_IRQSTS_RX_FRM_PEND_MASK
DECL|ZLL_IRQSTS_RX_FRM_PEND_SHIFT|macro|ZLL_IRQSTS_RX_FRM_PEND_SHIFT
DECL|ZLL_IRQSTS_RX_FRM_PEND|macro|ZLL_IRQSTS_RX_FRM_PEND
DECL|ZLL_IRQSTS_SEQIRQ_MASK|macro|ZLL_IRQSTS_SEQIRQ_MASK
DECL|ZLL_IRQSTS_SEQIRQ_SHIFT|macro|ZLL_IRQSTS_SEQIRQ_SHIFT
DECL|ZLL_IRQSTS_SEQIRQ|macro|ZLL_IRQSTS_SEQIRQ
DECL|ZLL_IRQSTS_SRCADDR_MASK|macro|ZLL_IRQSTS_SRCADDR_MASK
DECL|ZLL_IRQSTS_SRCADDR_SHIFT|macro|ZLL_IRQSTS_SRCADDR_SHIFT
DECL|ZLL_IRQSTS_SRCADDR|macro|ZLL_IRQSTS_SRCADDR
DECL|ZLL_IRQSTS_TMR1IRQ_MASK|macro|ZLL_IRQSTS_TMR1IRQ_MASK
DECL|ZLL_IRQSTS_TMR1IRQ_SHIFT|macro|ZLL_IRQSTS_TMR1IRQ_SHIFT
DECL|ZLL_IRQSTS_TMR1IRQ|macro|ZLL_IRQSTS_TMR1IRQ
DECL|ZLL_IRQSTS_TMR1MSK_MASK|macro|ZLL_IRQSTS_TMR1MSK_MASK
DECL|ZLL_IRQSTS_TMR1MSK_SHIFT|macro|ZLL_IRQSTS_TMR1MSK_SHIFT
DECL|ZLL_IRQSTS_TMR1MSK|macro|ZLL_IRQSTS_TMR1MSK
DECL|ZLL_IRQSTS_TMR2IRQ_MASK|macro|ZLL_IRQSTS_TMR2IRQ_MASK
DECL|ZLL_IRQSTS_TMR2IRQ_SHIFT|macro|ZLL_IRQSTS_TMR2IRQ_SHIFT
DECL|ZLL_IRQSTS_TMR2IRQ|macro|ZLL_IRQSTS_TMR2IRQ
DECL|ZLL_IRQSTS_TMR2MSK_MASK|macro|ZLL_IRQSTS_TMR2MSK_MASK
DECL|ZLL_IRQSTS_TMR2MSK_SHIFT|macro|ZLL_IRQSTS_TMR2MSK_SHIFT
DECL|ZLL_IRQSTS_TMR2MSK|macro|ZLL_IRQSTS_TMR2MSK
DECL|ZLL_IRQSTS_TMR3IRQ_MASK|macro|ZLL_IRQSTS_TMR3IRQ_MASK
DECL|ZLL_IRQSTS_TMR3IRQ_SHIFT|macro|ZLL_IRQSTS_TMR3IRQ_SHIFT
DECL|ZLL_IRQSTS_TMR3IRQ|macro|ZLL_IRQSTS_TMR3IRQ
DECL|ZLL_IRQSTS_TMR3MSK_MASK|macro|ZLL_IRQSTS_TMR3MSK_MASK
DECL|ZLL_IRQSTS_TMR3MSK_SHIFT|macro|ZLL_IRQSTS_TMR3MSK_SHIFT
DECL|ZLL_IRQSTS_TMR3MSK|macro|ZLL_IRQSTS_TMR3MSK
DECL|ZLL_IRQSTS_TMR4IRQ_MASK|macro|ZLL_IRQSTS_TMR4IRQ_MASK
DECL|ZLL_IRQSTS_TMR4IRQ_SHIFT|macro|ZLL_IRQSTS_TMR4IRQ_SHIFT
DECL|ZLL_IRQSTS_TMR4IRQ|macro|ZLL_IRQSTS_TMR4IRQ
DECL|ZLL_IRQSTS_TMR4MSK_MASK|macro|ZLL_IRQSTS_TMR4MSK_MASK
DECL|ZLL_IRQSTS_TMR4MSK_SHIFT|macro|ZLL_IRQSTS_TMR4MSK_SHIFT
DECL|ZLL_IRQSTS_TMR4MSK|macro|ZLL_IRQSTS_TMR4MSK
DECL|ZLL_IRQSTS_TSM_IRQ_MASK|macro|ZLL_IRQSTS_TSM_IRQ_MASK
DECL|ZLL_IRQSTS_TSM_IRQ_SHIFT|macro|ZLL_IRQSTS_TSM_IRQ_SHIFT
DECL|ZLL_IRQSTS_TSM_IRQ|macro|ZLL_IRQSTS_TSM_IRQ
DECL|ZLL_IRQSTS_TXIRQ_MASK|macro|ZLL_IRQSTS_TXIRQ_MASK
DECL|ZLL_IRQSTS_TXIRQ_SHIFT|macro|ZLL_IRQSTS_TXIRQ_SHIFT
DECL|ZLL_IRQSTS_TXIRQ|macro|ZLL_IRQSTS_TXIRQ
DECL|ZLL_IRQSTS_WAKE_IRQ_MASK|macro|ZLL_IRQSTS_WAKE_IRQ_MASK
DECL|ZLL_IRQSTS_WAKE_IRQ_SHIFT|macro|ZLL_IRQSTS_WAKE_IRQ_SHIFT
DECL|ZLL_IRQSTS_WAKE_IRQ|macro|ZLL_IRQSTS_WAKE_IRQ
DECL|ZLL_LENIENCY_LSB_LENIENCY_LSB_MASK|macro|ZLL_LENIENCY_LSB_LENIENCY_LSB_MASK
DECL|ZLL_LENIENCY_LSB_LENIENCY_LSB_SHIFT|macro|ZLL_LENIENCY_LSB_LENIENCY_LSB_SHIFT
DECL|ZLL_LENIENCY_LSB_LENIENCY_LSB|macro|ZLL_LENIENCY_LSB_LENIENCY_LSB
DECL|ZLL_LENIENCY_MSB_LENIENCY_MSB_MASK|macro|ZLL_LENIENCY_MSB_LENIENCY_MSB_MASK
DECL|ZLL_LENIENCY_MSB_LENIENCY_MSB_SHIFT|macro|ZLL_LENIENCY_MSB_LENIENCY_MSB_SHIFT
DECL|ZLL_LENIENCY_MSB_LENIENCY_MSB|macro|ZLL_LENIENCY_MSB_LENIENCY_MSB
DECL|ZLL_LQI_AND_RSSI_CCA1_ED_FNL_MASK|macro|ZLL_LQI_AND_RSSI_CCA1_ED_FNL_MASK
DECL|ZLL_LQI_AND_RSSI_CCA1_ED_FNL_SHIFT|macro|ZLL_LQI_AND_RSSI_CCA1_ED_FNL_SHIFT
DECL|ZLL_LQI_AND_RSSI_CCA1_ED_FNL|macro|ZLL_LQI_AND_RSSI_CCA1_ED_FNL
DECL|ZLL_LQI_AND_RSSI_LQI_VALUE_MASK|macro|ZLL_LQI_AND_RSSI_LQI_VALUE_MASK
DECL|ZLL_LQI_AND_RSSI_LQI_VALUE_SHIFT|macro|ZLL_LQI_AND_RSSI_LQI_VALUE_SHIFT
DECL|ZLL_LQI_AND_RSSI_LQI_VALUE|macro|ZLL_LQI_AND_RSSI_LQI_VALUE
DECL|ZLL_LQI_AND_RSSI_RSSI_MASK|macro|ZLL_LQI_AND_RSSI_RSSI_MASK
DECL|ZLL_LQI_AND_RSSI_RSSI_SHIFT|macro|ZLL_LQI_AND_RSSI_RSSI_SHIFT
DECL|ZLL_LQI_AND_RSSI_RSSI|macro|ZLL_LQI_AND_RSSI_RSSI
DECL|ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB_MASK|macro|ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB_MASK
DECL|ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB_SHIFT|macro|ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB_SHIFT
DECL|ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB|macro|ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB
DECL|ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB_MASK|macro|ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB_MASK
DECL|ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB_SHIFT|macro|ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB_SHIFT
DECL|ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB|macro|ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB
DECL|ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB_MASK|macro|ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB_MASK
DECL|ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB_SHIFT|macro|ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB_SHIFT
DECL|ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB|macro|ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB
DECL|ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB_MASK|macro|ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB_MASK
DECL|ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB_SHIFT|macro|ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB_SHIFT
DECL|ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB|macro|ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB
DECL|ZLL_MACSHORTADDRS0_MACPANID0_MASK|macro|ZLL_MACSHORTADDRS0_MACPANID0_MASK
DECL|ZLL_MACSHORTADDRS0_MACPANID0_SHIFT|macro|ZLL_MACSHORTADDRS0_MACPANID0_SHIFT
DECL|ZLL_MACSHORTADDRS0_MACPANID0|macro|ZLL_MACSHORTADDRS0_MACPANID0
DECL|ZLL_MACSHORTADDRS0_MACSHORTADDRS0_MASK|macro|ZLL_MACSHORTADDRS0_MACSHORTADDRS0_MASK
DECL|ZLL_MACSHORTADDRS0_MACSHORTADDRS0_SHIFT|macro|ZLL_MACSHORTADDRS0_MACSHORTADDRS0_SHIFT
DECL|ZLL_MACSHORTADDRS0_MACSHORTADDRS0|macro|ZLL_MACSHORTADDRS0_MACSHORTADDRS0
DECL|ZLL_MACSHORTADDRS1_MACPANID1_MASK|macro|ZLL_MACSHORTADDRS1_MACPANID1_MASK
DECL|ZLL_MACSHORTADDRS1_MACPANID1_SHIFT|macro|ZLL_MACSHORTADDRS1_MACPANID1_SHIFT
DECL|ZLL_MACSHORTADDRS1_MACPANID1|macro|ZLL_MACSHORTADDRS1_MACPANID1
DECL|ZLL_MACSHORTADDRS1_MACSHORTADDRS1_MASK|macro|ZLL_MACSHORTADDRS1_MACSHORTADDRS1_MASK
DECL|ZLL_MACSHORTADDRS1_MACSHORTADDRS1_SHIFT|macro|ZLL_MACSHORTADDRS1_MACSHORTADDRS1_SHIFT
DECL|ZLL_MACSHORTADDRS1_MACSHORTADDRS1|macro|ZLL_MACSHORTADDRS1_MACSHORTADDRS1
DECL|ZLL_PART_ID_PART_ID_MASK|macro|ZLL_PART_ID_PART_ID_MASK
DECL|ZLL_PART_ID_PART_ID_SHIFT|macro|ZLL_PART_ID_PART_ID_SHIFT
DECL|ZLL_PART_ID_PART_ID|macro|ZLL_PART_ID_PART_ID
DECL|ZLL_PA_PWR_PA_PWR_MASK|macro|ZLL_PA_PWR_PA_PWR_MASK
DECL|ZLL_PA_PWR_PA_PWR_SHIFT|macro|ZLL_PA_PWR_PA_PWR_SHIFT
DECL|ZLL_PA_PWR_PA_PWR|macro|ZLL_PA_PWR_PA_PWR
DECL|ZLL_PHY_CTRL_AUTOACK_MASK|macro|ZLL_PHY_CTRL_AUTOACK_MASK
DECL|ZLL_PHY_CTRL_AUTOACK_SHIFT|macro|ZLL_PHY_CTRL_AUTOACK_SHIFT
DECL|ZLL_PHY_CTRL_AUTOACK|macro|ZLL_PHY_CTRL_AUTOACK
DECL|ZLL_PHY_CTRL_CCABFRTX_MASK|macro|ZLL_PHY_CTRL_CCABFRTX_MASK
DECL|ZLL_PHY_CTRL_CCABFRTX_SHIFT|macro|ZLL_PHY_CTRL_CCABFRTX_SHIFT
DECL|ZLL_PHY_CTRL_CCABFRTX|macro|ZLL_PHY_CTRL_CCABFRTX
DECL|ZLL_PHY_CTRL_CCAMSK_MASK|macro|ZLL_PHY_CTRL_CCAMSK_MASK
DECL|ZLL_PHY_CTRL_CCAMSK_SHIFT|macro|ZLL_PHY_CTRL_CCAMSK_SHIFT
DECL|ZLL_PHY_CTRL_CCAMSK|macro|ZLL_PHY_CTRL_CCAMSK
DECL|ZLL_PHY_CTRL_CCATYPE_MASK|macro|ZLL_PHY_CTRL_CCATYPE_MASK
DECL|ZLL_PHY_CTRL_CCATYPE_SHIFT|macro|ZLL_PHY_CTRL_CCATYPE_SHIFT
DECL|ZLL_PHY_CTRL_CCATYPE|macro|ZLL_PHY_CTRL_CCATYPE
DECL|ZLL_PHY_CTRL_CRC_MSK_MASK|macro|ZLL_PHY_CTRL_CRC_MSK_MASK
DECL|ZLL_PHY_CTRL_CRC_MSK_SHIFT|macro|ZLL_PHY_CTRL_CRC_MSK_SHIFT
DECL|ZLL_PHY_CTRL_CRC_MSK|macro|ZLL_PHY_CTRL_CRC_MSK
DECL|ZLL_PHY_CTRL_FILTERFAIL_MSK_MASK|macro|ZLL_PHY_CTRL_FILTERFAIL_MSK_MASK
DECL|ZLL_PHY_CTRL_FILTERFAIL_MSK_SHIFT|macro|ZLL_PHY_CTRL_FILTERFAIL_MSK_SHIFT
DECL|ZLL_PHY_CTRL_FILTERFAIL_MSK|macro|ZLL_PHY_CTRL_FILTERFAIL_MSK
DECL|ZLL_PHY_CTRL_PANCORDNTR0_MASK|macro|ZLL_PHY_CTRL_PANCORDNTR0_MASK
DECL|ZLL_PHY_CTRL_PANCORDNTR0_SHIFT|macro|ZLL_PHY_CTRL_PANCORDNTR0_SHIFT
DECL|ZLL_PHY_CTRL_PANCORDNTR0|macro|ZLL_PHY_CTRL_PANCORDNTR0
DECL|ZLL_PHY_CTRL_PLL_UNLOCK_MSK_MASK|macro|ZLL_PHY_CTRL_PLL_UNLOCK_MSK_MASK
DECL|ZLL_PHY_CTRL_PLL_UNLOCK_MSK_SHIFT|macro|ZLL_PHY_CTRL_PLL_UNLOCK_MSK_SHIFT
DECL|ZLL_PHY_CTRL_PLL_UNLOCK_MSK|macro|ZLL_PHY_CTRL_PLL_UNLOCK_MSK
DECL|ZLL_PHY_CTRL_PROMISCUOUS_MASK|macro|ZLL_PHY_CTRL_PROMISCUOUS_MASK
DECL|ZLL_PHY_CTRL_PROMISCUOUS_SHIFT|macro|ZLL_PHY_CTRL_PROMISCUOUS_SHIFT
DECL|ZLL_PHY_CTRL_PROMISCUOUS|macro|ZLL_PHY_CTRL_PROMISCUOUS
DECL|ZLL_PHY_CTRL_RXACKRQD_MASK|macro|ZLL_PHY_CTRL_RXACKRQD_MASK
DECL|ZLL_PHY_CTRL_RXACKRQD_SHIFT|macro|ZLL_PHY_CTRL_RXACKRQD_SHIFT
DECL|ZLL_PHY_CTRL_RXACKRQD|macro|ZLL_PHY_CTRL_RXACKRQD
DECL|ZLL_PHY_CTRL_RXMSK_MASK|macro|ZLL_PHY_CTRL_RXMSK_MASK
DECL|ZLL_PHY_CTRL_RXMSK_SHIFT|macro|ZLL_PHY_CTRL_RXMSK_SHIFT
DECL|ZLL_PHY_CTRL_RXMSK|macro|ZLL_PHY_CTRL_RXMSK
DECL|ZLL_PHY_CTRL_RX_WMRK_MSK_MASK|macro|ZLL_PHY_CTRL_RX_WMRK_MSK_MASK
DECL|ZLL_PHY_CTRL_RX_WMRK_MSK_SHIFT|macro|ZLL_PHY_CTRL_RX_WMRK_MSK_SHIFT
DECL|ZLL_PHY_CTRL_RX_WMRK_MSK|macro|ZLL_PHY_CTRL_RX_WMRK_MSK
DECL|ZLL_PHY_CTRL_SEQMSK_MASK|macro|ZLL_PHY_CTRL_SEQMSK_MASK
DECL|ZLL_PHY_CTRL_SEQMSK_SHIFT|macro|ZLL_PHY_CTRL_SEQMSK_SHIFT
DECL|ZLL_PHY_CTRL_SEQMSK|macro|ZLL_PHY_CTRL_SEQMSK
DECL|ZLL_PHY_CTRL_SLOTTED_MASK|macro|ZLL_PHY_CTRL_SLOTTED_MASK
DECL|ZLL_PHY_CTRL_SLOTTED_SHIFT|macro|ZLL_PHY_CTRL_SLOTTED_SHIFT
DECL|ZLL_PHY_CTRL_SLOTTED|macro|ZLL_PHY_CTRL_SLOTTED
DECL|ZLL_PHY_CTRL_TC2PRIME_EN_MASK|macro|ZLL_PHY_CTRL_TC2PRIME_EN_MASK
DECL|ZLL_PHY_CTRL_TC2PRIME_EN_SHIFT|macro|ZLL_PHY_CTRL_TC2PRIME_EN_SHIFT
DECL|ZLL_PHY_CTRL_TC2PRIME_EN|macro|ZLL_PHY_CTRL_TC2PRIME_EN
DECL|ZLL_PHY_CTRL_TC3TMOUT_MASK|macro|ZLL_PHY_CTRL_TC3TMOUT_MASK
DECL|ZLL_PHY_CTRL_TC3TMOUT_SHIFT|macro|ZLL_PHY_CTRL_TC3TMOUT_SHIFT
DECL|ZLL_PHY_CTRL_TC3TMOUT|macro|ZLL_PHY_CTRL_TC3TMOUT
DECL|ZLL_PHY_CTRL_TMR1CMP_EN_MASK|macro|ZLL_PHY_CTRL_TMR1CMP_EN_MASK
DECL|ZLL_PHY_CTRL_TMR1CMP_EN_SHIFT|macro|ZLL_PHY_CTRL_TMR1CMP_EN_SHIFT
DECL|ZLL_PHY_CTRL_TMR1CMP_EN|macro|ZLL_PHY_CTRL_TMR1CMP_EN
DECL|ZLL_PHY_CTRL_TMR2CMP_EN_MASK|macro|ZLL_PHY_CTRL_TMR2CMP_EN_MASK
DECL|ZLL_PHY_CTRL_TMR2CMP_EN_SHIFT|macro|ZLL_PHY_CTRL_TMR2CMP_EN_SHIFT
DECL|ZLL_PHY_CTRL_TMR2CMP_EN|macro|ZLL_PHY_CTRL_TMR2CMP_EN
DECL|ZLL_PHY_CTRL_TMR3CMP_EN_MASK|macro|ZLL_PHY_CTRL_TMR3CMP_EN_MASK
DECL|ZLL_PHY_CTRL_TMR3CMP_EN_SHIFT|macro|ZLL_PHY_CTRL_TMR3CMP_EN_SHIFT
DECL|ZLL_PHY_CTRL_TMR3CMP_EN|macro|ZLL_PHY_CTRL_TMR3CMP_EN
DECL|ZLL_PHY_CTRL_TMR4CMP_EN_MASK|macro|ZLL_PHY_CTRL_TMR4CMP_EN_MASK
DECL|ZLL_PHY_CTRL_TMR4CMP_EN_SHIFT|macro|ZLL_PHY_CTRL_TMR4CMP_EN_SHIFT
DECL|ZLL_PHY_CTRL_TMR4CMP_EN|macro|ZLL_PHY_CTRL_TMR4CMP_EN
DECL|ZLL_PHY_CTRL_TMRTRIGEN_MASK|macro|ZLL_PHY_CTRL_TMRTRIGEN_MASK
DECL|ZLL_PHY_CTRL_TMRTRIGEN_SHIFT|macro|ZLL_PHY_CTRL_TMRTRIGEN_SHIFT
DECL|ZLL_PHY_CTRL_TMRTRIGEN|macro|ZLL_PHY_CTRL_TMRTRIGEN
DECL|ZLL_PHY_CTRL_TRCV_MSK_MASK|macro|ZLL_PHY_CTRL_TRCV_MSK_MASK
DECL|ZLL_PHY_CTRL_TRCV_MSK_SHIFT|macro|ZLL_PHY_CTRL_TRCV_MSK_SHIFT
DECL|ZLL_PHY_CTRL_TRCV_MSK|macro|ZLL_PHY_CTRL_TRCV_MSK
DECL|ZLL_PHY_CTRL_TSM_MSK_MASK|macro|ZLL_PHY_CTRL_TSM_MSK_MASK
DECL|ZLL_PHY_CTRL_TSM_MSK_SHIFT|macro|ZLL_PHY_CTRL_TSM_MSK_SHIFT
DECL|ZLL_PHY_CTRL_TSM_MSK|macro|ZLL_PHY_CTRL_TSM_MSK
DECL|ZLL_PHY_CTRL_TXMSK_MASK|macro|ZLL_PHY_CTRL_TXMSK_MASK
DECL|ZLL_PHY_CTRL_TXMSK_SHIFT|macro|ZLL_PHY_CTRL_TXMSK_SHIFT
DECL|ZLL_PHY_CTRL_TXMSK|macro|ZLL_PHY_CTRL_TXMSK
DECL|ZLL_PHY_CTRL_WAKE_MSK_MASK|macro|ZLL_PHY_CTRL_WAKE_MSK_MASK
DECL|ZLL_PHY_CTRL_WAKE_MSK_SHIFT|macro|ZLL_PHY_CTRL_WAKE_MSK_SHIFT
DECL|ZLL_PHY_CTRL_WAKE_MSK|macro|ZLL_PHY_CTRL_WAKE_MSK
DECL|ZLL_PHY_CTRL_XCVSEQ_MASK|macro|ZLL_PHY_CTRL_XCVSEQ_MASK
DECL|ZLL_PHY_CTRL_XCVSEQ_SHIFT|macro|ZLL_PHY_CTRL_XCVSEQ_SHIFT
DECL|ZLL_PHY_CTRL_XCVSEQ|macro|ZLL_PHY_CTRL_XCVSEQ
DECL|ZLL_PKT_BUFFER_RX_COUNT|macro|ZLL_PKT_BUFFER_RX_COUNT
DECL|ZLL_PKT_BUFFER_RX_PKT_BUFFER_RX_MASK|macro|ZLL_PKT_BUFFER_RX_PKT_BUFFER_RX_MASK
DECL|ZLL_PKT_BUFFER_RX_PKT_BUFFER_RX_SHIFT|macro|ZLL_PKT_BUFFER_RX_PKT_BUFFER_RX_SHIFT
DECL|ZLL_PKT_BUFFER_RX_PKT_BUFFER_RX|macro|ZLL_PKT_BUFFER_RX_PKT_BUFFER_RX
DECL|ZLL_PKT_BUFFER_TX_COUNT|macro|ZLL_PKT_BUFFER_TX_COUNT
DECL|ZLL_PKT_BUFFER_TX_PKT_BUFFER_TX_MASK|macro|ZLL_PKT_BUFFER_TX_PKT_BUFFER_TX_MASK
DECL|ZLL_PKT_BUFFER_TX_PKT_BUFFER_TX_SHIFT|macro|ZLL_PKT_BUFFER_TX_PKT_BUFFER_TX_SHIFT
DECL|ZLL_PKT_BUFFER_TX_PKT_BUFFER_TX|macro|ZLL_PKT_BUFFER_TX_PKT_BUFFER_TX
DECL|ZLL_RX_FRAME_FILTER_ACK_FT_MASK|macro|ZLL_RX_FRAME_FILTER_ACK_FT_MASK
DECL|ZLL_RX_FRAME_FILTER_ACK_FT_SHIFT|macro|ZLL_RX_FRAME_FILTER_ACK_FT_SHIFT
DECL|ZLL_RX_FRAME_FILTER_ACK_FT|macro|ZLL_RX_FRAME_FILTER_ACK_FT
DECL|ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS_MASK|macro|ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS_MASK
DECL|ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS_SHIFT|macro|ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS_SHIFT
DECL|ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS|macro|ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS
DECL|ZLL_RX_FRAME_FILTER_BEACON_FT_MASK|macro|ZLL_RX_FRAME_FILTER_BEACON_FT_MASK
DECL|ZLL_RX_FRAME_FILTER_BEACON_FT_SHIFT|macro|ZLL_RX_FRAME_FILTER_BEACON_FT_SHIFT
DECL|ZLL_RX_FRAME_FILTER_BEACON_FT|macro|ZLL_RX_FRAME_FILTER_BEACON_FT
DECL|ZLL_RX_FRAME_FILTER_CMD_FT_MASK|macro|ZLL_RX_FRAME_FILTER_CMD_FT_MASK
DECL|ZLL_RX_FRAME_FILTER_CMD_FT_SHIFT|macro|ZLL_RX_FRAME_FILTER_CMD_FT_SHIFT
DECL|ZLL_RX_FRAME_FILTER_CMD_FT|macro|ZLL_RX_FRAME_FILTER_CMD_FT
DECL|ZLL_RX_FRAME_FILTER_DATA_FT_MASK|macro|ZLL_RX_FRAME_FILTER_DATA_FT_MASK
DECL|ZLL_RX_FRAME_FILTER_DATA_FT_SHIFT|macro|ZLL_RX_FRAME_FILTER_DATA_FT_SHIFT
DECL|ZLL_RX_FRAME_FILTER_DATA_FT|macro|ZLL_RX_FRAME_FILTER_DATA_FT
DECL|ZLL_RX_FRAME_FILTER_EXTENDED_FCS_CHK_MASK|macro|ZLL_RX_FRAME_FILTER_EXTENDED_FCS_CHK_MASK
DECL|ZLL_RX_FRAME_FILTER_EXTENDED_FCS_CHK_SHIFT|macro|ZLL_RX_FRAME_FILTER_EXTENDED_FCS_CHK_SHIFT
DECL|ZLL_RX_FRAME_FILTER_EXTENDED_FCS_CHK|macro|ZLL_RX_FRAME_FILTER_EXTENDED_FCS_CHK
DECL|ZLL_RX_FRAME_FILTER_EXTENDED_FT_MASK|macro|ZLL_RX_FRAME_FILTER_EXTENDED_FT_MASK
DECL|ZLL_RX_FRAME_FILTER_EXTENDED_FT_SHIFT|macro|ZLL_RX_FRAME_FILTER_EXTENDED_FT_SHIFT
DECL|ZLL_RX_FRAME_FILTER_EXTENDED_FT|macro|ZLL_RX_FRAME_FILTER_EXTENDED_FT
DECL|ZLL_RX_FRAME_FILTER_EXTENDED_RECD_MASK|macro|ZLL_RX_FRAME_FILTER_EXTENDED_RECD_MASK
DECL|ZLL_RX_FRAME_FILTER_EXTENDED_RECD_SHIFT|macro|ZLL_RX_FRAME_FILTER_EXTENDED_RECD_SHIFT
DECL|ZLL_RX_FRAME_FILTER_EXTENDED_RECD|macro|ZLL_RX_FRAME_FILTER_EXTENDED_RECD
DECL|ZLL_RX_FRAME_FILTER_FRM_VER_FILTER_MASK|macro|ZLL_RX_FRAME_FILTER_FRM_VER_FILTER_MASK
DECL|ZLL_RX_FRAME_FILTER_FRM_VER_FILTER_SHIFT|macro|ZLL_RX_FRAME_FILTER_FRM_VER_FILTER_SHIFT
DECL|ZLL_RX_FRAME_FILTER_FRM_VER_FILTER|macro|ZLL_RX_FRAME_FILTER_FRM_VER_FILTER
DECL|ZLL_RX_FRAME_FILTER_FV2_ACK_RECD_MASK|macro|ZLL_RX_FRAME_FILTER_FV2_ACK_RECD_MASK
DECL|ZLL_RX_FRAME_FILTER_FV2_ACK_RECD_SHIFT|macro|ZLL_RX_FRAME_FILTER_FV2_ACK_RECD_SHIFT
DECL|ZLL_RX_FRAME_FILTER_FV2_ACK_RECD|macro|ZLL_RX_FRAME_FILTER_FV2_ACK_RECD
DECL|ZLL_RX_FRAME_FILTER_FV2_BEACON_RECD_MASK|macro|ZLL_RX_FRAME_FILTER_FV2_BEACON_RECD_MASK
DECL|ZLL_RX_FRAME_FILTER_FV2_BEACON_RECD_SHIFT|macro|ZLL_RX_FRAME_FILTER_FV2_BEACON_RECD_SHIFT
DECL|ZLL_RX_FRAME_FILTER_FV2_BEACON_RECD|macro|ZLL_RX_FRAME_FILTER_FV2_BEACON_RECD
DECL|ZLL_RX_FRAME_FILTER_FV2_CMD_RECD_MASK|macro|ZLL_RX_FRAME_FILTER_FV2_CMD_RECD_MASK
DECL|ZLL_RX_FRAME_FILTER_FV2_CMD_RECD_SHIFT|macro|ZLL_RX_FRAME_FILTER_FV2_CMD_RECD_SHIFT
DECL|ZLL_RX_FRAME_FILTER_FV2_CMD_RECD|macro|ZLL_RX_FRAME_FILTER_FV2_CMD_RECD
DECL|ZLL_RX_FRAME_FILTER_FV2_DATA_RECD_MASK|macro|ZLL_RX_FRAME_FILTER_FV2_DATA_RECD_MASK
DECL|ZLL_RX_FRAME_FILTER_FV2_DATA_RECD_SHIFT|macro|ZLL_RX_FRAME_FILTER_FV2_DATA_RECD_SHIFT
DECL|ZLL_RX_FRAME_FILTER_FV2_DATA_RECD|macro|ZLL_RX_FRAME_FILTER_FV2_DATA_RECD
DECL|ZLL_RX_FRAME_FILTER_LLDN_FT_MASK|macro|ZLL_RX_FRAME_FILTER_LLDN_FT_MASK
DECL|ZLL_RX_FRAME_FILTER_LLDN_FT_SHIFT|macro|ZLL_RX_FRAME_FILTER_LLDN_FT_SHIFT
DECL|ZLL_RX_FRAME_FILTER_LLDN_FT|macro|ZLL_RX_FRAME_FILTER_LLDN_FT
DECL|ZLL_RX_FRAME_FILTER_LLDN_RECD_MASK|macro|ZLL_RX_FRAME_FILTER_LLDN_RECD_MASK
DECL|ZLL_RX_FRAME_FILTER_LLDN_RECD_SHIFT|macro|ZLL_RX_FRAME_FILTER_LLDN_RECD_SHIFT
DECL|ZLL_RX_FRAME_FILTER_LLDN_RECD|macro|ZLL_RX_FRAME_FILTER_LLDN_RECD
DECL|ZLL_RX_FRAME_FILTER_MULTIPURPOSE_FT_MASK|macro|ZLL_RX_FRAME_FILTER_MULTIPURPOSE_FT_MASK
DECL|ZLL_RX_FRAME_FILTER_MULTIPURPOSE_FT_SHIFT|macro|ZLL_RX_FRAME_FILTER_MULTIPURPOSE_FT_SHIFT
DECL|ZLL_RX_FRAME_FILTER_MULTIPURPOSE_FT|macro|ZLL_RX_FRAME_FILTER_MULTIPURPOSE_FT
DECL|ZLL_RX_FRAME_FILTER_MULTIPURPOSE_RECD_MASK|macro|ZLL_RX_FRAME_FILTER_MULTIPURPOSE_RECD_MASK
DECL|ZLL_RX_FRAME_FILTER_MULTIPURPOSE_RECD_SHIFT|macro|ZLL_RX_FRAME_FILTER_MULTIPURPOSE_RECD_SHIFT
DECL|ZLL_RX_FRAME_FILTER_MULTIPURPOSE_RECD|macro|ZLL_RX_FRAME_FILTER_MULTIPURPOSE_RECD
DECL|ZLL_RX_FRAME_FILTER_NS_FT_MASK|macro|ZLL_RX_FRAME_FILTER_NS_FT_MASK
DECL|ZLL_RX_FRAME_FILTER_NS_FT_SHIFT|macro|ZLL_RX_FRAME_FILTER_NS_FT_SHIFT
DECL|ZLL_RX_FRAME_FILTER_NS_FT|macro|ZLL_RX_FRAME_FILTER_NS_FT
DECL|ZLL_RX_WTR_MARK_RX_WTR_MARK_MASK|macro|ZLL_RX_WTR_MARK_RX_WTR_MARK_MASK
DECL|ZLL_RX_WTR_MARK_RX_WTR_MARK_SHIFT|macro|ZLL_RX_WTR_MARK_RX_WTR_MARK_SHIFT
DECL|ZLL_RX_WTR_MARK_RX_WTR_MARK|macro|ZLL_RX_WTR_MARK_RX_WTR_MARK
DECL|ZLL_SAM_CTRL_SAA0_EN_MASK|macro|ZLL_SAM_CTRL_SAA0_EN_MASK
DECL|ZLL_SAM_CTRL_SAA0_EN_SHIFT|macro|ZLL_SAM_CTRL_SAA0_EN_SHIFT
DECL|ZLL_SAM_CTRL_SAA0_EN|macro|ZLL_SAM_CTRL_SAA0_EN
DECL|ZLL_SAM_CTRL_SAA0_START_MASK|macro|ZLL_SAM_CTRL_SAA0_START_MASK
DECL|ZLL_SAM_CTRL_SAA0_START_SHIFT|macro|ZLL_SAM_CTRL_SAA0_START_SHIFT
DECL|ZLL_SAM_CTRL_SAA0_START|macro|ZLL_SAM_CTRL_SAA0_START
DECL|ZLL_SAM_CTRL_SAA1_EN_MASK|macro|ZLL_SAM_CTRL_SAA1_EN_MASK
DECL|ZLL_SAM_CTRL_SAA1_EN_SHIFT|macro|ZLL_SAM_CTRL_SAA1_EN_SHIFT
DECL|ZLL_SAM_CTRL_SAA1_EN|macro|ZLL_SAM_CTRL_SAA1_EN
DECL|ZLL_SAM_CTRL_SAA1_START_MASK|macro|ZLL_SAM_CTRL_SAA1_START_MASK
DECL|ZLL_SAM_CTRL_SAA1_START_SHIFT|macro|ZLL_SAM_CTRL_SAA1_START_SHIFT
DECL|ZLL_SAM_CTRL_SAA1_START|macro|ZLL_SAM_CTRL_SAA1_START
DECL|ZLL_SAM_CTRL_SAP0_EN_MASK|macro|ZLL_SAM_CTRL_SAP0_EN_MASK
DECL|ZLL_SAM_CTRL_SAP0_EN_SHIFT|macro|ZLL_SAM_CTRL_SAP0_EN_SHIFT
DECL|ZLL_SAM_CTRL_SAP0_EN|macro|ZLL_SAM_CTRL_SAP0_EN
DECL|ZLL_SAM_CTRL_SAP1_EN_MASK|macro|ZLL_SAM_CTRL_SAP1_EN_MASK
DECL|ZLL_SAM_CTRL_SAP1_EN_SHIFT|macro|ZLL_SAM_CTRL_SAP1_EN_SHIFT
DECL|ZLL_SAM_CTRL_SAP1_EN|macro|ZLL_SAM_CTRL_SAP1_EN
DECL|ZLL_SAM_CTRL_SAP1_START_MASK|macro|ZLL_SAM_CTRL_SAP1_START_MASK
DECL|ZLL_SAM_CTRL_SAP1_START_SHIFT|macro|ZLL_SAM_CTRL_SAP1_START_SHIFT
DECL|ZLL_SAM_CTRL_SAP1_START|macro|ZLL_SAM_CTRL_SAP1_START
DECL|ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX_MASK|macro|ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX_MASK
DECL|ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX_SHIFT|macro|ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX_SHIFT
DECL|ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX|macro|ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX
DECL|ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX_MASK|macro|ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX_MASK
DECL|ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX_SHIFT|macro|ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX_SHIFT
DECL|ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX|macro|ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX
DECL|ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX_MASK|macro|ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX_MASK
DECL|ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX_SHIFT|macro|ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX_SHIFT
DECL|ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX|macro|ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX
DECL|ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX_MASK|macro|ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX_MASK
DECL|ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX_SHIFT|macro|ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX_SHIFT
DECL|ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX|macro|ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX
DECL|ZLL_SAM_MATCH_SAA0_ADDR_ABSENT_MASK|macro|ZLL_SAM_MATCH_SAA0_ADDR_ABSENT_MASK
DECL|ZLL_SAM_MATCH_SAA0_ADDR_ABSENT_SHIFT|macro|ZLL_SAM_MATCH_SAA0_ADDR_ABSENT_SHIFT
DECL|ZLL_SAM_MATCH_SAA0_ADDR_ABSENT|macro|ZLL_SAM_MATCH_SAA0_ADDR_ABSENT
DECL|ZLL_SAM_MATCH_SAA0_MATCH_MASK|macro|ZLL_SAM_MATCH_SAA0_MATCH_MASK
DECL|ZLL_SAM_MATCH_SAA0_MATCH_SHIFT|macro|ZLL_SAM_MATCH_SAA0_MATCH_SHIFT
DECL|ZLL_SAM_MATCH_SAA0_MATCH|macro|ZLL_SAM_MATCH_SAA0_MATCH
DECL|ZLL_SAM_MATCH_SAA1_ADDR_ABSENT_MASK|macro|ZLL_SAM_MATCH_SAA1_ADDR_ABSENT_MASK
DECL|ZLL_SAM_MATCH_SAA1_ADDR_ABSENT_SHIFT|macro|ZLL_SAM_MATCH_SAA1_ADDR_ABSENT_SHIFT
DECL|ZLL_SAM_MATCH_SAA1_ADDR_ABSENT|macro|ZLL_SAM_MATCH_SAA1_ADDR_ABSENT
DECL|ZLL_SAM_MATCH_SAA1_MATCH_MASK|macro|ZLL_SAM_MATCH_SAA1_MATCH_MASK
DECL|ZLL_SAM_MATCH_SAA1_MATCH_SHIFT|macro|ZLL_SAM_MATCH_SAA1_MATCH_SHIFT
DECL|ZLL_SAM_MATCH_SAA1_MATCH|macro|ZLL_SAM_MATCH_SAA1_MATCH
DECL|ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_MASK|macro|ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_MASK
DECL|ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_SHIFT|macro|ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_SHIFT
DECL|ZLL_SAM_MATCH_SAP0_ADDR_PRESENT|macro|ZLL_SAM_MATCH_SAP0_ADDR_PRESENT
DECL|ZLL_SAM_MATCH_SAP0_MATCH_MASK|macro|ZLL_SAM_MATCH_SAP0_MATCH_MASK
DECL|ZLL_SAM_MATCH_SAP0_MATCH_SHIFT|macro|ZLL_SAM_MATCH_SAP0_MATCH_SHIFT
DECL|ZLL_SAM_MATCH_SAP0_MATCH|macro|ZLL_SAM_MATCH_SAP0_MATCH
DECL|ZLL_SAM_MATCH_SAP1_ADDR_PRESENT_MASK|macro|ZLL_SAM_MATCH_SAP1_ADDR_PRESENT_MASK
DECL|ZLL_SAM_MATCH_SAP1_ADDR_PRESENT_SHIFT|macro|ZLL_SAM_MATCH_SAP1_ADDR_PRESENT_SHIFT
DECL|ZLL_SAM_MATCH_SAP1_ADDR_PRESENT|macro|ZLL_SAM_MATCH_SAP1_ADDR_PRESENT
DECL|ZLL_SAM_MATCH_SAP1_MATCH_MASK|macro|ZLL_SAM_MATCH_SAP1_MATCH_MASK
DECL|ZLL_SAM_MATCH_SAP1_MATCH_SHIFT|macro|ZLL_SAM_MATCH_SAP1_MATCH_SHIFT
DECL|ZLL_SAM_MATCH_SAP1_MATCH|macro|ZLL_SAM_MATCH_SAP1_MATCH
DECL|ZLL_SAM_TABLE_ACK_FRM_PND_CTRL_MASK|macro|ZLL_SAM_TABLE_ACK_FRM_PND_CTRL_MASK
DECL|ZLL_SAM_TABLE_ACK_FRM_PND_CTRL_SHIFT|macro|ZLL_SAM_TABLE_ACK_FRM_PND_CTRL_SHIFT
DECL|ZLL_SAM_TABLE_ACK_FRM_PND_CTRL|macro|ZLL_SAM_TABLE_ACK_FRM_PND_CTRL
DECL|ZLL_SAM_TABLE_ACK_FRM_PND_MASK|macro|ZLL_SAM_TABLE_ACK_FRM_PND_MASK
DECL|ZLL_SAM_TABLE_ACK_FRM_PND_SHIFT|macro|ZLL_SAM_TABLE_ACK_FRM_PND_SHIFT
DECL|ZLL_SAM_TABLE_ACK_FRM_PND|macro|ZLL_SAM_TABLE_ACK_FRM_PND
DECL|ZLL_SAM_TABLE_FIND_FREE_IDX_MASK|macro|ZLL_SAM_TABLE_FIND_FREE_IDX_MASK
DECL|ZLL_SAM_TABLE_FIND_FREE_IDX_SHIFT|macro|ZLL_SAM_TABLE_FIND_FREE_IDX_SHIFT
DECL|ZLL_SAM_TABLE_FIND_FREE_IDX|macro|ZLL_SAM_TABLE_FIND_FREE_IDX
DECL|ZLL_SAM_TABLE_INVALIDATE_ALL_MASK|macro|ZLL_SAM_TABLE_INVALIDATE_ALL_MASK
DECL|ZLL_SAM_TABLE_INVALIDATE_ALL_SHIFT|macro|ZLL_SAM_TABLE_INVALIDATE_ALL_SHIFT
DECL|ZLL_SAM_TABLE_INVALIDATE_ALL|macro|ZLL_SAM_TABLE_INVALIDATE_ALL
DECL|ZLL_SAM_TABLE_SAM_BUSY_MASK|macro|ZLL_SAM_TABLE_SAM_BUSY_MASK
DECL|ZLL_SAM_TABLE_SAM_BUSY_SHIFT|macro|ZLL_SAM_TABLE_SAM_BUSY_SHIFT
DECL|ZLL_SAM_TABLE_SAM_BUSY|macro|ZLL_SAM_TABLE_SAM_BUSY
DECL|ZLL_SAM_TABLE_SAM_CHECKSUM_MASK|macro|ZLL_SAM_TABLE_SAM_CHECKSUM_MASK
DECL|ZLL_SAM_TABLE_SAM_CHECKSUM_SHIFT|macro|ZLL_SAM_TABLE_SAM_CHECKSUM_SHIFT
DECL|ZLL_SAM_TABLE_SAM_CHECKSUM|macro|ZLL_SAM_TABLE_SAM_CHECKSUM
DECL|ZLL_SAM_TABLE_SAM_INDEX_EN_MASK|macro|ZLL_SAM_TABLE_SAM_INDEX_EN_MASK
DECL|ZLL_SAM_TABLE_SAM_INDEX_EN_SHIFT|macro|ZLL_SAM_TABLE_SAM_INDEX_EN_SHIFT
DECL|ZLL_SAM_TABLE_SAM_INDEX_EN|macro|ZLL_SAM_TABLE_SAM_INDEX_EN
DECL|ZLL_SAM_TABLE_SAM_INDEX_INV_MASK|macro|ZLL_SAM_TABLE_SAM_INDEX_INV_MASK
DECL|ZLL_SAM_TABLE_SAM_INDEX_INV_SHIFT|macro|ZLL_SAM_TABLE_SAM_INDEX_INV_SHIFT
DECL|ZLL_SAM_TABLE_SAM_INDEX_INV|macro|ZLL_SAM_TABLE_SAM_INDEX_INV
DECL|ZLL_SAM_TABLE_SAM_INDEX_MASK|macro|ZLL_SAM_TABLE_SAM_INDEX_MASK
DECL|ZLL_SAM_TABLE_SAM_INDEX_SHIFT|macro|ZLL_SAM_TABLE_SAM_INDEX_SHIFT
DECL|ZLL_SAM_TABLE_SAM_INDEX_WR_MASK|macro|ZLL_SAM_TABLE_SAM_INDEX_WR_MASK
DECL|ZLL_SAM_TABLE_SAM_INDEX_WR_SHIFT|macro|ZLL_SAM_TABLE_SAM_INDEX_WR_SHIFT
DECL|ZLL_SAM_TABLE_SAM_INDEX_WR|macro|ZLL_SAM_TABLE_SAM_INDEX_WR
DECL|ZLL_SAM_TABLE_SAM_INDEX|macro|ZLL_SAM_TABLE_SAM_INDEX
DECL|ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT_MASK|macro|ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT_MASK
DECL|ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT_SHIFT|macro|ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT_SHIFT
DECL|ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT|macro|ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT
DECL|ZLL_SEQ_CTRL_STS_CONTINUOUS_EN_MASK|macro|ZLL_SEQ_CTRL_STS_CONTINUOUS_EN_MASK
DECL|ZLL_SEQ_CTRL_STS_CONTINUOUS_EN_SHIFT|macro|ZLL_SEQ_CTRL_STS_CONTINUOUS_EN_SHIFT
DECL|ZLL_SEQ_CTRL_STS_CONTINUOUS_EN|macro|ZLL_SEQ_CTRL_STS_CONTINUOUS_EN
DECL|ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH_MASK|macro|ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH_MASK
DECL|ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH_SHIFT|macro|ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH_SHIFT
DECL|ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH|macro|ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH
DECL|ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR_MASK|macro|ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR_MASK
DECL|ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR_SHIFT|macro|ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR_SHIFT
DECL|ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR|macro|ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR
DECL|ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE_MASK|macro|ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE_MASK
DECL|ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE_SHIFT|macro|ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE_SHIFT
DECL|ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE|macro|ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE
DECL|ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT_MASK|macro|ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT_MASK
DECL|ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT_SHIFT|macro|ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT_SHIFT
DECL|ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT|macro|ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT
DECL|ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE_MASK|macro|ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE_MASK
DECL|ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE_SHIFT|macro|ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE_SHIFT
DECL|ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE|macro|ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE
DECL|ZLL_SEQ_CTRL_STS_PLL_ABORTED_MASK|macro|ZLL_SEQ_CTRL_STS_PLL_ABORTED_MASK
DECL|ZLL_SEQ_CTRL_STS_PLL_ABORTED_SHIFT|macro|ZLL_SEQ_CTRL_STS_PLL_ABORTED_SHIFT
DECL|ZLL_SEQ_CTRL_STS_PLL_ABORTED|macro|ZLL_SEQ_CTRL_STS_PLL_ABORTED
DECL|ZLL_SEQ_CTRL_STS_RX_MODE_MASK|macro|ZLL_SEQ_CTRL_STS_RX_MODE_MASK
DECL|ZLL_SEQ_CTRL_STS_RX_MODE_SHIFT|macro|ZLL_SEQ_CTRL_STS_RX_MODE_SHIFT
DECL|ZLL_SEQ_CTRL_STS_RX_MODE|macro|ZLL_SEQ_CTRL_STS_RX_MODE
DECL|ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING_MASK|macro|ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING_MASK
DECL|ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING_SHIFT|macro|ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING_SHIFT
DECL|ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING|macro|ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING
DECL|ZLL_SEQ_CTRL_STS_SEQ_IDLE_MASK|macro|ZLL_SEQ_CTRL_STS_SEQ_IDLE_MASK
DECL|ZLL_SEQ_CTRL_STS_SEQ_IDLE_SHIFT|macro|ZLL_SEQ_CTRL_STS_SEQ_IDLE_SHIFT
DECL|ZLL_SEQ_CTRL_STS_SEQ_IDLE|macro|ZLL_SEQ_CTRL_STS_SEQ_IDLE
DECL|ZLL_SEQ_CTRL_STS_SEQ_T_STATUS_MASK|macro|ZLL_SEQ_CTRL_STS_SEQ_T_STATUS_MASK
DECL|ZLL_SEQ_CTRL_STS_SEQ_T_STATUS_SHIFT|macro|ZLL_SEQ_CTRL_STS_SEQ_T_STATUS_SHIFT
DECL|ZLL_SEQ_CTRL_STS_SEQ_T_STATUS|macro|ZLL_SEQ_CTRL_STS_SEQ_T_STATUS
DECL|ZLL_SEQ_CTRL_STS_SW_ABORTED_MASK|macro|ZLL_SEQ_CTRL_STS_SW_ABORTED_MASK
DECL|ZLL_SEQ_CTRL_STS_SW_ABORTED_SHIFT|macro|ZLL_SEQ_CTRL_STS_SW_ABORTED_SHIFT
DECL|ZLL_SEQ_CTRL_STS_SW_ABORTED|macro|ZLL_SEQ_CTRL_STS_SW_ABORTED
DECL|ZLL_SEQ_CTRL_STS_TC3_ABORTED_MASK|macro|ZLL_SEQ_CTRL_STS_TC3_ABORTED_MASK
DECL|ZLL_SEQ_CTRL_STS_TC3_ABORTED_SHIFT|macro|ZLL_SEQ_CTRL_STS_TC3_ABORTED_SHIFT
DECL|ZLL_SEQ_CTRL_STS_TC3_ABORTED|macro|ZLL_SEQ_CTRL_STS_TC3_ABORTED
DECL|ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED_MASK|macro|ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED_MASK
DECL|ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED_SHIFT|macro|ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED_SHIFT
DECL|ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED|macro|ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED
DECL|ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL_MASK|macro|ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL_MASK
DECL|ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL_SHIFT|macro|ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL_SHIFT
DECL|ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL|macro|ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL
DECL|ZLL_SEQ_STATE_CCCA_BUSY_CNT_MASK|macro|ZLL_SEQ_STATE_CCCA_BUSY_CNT_MASK
DECL|ZLL_SEQ_STATE_CCCA_BUSY_CNT_SHIFT|macro|ZLL_SEQ_STATE_CCCA_BUSY_CNT_SHIFT
DECL|ZLL_SEQ_STATE_CCCA_BUSY_CNT|macro|ZLL_SEQ_STATE_CCCA_BUSY_CNT
DECL|ZLL_SEQ_STATE_CRCVALID_MASK|macro|ZLL_SEQ_STATE_CRCVALID_MASK
DECL|ZLL_SEQ_STATE_CRCVALID_SHIFT|macro|ZLL_SEQ_STATE_CRCVALID_SHIFT
DECL|ZLL_SEQ_STATE_CRCVALID|macro|ZLL_SEQ_STATE_CRCVALID
DECL|ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL_MASK|macro|ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL_MASK
DECL|ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL_SHIFT|macro|ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL_SHIFT
DECL|ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL|macro|ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL
DECL|ZLL_SEQ_STATE_PLL_ABORTED_MASK|macro|ZLL_SEQ_STATE_PLL_ABORTED_MASK
DECL|ZLL_SEQ_STATE_PLL_ABORTED_SHIFT|macro|ZLL_SEQ_STATE_PLL_ABORTED_SHIFT
DECL|ZLL_SEQ_STATE_PLL_ABORTED|macro|ZLL_SEQ_STATE_PLL_ABORTED
DECL|ZLL_SEQ_STATE_PLL_ABORT_MASK|macro|ZLL_SEQ_STATE_PLL_ABORT_MASK
DECL|ZLL_SEQ_STATE_PLL_ABORT_SHIFT|macro|ZLL_SEQ_STATE_PLL_ABORT_SHIFT
DECL|ZLL_SEQ_STATE_PLL_ABORT|macro|ZLL_SEQ_STATE_PLL_ABORT
DECL|ZLL_SEQ_STATE_PREAMBLE_DET_MASK|macro|ZLL_SEQ_STATE_PREAMBLE_DET_MASK
DECL|ZLL_SEQ_STATE_PREAMBLE_DET_SHIFT|macro|ZLL_SEQ_STATE_PREAMBLE_DET_SHIFT
DECL|ZLL_SEQ_STATE_PREAMBLE_DET|macro|ZLL_SEQ_STATE_PREAMBLE_DET
DECL|ZLL_SEQ_STATE_RX_BYTE_COUNT_MASK|macro|ZLL_SEQ_STATE_RX_BYTE_COUNT_MASK
DECL|ZLL_SEQ_STATE_RX_BYTE_COUNT_SHIFT|macro|ZLL_SEQ_STATE_RX_BYTE_COUNT_SHIFT
DECL|ZLL_SEQ_STATE_RX_BYTE_COUNT|macro|ZLL_SEQ_STATE_RX_BYTE_COUNT
DECL|ZLL_SEQ_STATE_SEQ_STATE_MASK|macro|ZLL_SEQ_STATE_SEQ_STATE_MASK
DECL|ZLL_SEQ_STATE_SEQ_STATE_SHIFT|macro|ZLL_SEQ_STATE_SEQ_STATE_SHIFT
DECL|ZLL_SEQ_STATE_SEQ_STATE|macro|ZLL_SEQ_STATE_SEQ_STATE
DECL|ZLL_SEQ_STATE_SFD_DET_MASK|macro|ZLL_SEQ_STATE_SFD_DET_MASK
DECL|ZLL_SEQ_STATE_SFD_DET_SHIFT|macro|ZLL_SEQ_STATE_SFD_DET_SHIFT
DECL|ZLL_SEQ_STATE_SFD_DET|macro|ZLL_SEQ_STATE_SFD_DET
DECL|ZLL_SLOT_PRELOAD_SLOT_PRELOAD_MASK|macro|ZLL_SLOT_PRELOAD_SLOT_PRELOAD_MASK
DECL|ZLL_SLOT_PRELOAD_SLOT_PRELOAD_SHIFT|macro|ZLL_SLOT_PRELOAD_SLOT_PRELOAD_SHIFT
DECL|ZLL_SLOT_PRELOAD_SLOT_PRELOAD|macro|ZLL_SLOT_PRELOAD_SLOT_PRELOAD
DECL|ZLL_T1CMP_T1CMP_MASK|macro|ZLL_T1CMP_T1CMP_MASK
DECL|ZLL_T1CMP_T1CMP_SHIFT|macro|ZLL_T1CMP_T1CMP_SHIFT
DECL|ZLL_T1CMP_T1CMP|macro|ZLL_T1CMP_T1CMP
DECL|ZLL_T2CMP_T2CMP_MASK|macro|ZLL_T2CMP_T2CMP_MASK
DECL|ZLL_T2CMP_T2CMP_SHIFT|macro|ZLL_T2CMP_T2CMP_SHIFT
DECL|ZLL_T2CMP_T2CMP|macro|ZLL_T2CMP_T2CMP
DECL|ZLL_T2PRIMECMP_T2PRIMECMP_MASK|macro|ZLL_T2PRIMECMP_T2PRIMECMP_MASK
DECL|ZLL_T2PRIMECMP_T2PRIMECMP_SHIFT|macro|ZLL_T2PRIMECMP_T2PRIMECMP_SHIFT
DECL|ZLL_T2PRIMECMP_T2PRIMECMP|macro|ZLL_T2PRIMECMP_T2PRIMECMP
DECL|ZLL_T3CMP_T3CMP_MASK|macro|ZLL_T3CMP_T3CMP_MASK
DECL|ZLL_T3CMP_T3CMP_SHIFT|macro|ZLL_T3CMP_T3CMP_SHIFT
DECL|ZLL_T3CMP_T3CMP|macro|ZLL_T3CMP_T3CMP
DECL|ZLL_T4CMP_T4CMP_MASK|macro|ZLL_T4CMP_T4CMP_MASK
DECL|ZLL_T4CMP_T4CMP_SHIFT|macro|ZLL_T4CMP_T4CMP_SHIFT
DECL|ZLL_T4CMP_T4CMP|macro|ZLL_T4CMP_T4CMP
DECL|ZLL_TIMESTAMP_TIMESTAMP_MASK|macro|ZLL_TIMESTAMP_TIMESTAMP_MASK
DECL|ZLL_TIMESTAMP_TIMESTAMP_SHIFT|macro|ZLL_TIMESTAMP_TIMESTAMP_SHIFT
DECL|ZLL_TIMESTAMP_TIMESTAMP|macro|ZLL_TIMESTAMP_TIMESTAMP
DECL|ZLL_TMR_PRESCALE_TMR_PRESCALE_MASK|macro|ZLL_TMR_PRESCALE_TMR_PRESCALE_MASK
DECL|ZLL_TMR_PRESCALE_TMR_PRESCALE_SHIFT|macro|ZLL_TMR_PRESCALE_TMR_PRESCALE_SHIFT
DECL|ZLL_TMR_PRESCALE_TMR_PRESCALE|macro|ZLL_TMR_PRESCALE_TMR_PRESCALE
DECL|ZLL_Type|typedef|} ZLL_Type;
DECL|ZLL|macro|ZLL
DECL|_MKW21Z4_H_|macro|_MKW21Z4_H_
DECL|__CM0PLUS_REV|macro|__CM0PLUS_REV
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__VTOR_PRESENT|macro|__VTOR_PRESENT
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
DECL|_dma_request_source|enum|typedef enum _dma_request_source
DECL|dma_request_source_t|typedef|} dma_request_source_t;
DECL|kDmaRequestMux0ADC0|enumerator|kDmaRequestMux0ADC0 = 40|0x100U, /**< ADC0. */
DECL|kDmaRequestMux0AlwaysOn60|enumerator|kDmaRequestMux0AlwaysOn60 = 60|0x100U, /**< DMAMUX Always Enabled slot. */
DECL|kDmaRequestMux0AlwaysOn61|enumerator|kDmaRequestMux0AlwaysOn61 = 61|0x100U, /**< DMAMUX Always Enabled slot. */
DECL|kDmaRequestMux0AlwaysOn62|enumerator|kDmaRequestMux0AlwaysOn62 = 62|0x100U, /**< DMAMUX Always Enabled slot. */
DECL|kDmaRequestMux0AlwaysOn63|enumerator|kDmaRequestMux0AlwaysOn63 = 63|0x100U, /**< DMAMUX Always Enabled slot. */
DECL|kDmaRequestMux0CMP0|enumerator|kDmaRequestMux0CMP0 = 42|0x100U, /**< CMP0. */
DECL|kDmaRequestMux0CMT|enumerator|kDmaRequestMux0CMT = 47|0x100U, /**< CMT. */
DECL|kDmaRequestMux0DAC0|enumerator|kDmaRequestMux0DAC0 = 45|0x100U, /**< DAC0. */
DECL|kDmaRequestMux0Disable|enumerator|kDmaRequestMux0Disable = 0|0x100U, /**< DMAMUX TriggerDisabled. */
DECL|kDmaRequestMux0I2C0|enumerator|kDmaRequestMux0I2C0 = 22|0x100U, /**< I2C0. */
DECL|kDmaRequestMux0I2C1|enumerator|kDmaRequestMux0I2C1 = 23|0x100U, /**< I2C1. */
DECL|kDmaRequestMux0LPUART0Rx|enumerator|kDmaRequestMux0LPUART0Rx = 2|0x100U, /**< LPUART0 Receive. */
DECL|kDmaRequestMux0LPUART0Tx|enumerator|kDmaRequestMux0LPUART0Tx = 3|0x100U, /**< LPUART0 Transmit. */
DECL|kDmaRequestMux0LTC0InputFIFO|enumerator|kDmaRequestMux0LTC0InputFIFO = 20|0x100U, /**< LTC0 Input FIFO. */
DECL|kDmaRequestMux0LTC0OutputFIFO|enumerator|kDmaRequestMux0LTC0OutputFIFO = 21|0x100U, /**< LTC0 Output FIFO. */
DECL|kDmaRequestMux0PortA|enumerator|kDmaRequestMux0PortA = 49|0x100U, /**< PTA. */
DECL|kDmaRequestMux0PortB|enumerator|kDmaRequestMux0PortB = 50|0x100U, /**< PTB. */
DECL|kDmaRequestMux0PortC|enumerator|kDmaRequestMux0PortC = 51|0x100U, /**< PTC. */
DECL|kDmaRequestMux0Reserved10|enumerator|kDmaRequestMux0Reserved10 = 10|0x100U, /**< Reserved10 */
DECL|kDmaRequestMux0Reserved11|enumerator|kDmaRequestMux0Reserved11 = 11|0x100U, /**< Reserved11 */
DECL|kDmaRequestMux0Reserved12|enumerator|kDmaRequestMux0Reserved12 = 12|0x100U, /**< Reserved12 */
DECL|kDmaRequestMux0Reserved13|enumerator|kDmaRequestMux0Reserved13 = 13|0x100U, /**< Reserved13 */
DECL|kDmaRequestMux0Reserved14|enumerator|kDmaRequestMux0Reserved14 = 14|0x100U, /**< Reserved14 */
DECL|kDmaRequestMux0Reserved15|enumerator|kDmaRequestMux0Reserved15 = 15|0x100U, /**< Reserved15 */
DECL|kDmaRequestMux0Reserved1|enumerator|kDmaRequestMux0Reserved1 = 1|0x100U, /**< Reserved1 */
DECL|kDmaRequestMux0Reserved28|enumerator|kDmaRequestMux0Reserved28 = 28|0x100U, /**< Reserved28 */
DECL|kDmaRequestMux0Reserved29|enumerator|kDmaRequestMux0Reserved29 = 29|0x100U, /**< Reserved29 */
DECL|kDmaRequestMux0Reserved30|enumerator|kDmaRequestMux0Reserved30 = 30|0x100U, /**< Reserved30 */
DECL|kDmaRequestMux0Reserved31|enumerator|kDmaRequestMux0Reserved31 = 31|0x100U, /**< Reserved31 */
DECL|kDmaRequestMux0Reserved36|enumerator|kDmaRequestMux0Reserved36 = 36|0x100U, /**< Reserved36 */
DECL|kDmaRequestMux0Reserved37|enumerator|kDmaRequestMux0Reserved37 = 37|0x100U, /**< Reserved37 */
DECL|kDmaRequestMux0Reserved38|enumerator|kDmaRequestMux0Reserved38 = 38|0x100U, /**< Reserved38 */
DECL|kDmaRequestMux0Reserved39|enumerator|kDmaRequestMux0Reserved39 = 39|0x100U, /**< Reserved39 */
DECL|kDmaRequestMux0Reserved41|enumerator|kDmaRequestMux0Reserved41 = 41|0x100U, /**< Reserved41 */
DECL|kDmaRequestMux0Reserved43|enumerator|kDmaRequestMux0Reserved43 = 43|0x100U, /**< Reserved43 */
DECL|kDmaRequestMux0Reserved44|enumerator|kDmaRequestMux0Reserved44 = 44|0x100U, /**< Reserved44 */
DECL|kDmaRequestMux0Reserved46|enumerator|kDmaRequestMux0Reserved46 = 46|0x100U, /**< Reserved46 */
DECL|kDmaRequestMux0Reserved48|enumerator|kDmaRequestMux0Reserved48 = 48|0x100U, /**< Reserved48 */
DECL|kDmaRequestMux0Reserved4|enumerator|kDmaRequestMux0Reserved4 = 4|0x100U, /**< Reserved4 */
DECL|kDmaRequestMux0Reserved52|enumerator|kDmaRequestMux0Reserved52 = 52|0x100U, /**< Reserved52 */
DECL|kDmaRequestMux0Reserved53|enumerator|kDmaRequestMux0Reserved53 = 53|0x100U, /**< Reserved53 */
DECL|kDmaRequestMux0Reserved58|enumerator|kDmaRequestMux0Reserved58 = 58|0x100U, /**< Reserved58 */
DECL|kDmaRequestMux0Reserved59|enumerator|kDmaRequestMux0Reserved59 = 59|0x100U, /**< Reserved59 */
DECL|kDmaRequestMux0Reserved5|enumerator|kDmaRequestMux0Reserved5 = 5|0x100U, /**< Reserved5 */
DECL|kDmaRequestMux0Reserved6|enumerator|kDmaRequestMux0Reserved6 = 6|0x100U, /**< Reserved6 */
DECL|kDmaRequestMux0Reserved7|enumerator|kDmaRequestMux0Reserved7 = 7|0x100U, /**< Reserved7 */
DECL|kDmaRequestMux0Reserved8|enumerator|kDmaRequestMux0Reserved8 = 8|0x100U, /**< Reserved8 */
DECL|kDmaRequestMux0Reserved9|enumerator|kDmaRequestMux0Reserved9 = 9|0x100U, /**< Reserved9 */
DECL|kDmaRequestMux0SPI0Rx|enumerator|kDmaRequestMux0SPI0Rx = 16|0x100U, /**< SPI0 Receive. */
DECL|kDmaRequestMux0SPI0Tx|enumerator|kDmaRequestMux0SPI0Tx = 17|0x100U, /**< SPI0 Transmit. */
DECL|kDmaRequestMux0SPI1Rx|enumerator|kDmaRequestMux0SPI1Rx = 18|0x100U, /**< SPI1 Receive. */
DECL|kDmaRequestMux0SPI1Tx|enumerator|kDmaRequestMux0SPI1Tx = 19|0x100U, /**< SPI1 Transmit. */
DECL|kDmaRequestMux0TPM0Channel0|enumerator|kDmaRequestMux0TPM0Channel0 = 24|0x100U, /**< TPM0 C0V. */
DECL|kDmaRequestMux0TPM0Channel1|enumerator|kDmaRequestMux0TPM0Channel1 = 25|0x100U, /**< TPM0 C1V. */
DECL|kDmaRequestMux0TPM0Channel2|enumerator|kDmaRequestMux0TPM0Channel2 = 26|0x100U, /**< TPM0 C2V. */
DECL|kDmaRequestMux0TPM0Channel3|enumerator|kDmaRequestMux0TPM0Channel3 = 27|0x100U, /**< TPM0 C3V. */
DECL|kDmaRequestMux0TPM0Overflow|enumerator|kDmaRequestMux0TPM0Overflow = 54|0x100U, /**< TPM0. */
DECL|kDmaRequestMux0TPM1Channel0|enumerator|kDmaRequestMux0TPM1Channel0 = 32|0x100U, /**< TPM1 C0V. */
DECL|kDmaRequestMux0TPM1Channel1|enumerator|kDmaRequestMux0TPM1Channel1 = 33|0x100U, /**< TPM1 C1V. */
DECL|kDmaRequestMux0TPM1Overflow|enumerator|kDmaRequestMux0TPM1Overflow = 55|0x100U, /**< TPM1. */
DECL|kDmaRequestMux0TPM2Channel0|enumerator|kDmaRequestMux0TPM2Channel0 = 34|0x100U, /**< TPM2 C0V. */
DECL|kDmaRequestMux0TPM2Channel1|enumerator|kDmaRequestMux0TPM2Channel1 = 35|0x100U, /**< TPM2 C1V. */
DECL|kDmaRequestMux0TPM2Overflow|enumerator|kDmaRequestMux0TPM2Overflow = 56|0x100U, /**< TPM2. */
DECL|kDmaRequestMux0TSI0|enumerator|kDmaRequestMux0TSI0 = 57|0x100U, /**< TSI0. */
