# Benchmark "merge" written by ABC on Sat Oct 19 00:53:53 2024
.model merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins_valid[0] \
 ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] ins_valid[5] \
 ins_valid[6] ins_valid[7] ins_valid[8] ins_valid[9] ins_valid[10] \
 outs_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] ins_ready[9] \
 ins_ready[10] outs[0] outs[1] outs[2] outs_valid

.latch       n126 tehb_inst.dataReg[0]  0
.latch       n131 tehb_inst.dataReg[1]  0
.latch       n136 tehb_inst.dataReg[2]  0
.latch       n141 tehb_inst.control.fullReg  0

.names tehb_inst.dataReg[0] tehb_inst.control.fullReg new_n75
11 1
.names ins[0] ins_valid[10] new_n76
10 1
.names ins[30] ins_valid[10] new_n77
11 1
.names new_n76 new_n77 new_n78
00 1
.names ins_valid[9] new_n78 new_n79
00 1
.names ins[27] ins_valid[9] new_n80
11 1
.names new_n79 new_n80 new_n81
00 1
.names ins_valid[8] new_n81 new_n82
00 1
.names ins[24] ins_valid[8] new_n83
11 1
.names new_n82 new_n83 new_n84
00 1
.names ins_valid[7] new_n84 new_n85
00 1
.names ins[21] ins_valid[7] new_n86
11 1
.names new_n85 new_n86 new_n87
00 1
.names ins_valid[6] new_n87 new_n88
00 1
.names ins[18] ins_valid[6] new_n89
11 1
.names new_n88 new_n89 new_n90
00 1
.names ins_valid[5] new_n90 new_n91
00 1
.names ins[15] ins_valid[5] new_n92
11 1
.names new_n91 new_n92 new_n93
00 1
.names ins_valid[4] new_n93 new_n94
00 1
.names ins[12] ins_valid[4] new_n95
11 1
.names new_n94 new_n95 new_n96
00 1
.names ins_valid[3] new_n96 new_n97
00 1
.names ins[9] ins_valid[3] new_n98
11 1
.names new_n97 new_n98 new_n99
00 1
.names ins_valid[2] new_n99 new_n100
00 1
.names ins[6] ins_valid[2] new_n101
11 1
.names new_n100 new_n101 new_n102
00 1
.names ins_valid[1] new_n102 new_n103
00 1
.names ins[3] ins_valid[1] new_n104
11 1
.names new_n103 new_n104 new_n105
00 1
.names ins_valid[0] new_n105 new_n106
00 1
.names ins[0] ins_valid[0] new_n107
11 1
.names new_n106 new_n107 new_n108
00 1
.names tehb_inst.control.fullReg new_n108 new_n109
00 1
.names new_n75 new_n109 outs[0]
00 0
.names tehb_inst.dataReg[1] tehb_inst.control.fullReg new_n111
11 1
.names ins[1] ins_valid[10] new_n112
10 1
.names ins[31] ins_valid[10] new_n113
11 1
.names new_n112 new_n113 new_n114
00 1
.names ins_valid[9] new_n114 new_n115
00 1
.names ins[28] ins_valid[9] new_n116
11 1
.names new_n115 new_n116 new_n117
00 1
.names ins_valid[8] new_n117 new_n118
00 1
.names ins[25] ins_valid[8] new_n119
11 1
.names new_n118 new_n119 new_n120
00 1
.names ins_valid[7] new_n120 new_n121
00 1
.names ins[22] ins_valid[7] new_n122
11 1
.names new_n121 new_n122 new_n123
00 1
.names ins_valid[6] new_n123 new_n124
00 1
.names ins[19] ins_valid[6] new_n125
11 1
.names new_n124 new_n125 new_n126_1
00 1
.names ins_valid[5] new_n126_1 new_n127
00 1
.names ins[16] ins_valid[5] new_n128
11 1
.names new_n127 new_n128 new_n129
00 1
.names ins_valid[4] new_n129 new_n130
00 1
.names ins[13] ins_valid[4] new_n131_1
11 1
.names new_n130 new_n131_1 new_n132
00 1
.names ins_valid[3] new_n132 new_n133
00 1
.names ins[10] ins_valid[3] new_n134
11 1
.names new_n133 new_n134 new_n135
00 1
.names ins_valid[2] new_n135 new_n136_1
00 1
.names ins[7] ins_valid[2] new_n137
11 1
.names new_n136_1 new_n137 new_n138
00 1
.names ins_valid[1] new_n138 new_n139
00 1
.names ins[4] ins_valid[1] new_n140
11 1
.names new_n139 new_n140 new_n141_1
00 1
.names ins_valid[0] new_n141_1 new_n142
00 1
.names ins[1] ins_valid[0] new_n143
11 1
.names new_n142 new_n143 new_n144
00 1
.names tehb_inst.control.fullReg new_n144 new_n145
00 1
.names new_n111 new_n145 outs[1]
00 0
.names tehb_inst.dataReg[2] tehb_inst.control.fullReg new_n147
11 1
.names ins[2] ins_valid[10] new_n148
10 1
.names ins[32] ins_valid[10] new_n149
11 1
.names new_n148 new_n149 new_n150
00 1
.names ins_valid[9] new_n150 new_n151
00 1
.names ins[29] ins_valid[9] new_n152
11 1
.names new_n151 new_n152 new_n153
00 1
.names ins_valid[8] new_n153 new_n154
00 1
.names ins[26] ins_valid[8] new_n155
11 1
.names new_n154 new_n155 new_n156
00 1
.names ins_valid[7] new_n156 new_n157
00 1
.names ins[23] ins_valid[7] new_n158
11 1
.names new_n157 new_n158 new_n159
00 1
.names ins_valid[6] new_n159 new_n160
00 1
.names ins[20] ins_valid[6] new_n161
11 1
.names new_n160 new_n161 new_n162
00 1
.names ins_valid[5] new_n162 new_n163
00 1
.names ins[17] ins_valid[5] new_n164
11 1
.names new_n163 new_n164 new_n165
00 1
.names ins_valid[4] new_n165 new_n166
00 1
.names ins[14] ins_valid[4] new_n167
11 1
.names new_n166 new_n167 new_n168
00 1
.names ins_valid[3] new_n168 new_n169
00 1
.names ins[11] ins_valid[3] new_n170
11 1
.names new_n169 new_n170 new_n171
00 1
.names ins_valid[2] new_n171 new_n172
00 1
.names ins[8] ins_valid[2] new_n173
11 1
.names new_n172 new_n173 new_n174
00 1
.names ins_valid[1] new_n174 new_n175
00 1
.names ins[5] ins_valid[1] new_n176
11 1
.names new_n175 new_n176 new_n177
00 1
.names ins_valid[0] new_n177 new_n178
00 1
.names ins[2] ins_valid[0] new_n179
11 1
.names new_n178 new_n179 new_n180
00 1
.names tehb_inst.control.fullReg new_n180 new_n181
00 1
.names new_n147 new_n181 outs[2]
00 0
.names ins_valid[0] ins_valid[1] new_n183
00 1
.names ins_valid[2] ins_valid[3] new_n184
00 1
.names ins_valid[4] ins_valid[5] new_n185
00 1
.names ins_valid[6] ins_valid[7] new_n186
00 1
.names ins_valid[8] ins_valid[9] new_n187
00 1
.names ins_valid[10] new_n187 new_n188
01 1
.names new_n185 new_n186 new_n189
11 1
.names new_n183 new_n184 new_n190
11 1
.names new_n189 new_n190 new_n191
11 1
.names new_n188 new_n191 new_n192
11 1
.names tehb_inst.control.fullReg new_n192 outs_valid
01 0
.names outs_ready tehb_inst.control.fullReg new_n194
00 1
.names new_n192 new_n194 new_n195
01 1
.names tehb_inst.dataReg[0] new_n195 new_n196
10 1
.names new_n108 new_n195 new_n197
01 1
.names new_n196 new_n197 new_n198
00 1
.names rst new_n198 n126
00 1
.names tehb_inst.dataReg[1] new_n195 new_n200
10 1
.names new_n144 new_n195 new_n201
01 1
.names new_n200 new_n201 new_n202
00 1
.names rst new_n202 n131
00 1
.names tehb_inst.dataReg[2] new_n195 new_n204
10 1
.names new_n180 new_n195 new_n205
01 1
.names new_n204 new_n205 new_n206
00 1
.names rst new_n206 n136
00 1
.names rst outs_ready new_n208
00 1
.names outs_valid new_n208 n141
11 1
.names tehb_inst.control.fullReg ins_ready[0]
0 1
.names ins_ready[0] ins_ready[1]
1 1
.names ins_ready[0] ins_ready[2]
1 1
.names ins_ready[0] ins_ready[3]
1 1
.names ins_ready[0] ins_ready[4]
1 1
.names ins_ready[0] ins_ready[5]
1 1
.names ins_ready[0] ins_ready[6]
1 1
.names ins_ready[0] ins_ready[7]
1 1
.names ins_ready[0] ins_ready[8]
1 1
.names ins_ready[0] ins_ready[9]
1 1
.names ins_ready[0] ins_ready[10]
1 1
.end
