
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.210255                       # Number of seconds simulated
sim_ticks                                210254516206                       # Number of ticks simulated
final_tick                               210254516206                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 222983                       # Simulator instruction rate (inst/s)
host_op_rate                                   253949                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              350767770                       # Simulator tick rate (ticks/s)
host_mem_usage                                1192120                       # Number of bytes of host memory used
host_seconds                                   599.41                       # Real time elapsed on the host
sim_insts                                   133658855                       # Number of instructions simulated
sim_ops                                     152220152                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 210254516206                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           30912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        37111680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37142592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        30912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     37041472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        37041472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           579870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              580353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        578773                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             578773                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             147022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          176508361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             176655383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        147022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           147022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       176174442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176174442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       176174442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            147022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         176508361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            352829824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      580353                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     578950                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1160706                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1157900                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               37142080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                37052000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37142592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             37052800                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            144608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            144492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            144458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            146290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            146058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            145888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            144386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            144510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            144235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            144164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            144160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            145912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            145660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            145576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            144022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            144146                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  210254357103                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               1160706                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1157900                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  580125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  580131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  63359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  63993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  64369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  64370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  64370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  64369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  64369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  64369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  64368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  64368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  64368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  64368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  64368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  64368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  64368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  64368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1135631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.332686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    62.565762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    20.763111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63        120190     10.58%     10.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127       938842     82.67%     93.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        74755      6.58%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          977      0.09%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          827      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           19      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1135631                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        64368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.031941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.005159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.544055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          64309     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            52      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64368                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        64368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.988364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.987134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.205880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              376      0.58%      0.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              614      0.95%      1.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            62762     97.50%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              615      0.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64368                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  36607940872                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             59821740872                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5803450000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31539.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51539.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       176.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    176.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   623190                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  559740                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.34                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     181362.73                       # Average gap between requests
system.mem_ctrls.pageHitRate                    51.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2027108475                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             1068401644.800255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1364971440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1083771000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1309612980                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2357371491                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         82950928.799981                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    2374080636.450019                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    12946441.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           11681215037.549835                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             55.557499                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         154620098192                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    375128333                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7040930000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3594704577                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   48218168611                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 151025584685                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 210254516206                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                24506681                       # Number of BP lookups
system.cpu.branchPred.condPredicted          14196546                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             56172                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9096351                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9095615                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.991909                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 3483711                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             132                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              120                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 210254516206                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 210254516206                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 210254516206                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 210254516206                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    210254516206                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        252406383                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              66999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      135674366                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    24506681                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12579338                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     252254410                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  113178                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            70                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          306                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  90113335                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   233                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          252378403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.612019                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.811088                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                150969451     59.82%     59.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 48357596     19.16%     78.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 53051356     21.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            252378403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.097092                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.537524                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 16996109                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             158776190                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  54088145                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              22461676                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  56283                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              9002137                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   320                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              152579670                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                220610                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  56283                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 28431338                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                10209020                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       69188826                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  64806228                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              79686708                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              152356091                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                109653                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1465238                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      2                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                7352646                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               57648212                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           169291544                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             684822580                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        154626958                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                73                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             169098839                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   192702                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            3374537                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        3374536                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  28232211                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             28691889                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24187709                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2805994                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               11                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  145568902                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             6749055                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 152316272                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               122                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           97804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        14247                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     252378403                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.603523                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.808862                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           152427566     60.40%     60.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            47585402     18.85%     79.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            52365435     20.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       252378403                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 873071     14.85%     14.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5004701     85.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              97749274     64.18%     64.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1687671      1.11%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    3      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              1      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             28691767     18.84%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24187500     15.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              21      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             28      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              152316272                       # Type of FU issued
system.cpu.iq.rate                           0.603456                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5877775                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038589                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          562888733                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         152416071                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    152314058                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 110                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 81                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           43                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              158193984                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      56                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1126748                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3122                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          391                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          343                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  56283                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2425                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2306                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           152317962                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              28691889                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24187709                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            3374536                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2076                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            391                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          55317                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          680                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                55997                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             152315141                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28691523                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1130                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             5                       # number of nop insts executed
system.cpu.iew.exec_refs                     52878961                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 24134364                       # Number of branches executed
system.cpu.iew.exec_stores                   24187438                       # Number of stores executed
system.cpu.iew.exec_rate                     0.603452                       # Inst execution rate
system.cpu.iew.wb_sent                      152314389                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     152314101                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  63791210                       # num instructions producing a value
system.cpu.iew.wb_consumers                  80565863                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.603448                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.791790                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           97147                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         6749053                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             55873                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    252319897                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.603282                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.816339                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    153979807     61.03%     61.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     44460028     17.62%     78.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     53880062     21.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    252319897                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            133658855                       # Number of instructions committed
system.cpu.commit.committedOps              152220152                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       52876132                       # Number of memory references committed
system.cpu.commit.loads                      28688767                       # Number of loads committed
system.cpu.commit.membars                     3374518                       # Number of memory barriers committed
system.cpu.commit.branches                   24133954                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         39                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 128140879                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3374684                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         97656760     64.15%     64.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1687259      1.11%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            1      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        28688756     18.85%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       24187338     15.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           11      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           27      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         152220152                       # Class of committed instruction
system.cpu.commit.bw_lim_events              53880062                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    350756887                       # The number of ROB reads
system.cpu.rob.rob_writes                   304693106                       # The number of ROB writes
system.cpu.timesIdled                             389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           27980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   133658855                       # Number of Instructions Simulated
system.cpu.committedOps                     152220152                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.888437                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.888437                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.529538                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.529538                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                154475627                       # number of integer regfile reads
system.cpu.int_regfile_writes                95009420                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        51                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       31                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 548078785                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 65821143                       # number of cc regfile writes
system.cpu.misc_regfile_reads                79874817                       # number of misc regfile reads
system.cpu.misc_regfile_writes               13498067                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 210254516206                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            578846                       # number of replacements
system.cpu.dcache.tags.tagsinuse           991.597332                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52859327                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            579870                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             91.157202                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   991.597332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.968357                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.968357                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         214337242                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        214337242                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 210254516206                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     25877317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25877317                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20232960                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20232960                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data      3374516                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      3374516                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data      3374516                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      3374516                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46110277                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46110277                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46110295                       # number of overall hits
system.cpu.dcache.overall_hits::total        46110295                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          137                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           137                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       579866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       579866                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       580003                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         580003                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       580015                       # number of overall misses
system.cpu.dcache.overall_misses::total        580015                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     12215506                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12215506                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  51551804017                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  51551804017                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       103292                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       103292                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  51564019523                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51564019523                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  51564019523                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51564019523                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     25877454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25877454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     20812826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     20812826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data      3374517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      3374517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data      3374516                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      3374516                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     46690280                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     46690280                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     46690310                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46690310                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.027861                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027861                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012422                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012422                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.012423                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012423                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 89164.277372                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89164.277372                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88902.960368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88902.960368                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data       103292                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       103292                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 88903.022093                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88903.022093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 88901.182768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88901.182768                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       578846                       # number of writebacks
system.cpu.dcache.writebacks::total            578846                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           98                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          142                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           93                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       579768                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       579768                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       579861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       579861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       579869                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       579869                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8410677                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8410677                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  50333296222                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  50333296222                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       699919                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       699919                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       100837                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       100837                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  50341706899                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50341706899                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  50342406818                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50342406818                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.027856                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027856                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.266667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012419                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012419                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012419                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012419                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 90437.387097                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90437.387097                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 86816.271719                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86816.271719                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 87489.875000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87489.875000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data       100837                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       100837                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 86816.852485                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86816.852485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 86816.861771                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86816.861771                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 210254516206                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 210254516206                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 210254516206                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               130                       # number of replacements
system.cpu.icache.tags.tagsinuse           352.964286                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            90112775                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               483                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          186568.892340                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   352.964286                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.689383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.689383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          353                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         180227153                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        180227153                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 210254516206                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     90112775                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        90112775                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      90112775                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         90112775                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     90112775                       # number of overall hits
system.cpu.icache.overall_hits::total        90112775                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          560                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           560                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          560                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            560                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          560                       # number of overall misses
system.cpu.icache.overall_misses::total           560                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     44207060                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44207060                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     44207060                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44207060                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     44207060                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44207060                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     90113335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     90113335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     90113335                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     90113335                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     90113335                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     90113335                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78941.178571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78941.178571                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78941.178571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78941.178571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78941.178571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78941.178571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7044                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               109                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.623853                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          130                       # number of writebacks
system.cpu.icache.writebacks::total               130                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           77                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           77                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          483                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          483                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          483                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          483                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          483                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          483                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     39990214                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39990214                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     39990214                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39990214                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     39990214                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39990214                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 82795.474120                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82795.474120                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 82795.474120                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82795.474120                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 82795.474120                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82795.474120                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 210254516206                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 210254516206                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests       1159329                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       578976                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 210254516206                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                585                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       578773                       # Transaction distribution
system.membus.trans_dist::WritebackClean          203                       # Transaction distribution
system.membus.trans_dist::ReadExReq            579768                       # Transaction distribution
system.membus.trans_dist::ReadExResp           579768                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            483                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           102                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1738586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1739682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        39232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     74157824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74197056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            580353                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000045                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006693                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  580327    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      26      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              580353                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4057829843                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2652107                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         3159291302                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
