m255
K3
13
cModel Technology
dD:\Electrical_course\T6\FPGA\Project\phase3\verilog\interleaver
vdeinterleaver
ViYKzeicXO]m`me4L0MQ982
r1
!s85 0
31
ID_^=`:f@h`PS;?f]D@B4T3
Z0 dD:\Electrical_course\T6\FPGA\Project\phase3\verilog\deinterleaver
w1625053240
Z1 8D:/Electrical_course/T6/FPGA/Project/phase3/verilog/deinterleaver/deinterleaver.v
Z2 FD:/Electrical_course/T6/FPGA/Project/phase3/verilog/deinterleaver/deinterleaver.v
L0 1
Z3 OL;L;10.1c;51
Z4 !s90 -reportprogress|300|-work|work|-vopt|D:/Electrical_course/T6/FPGA/Project/phase3/verilog/deinterleaver/deinterleaver.v|
Z5 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z6 !s107 D:/Electrical_course/T6/FPGA/Project/phase3/verilog/deinterleaver/deinterleaver.v|
!s100 HAc`L^?bYP_E>8z9A_[<_3
!s108 1625053367.702000
!i10b 1
vdeinterleaver_tb
VmzSf<<0ETd:JHgX?]7QnU1
r1
31
IA_HH_Q7gi=df[:KhL5^8j1
Z7 dD:\Electrical_course\T6\FPGA\Project\phase3\verilog\deinterleaver
w1625053354
8D:/Electrical_course/T6/FPGA/Project/phase3/verilog/deinterleaver/deinterleaver_tb.v
FD:/Electrical_course/T6/FPGA/Project/phase3/verilog/deinterleaver/deinterleaver_tb.v
L0 1
R3
R5
!s85 0
!s90 -reportprogress|300|-work|work|-vopt|D:/Electrical_course/T6/FPGA/Project/phase3/verilog/deinterleaver/deinterleaver_tb.v|
!i10b 1
!s100 bkl@gQkjPlkl41UHCJ@Zc0
!s108 1625053367.833000
!s107 D:/Electrical_course/T6/FPGA/Project/phase3/verilog/deinterleaver/deinterleaver_tb.v|
vinterleaver
ICQZ:k@zQF5ccjjn@UD6n[1
V3UDP`gH@Z;heG2Bh`P^2[1
R7
w1625053025
R1
R2
L0 1
R3
r1
31
R5
R6
R4
!s100 NXhnQdaLh978gooK4SnK;2
!s108 1625053226.182000
!i10b 1
!s85 0
