Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 20:01:47 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.559        0.000                      0                  444        0.158        0.000                      0                  444        3.000        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.559        0.000                      0                  444        0.158        0.000                      0                  444        3.000        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 1.536ns (25.911%)  route 4.392ns (74.089%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.973     0.973    fsm1/clk
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=4, routed)           0.829     2.258    fsm1/fsm1_out[27]
    SLICE_X27Y75         LUT4 (Prop_lut4_I2_O)        0.152     2.410 f  fsm1/C_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.900     3.309    fsm1/C_addr0[3]_INST_0_i_21_n_0
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.326     3.635 f  fsm1/C_addr0[3]_INST_0_i_9/O
                         net (fo=4, routed)           0.392     4.028    fsm1/C_addr0[3]_INST_0_i_9_n_0
    SLICE_X26Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.152 r  fsm1/out[31]_i_6__0/O
                         net (fo=1, routed)           0.680     4.832    fsm5/out_reg[31]
    SLICE_X26Y72         LUT5 (Prop_lut5_I0_O)        0.150     4.982 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.506     5.487    fsm1/fsm1_write_en
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.328     5.815 r  fsm1/out[31]_i_1/O
                         net (fo=29, routed)          1.086     6.901    fsm1/out[31]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=171, unset)          0.924     7.924    fsm1/clk
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm1/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.901    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 1.536ns (25.911%)  route 4.392ns (74.089%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.973     0.973    fsm1/clk
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=4, routed)           0.829     2.258    fsm1/fsm1_out[27]
    SLICE_X27Y75         LUT4 (Prop_lut4_I2_O)        0.152     2.410 f  fsm1/C_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.900     3.309    fsm1/C_addr0[3]_INST_0_i_21_n_0
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.326     3.635 f  fsm1/C_addr0[3]_INST_0_i_9/O
                         net (fo=4, routed)           0.392     4.028    fsm1/C_addr0[3]_INST_0_i_9_n_0
    SLICE_X26Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.152 r  fsm1/out[31]_i_6__0/O
                         net (fo=1, routed)           0.680     4.832    fsm5/out_reg[31]
    SLICE_X26Y72         LUT5 (Prop_lut5_I0_O)        0.150     4.982 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.506     5.487    fsm1/fsm1_write_en
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.328     5.815 r  fsm1/out[31]_i_1/O
                         net (fo=29, routed)          1.086     6.901    fsm1/out[31]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=171, unset)          0.924     7.924    fsm1/clk
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm1/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.901    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 1.536ns (25.911%)  route 4.392ns (74.089%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.973     0.973    fsm1/clk
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=4, routed)           0.829     2.258    fsm1/fsm1_out[27]
    SLICE_X27Y75         LUT4 (Prop_lut4_I2_O)        0.152     2.410 f  fsm1/C_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.900     3.309    fsm1/C_addr0[3]_INST_0_i_21_n_0
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.326     3.635 f  fsm1/C_addr0[3]_INST_0_i_9/O
                         net (fo=4, routed)           0.392     4.028    fsm1/C_addr0[3]_INST_0_i_9_n_0
    SLICE_X26Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.152 r  fsm1/out[31]_i_6__0/O
                         net (fo=1, routed)           0.680     4.832    fsm5/out_reg[31]
    SLICE_X26Y72         LUT5 (Prop_lut5_I0_O)        0.150     4.982 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.506     5.487    fsm1/fsm1_write_en
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.328     5.815 r  fsm1/out[31]_i_1/O
                         net (fo=29, routed)          1.086     6.901    fsm1/out[31]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=171, unset)          0.924     7.924    fsm1/clk
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm1/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.901    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 1.536ns (25.911%)  route 4.392ns (74.089%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.973     0.973    fsm1/clk
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=4, routed)           0.829     2.258    fsm1/fsm1_out[27]
    SLICE_X27Y75         LUT4 (Prop_lut4_I2_O)        0.152     2.410 f  fsm1/C_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.900     3.309    fsm1/C_addr0[3]_INST_0_i_21_n_0
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.326     3.635 f  fsm1/C_addr0[3]_INST_0_i_9/O
                         net (fo=4, routed)           0.392     4.028    fsm1/C_addr0[3]_INST_0_i_9_n_0
    SLICE_X26Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.152 r  fsm1/out[31]_i_6__0/O
                         net (fo=1, routed)           0.680     4.832    fsm5/out_reg[31]
    SLICE_X26Y72         LUT5 (Prop_lut5_I0_O)        0.150     4.982 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.506     5.487    fsm1/fsm1_write_en
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.328     5.815 r  fsm1/out[31]_i_1/O
                         net (fo=29, routed)          1.086     6.901    fsm1/out[31]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=171, unset)          0.924     7.924    fsm1/clk
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm1/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.901    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.536ns (27.152%)  route 4.121ns (72.848%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.973     0.973    fsm1/clk
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=4, routed)           0.829     2.258    fsm1/fsm1_out[27]
    SLICE_X27Y75         LUT4 (Prop_lut4_I2_O)        0.152     2.410 f  fsm1/C_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.900     3.309    fsm1/C_addr0[3]_INST_0_i_21_n_0
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.326     3.635 f  fsm1/C_addr0[3]_INST_0_i_9/O
                         net (fo=4, routed)           0.392     4.028    fsm1/C_addr0[3]_INST_0_i_9_n_0
    SLICE_X26Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.152 r  fsm1/out[31]_i_6__0/O
                         net (fo=1, routed)           0.680     4.832    fsm5/out_reg[31]
    SLICE_X26Y72         LUT5 (Prop_lut5_I0_O)        0.150     4.982 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.506     5.487    fsm1/fsm1_write_en
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.328     5.815 r  fsm1/out[31]_i_1/O
                         net (fo=29, routed)          0.815     6.630    fsm1/out[31]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  fsm1/out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=171, unset)          0.924     7.924    fsm1/clk
    SLICE_X28Y76         FDRE                                         r  fsm1/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm1/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.536ns (27.152%)  route 4.121ns (72.848%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.973     0.973    fsm1/clk
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=4, routed)           0.829     2.258    fsm1/fsm1_out[27]
    SLICE_X27Y75         LUT4 (Prop_lut4_I2_O)        0.152     2.410 f  fsm1/C_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.900     3.309    fsm1/C_addr0[3]_INST_0_i_21_n_0
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.326     3.635 f  fsm1/C_addr0[3]_INST_0_i_9/O
                         net (fo=4, routed)           0.392     4.028    fsm1/C_addr0[3]_INST_0_i_9_n_0
    SLICE_X26Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.152 r  fsm1/out[31]_i_6__0/O
                         net (fo=1, routed)           0.680     4.832    fsm5/out_reg[31]
    SLICE_X26Y72         LUT5 (Prop_lut5_I0_O)        0.150     4.982 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.506     5.487    fsm1/fsm1_write_en
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.328     5.815 r  fsm1/out[31]_i_1/O
                         net (fo=29, routed)          0.815     6.630    fsm1/out[31]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  fsm1/out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=171, unset)          0.924     7.924    fsm1/clk
    SLICE_X28Y76         FDRE                                         r  fsm1/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm1/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.536ns (27.152%)  route 4.121ns (72.848%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.973     0.973    fsm1/clk
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=4, routed)           0.829     2.258    fsm1/fsm1_out[27]
    SLICE_X27Y75         LUT4 (Prop_lut4_I2_O)        0.152     2.410 f  fsm1/C_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.900     3.309    fsm1/C_addr0[3]_INST_0_i_21_n_0
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.326     3.635 f  fsm1/C_addr0[3]_INST_0_i_9/O
                         net (fo=4, routed)           0.392     4.028    fsm1/C_addr0[3]_INST_0_i_9_n_0
    SLICE_X26Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.152 r  fsm1/out[31]_i_6__0/O
                         net (fo=1, routed)           0.680     4.832    fsm5/out_reg[31]
    SLICE_X26Y72         LUT5 (Prop_lut5_I0_O)        0.150     4.982 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.506     5.487    fsm1/fsm1_write_en
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.328     5.815 r  fsm1/out[31]_i_1/O
                         net (fo=29, routed)          0.815     6.630    fsm1/out[31]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  fsm1/out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=171, unset)          0.924     7.924    fsm1/clk
    SLICE_X28Y76         FDRE                                         r  fsm1/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm1/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.536ns (27.152%)  route 4.121ns (72.848%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.973     0.973    fsm1/clk
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=4, routed)           0.829     2.258    fsm1/fsm1_out[27]
    SLICE_X27Y75         LUT4 (Prop_lut4_I2_O)        0.152     2.410 f  fsm1/C_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.900     3.309    fsm1/C_addr0[3]_INST_0_i_21_n_0
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.326     3.635 f  fsm1/C_addr0[3]_INST_0_i_9/O
                         net (fo=4, routed)           0.392     4.028    fsm1/C_addr0[3]_INST_0_i_9_n_0
    SLICE_X26Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.152 r  fsm1/out[31]_i_6__0/O
                         net (fo=1, routed)           0.680     4.832    fsm5/out_reg[31]
    SLICE_X26Y72         LUT5 (Prop_lut5_I0_O)        0.150     4.982 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.506     5.487    fsm1/fsm1_write_en
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.328     5.815 r  fsm1/out[31]_i_1/O
                         net (fo=29, routed)          0.815     6.630    fsm1/out[31]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  fsm1/out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=171, unset)          0.924     7.924    fsm1/clk
    SLICE_X28Y76         FDRE                                         r  fsm1/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm1/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.536ns (27.261%)  route 4.098ns (72.739%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.973     0.973    fsm1/clk
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=4, routed)           0.829     2.258    fsm1/fsm1_out[27]
    SLICE_X27Y75         LUT4 (Prop_lut4_I2_O)        0.152     2.410 f  fsm1/C_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.900     3.309    fsm1/C_addr0[3]_INST_0_i_21_n_0
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.326     3.635 f  fsm1/C_addr0[3]_INST_0_i_9/O
                         net (fo=4, routed)           0.392     4.028    fsm1/C_addr0[3]_INST_0_i_9_n_0
    SLICE_X26Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.152 r  fsm1/out[31]_i_6__0/O
                         net (fo=1, routed)           0.680     4.832    fsm5/out_reg[31]
    SLICE_X26Y72         LUT5 (Prop_lut5_I0_O)        0.150     4.982 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.506     5.487    fsm1/fsm1_write_en
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.328     5.815 r  fsm1/out[31]_i_1/O
                         net (fo=29, routed)          0.792     6.607    fsm1/out[31]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  fsm1/out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=171, unset)          0.924     7.924    fsm1/clk
    SLICE_X28Y73         FDRE                                         r  fsm1/out_reg[16]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y73         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm1/out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 fsm1/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.536ns (27.261%)  route 4.098ns (72.739%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.973     0.973    fsm1/clk
    SLICE_X28Y75         FDRE                                         r  fsm1/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[27]/Q
                         net (fo=4, routed)           0.829     2.258    fsm1/fsm1_out[27]
    SLICE_X27Y75         LUT4 (Prop_lut4_I2_O)        0.152     2.410 f  fsm1/C_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.900     3.309    fsm1/C_addr0[3]_INST_0_i_21_n_0
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.326     3.635 f  fsm1/C_addr0[3]_INST_0_i_9/O
                         net (fo=4, routed)           0.392     4.028    fsm1/C_addr0[3]_INST_0_i_9_n_0
    SLICE_X26Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.152 r  fsm1/out[31]_i_6__0/O
                         net (fo=1, routed)           0.680     4.832    fsm5/out_reg[31]
    SLICE_X26Y72         LUT5 (Prop_lut5_I0_O)        0.150     4.982 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.506     5.487    fsm1/fsm1_write_en
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.328     5.815 r  fsm1/out[31]_i_1/O
                         net (fo=29, routed)          0.792     6.607    fsm1/out[31]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  fsm1/out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=171, unset)          0.924     7.924    fsm1/clk
    SLICE_X28Y73         FDRE                                         r  fsm1/out_reg[17]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y73         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm1/out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  0.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 j1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.410     0.410    j1/clk
    SLICE_X33Y74         FDRE                                         r  j1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j1/out_reg[0]/Q
                         net (fo=6, routed)           0.121     0.673    j1/j1_out[0]
    SLICE_X32Y74         LUT4 (Prop_lut4_I2_O)        0.048     0.721 r  j1/out[3]_i_3__4/O
                         net (fo=1, routed)           0.000     0.721    j1/out[3]_i_3__4_n_0
    SLICE_X32Y74         FDRE                                         r  j1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.432     0.432    j1/clk
    SLICE_X32Y74         FDRE                                         r  j1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.131     0.563    j1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 j1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.410     0.410    j1/clk
    SLICE_X33Y74         FDRE                                         r  j1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j1/out_reg[0]/Q
                         net (fo=6, routed)           0.121     0.673    j1/j1_out[0]
    SLICE_X32Y74         LUT3 (Prop_lut3_I1_O)        0.045     0.718 r  j1/out[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.718    j1/out[2]_i_1__1_n_0
    SLICE_X32Y74         FDRE                                         r  j1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.432     0.432    j1/clk
    SLICE_X32Y74         FDRE                                         r  j1/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.120     0.552    j1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 multp1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.410     0.410    multp1/clk
    SLICE_X33Y72         FDRE                                         r  multp1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp1/done_reg/Q
                         net (fo=4, routed)           0.121     0.673    multp1/multp1_done
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.045     0.718 r  multp1/out[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.718    multp1/out[0]_i_1__6_n_0
    SLICE_X32Y72         FDRE                                         r  multp1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.432     0.432    multp1/clk
    SLICE_X32Y72         FDRE                                         r  multp1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.120     0.552    multp1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 multp1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.410     0.410    multp1/clk
    SLICE_X33Y72         FDRE                                         r  multp1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp1/done_reg/Q
                         net (fo=4, routed)           0.125     0.677    multp1/multp1_done
    SLICE_X32Y72         LUT4 (Prop_lut4_I1_O)        0.045     0.722 r  multp1/out[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.722    v0/out_reg[0]_1
    SLICE_X32Y72         FDRE                                         r  v0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.432     0.432    v0/clk
    SLICE_X32Y72         FDRE                                         r  v0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.121     0.553    v0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.888%)  route 0.166ns (47.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.410     0.410    cond_stored1/clk
    SLICE_X27Y75         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  cond_stored1/out_reg[0]/Q
                         net (fo=8, routed)           0.166     0.717    fsm6/cond_stored1_out
    SLICE_X26Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.762 r  fsm6/out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.762    done_reg1/out_reg[0]_0
    SLICE_X26Y76         FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.432     0.432    done_reg1/clk
    SLICE_X26Y76         FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y76         FDRE (Hold_fdre_C_D)         0.121     0.553    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.347%)  route 0.144ns (43.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.410     0.410    cond_computed0/clk
    SLICE_X31Y75         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed0/out_reg[0]/Q
                         net (fo=4, routed)           0.144     0.695    fsm4/cond_computed0_out
    SLICE_X31Y75         LUT6 (Prop_lut6_I4_O)        0.045     0.740 r  fsm4/out[0]_i_1__8/O
                         net (fo=1, routed)           0.000     0.740    cond_computed0/out_reg[0]_0
    SLICE_X31Y75         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.432     0.432    cond_computed0/clk
    SLICE_X31Y75         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 k0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.897%)  route 0.172ns (48.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.410     0.410    k0/clk
    SLICE_X28Y77         FDRE                                         r  k0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/done_reg/Q
                         net (fo=3, routed)           0.172     0.724    fsm4/k0_done
    SLICE_X26Y77         LUT6 (Prop_lut6_I2_O)        0.045     0.769 r  fsm4/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.769    fsm4/out[0]_i_1_n_0
    SLICE_X26Y77         FDRE                                         r  fsm4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.432     0.432    fsm4/clk
    SLICE_X26Y77         FDRE                                         r  fsm4/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y77         FDRE (Hold_fdre_C_D)         0.120     0.552    fsm4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 fsm0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C_i_j0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.741%)  route 0.173ns (48.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.410     0.410    fsm0/clk
    SLICE_X29Y71         FDRE                                         r  fsm0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm0/out_reg[1]/Q
                         net (fo=6, routed)           0.173     0.725    fsm0/fsm0_out[1]
    SLICE_X30Y71         LUT6 (Prop_lut6_I1_O)        0.045     0.770 r  fsm0/out[0]_i_1__12/O
                         net (fo=1, routed)           0.000     0.770    C_i_j0/out_reg[0]_1
    SLICE_X30Y71         FDRE                                         r  C_i_j0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.432     0.432    C_i_j0/clk
    SLICE_X30Y71         FDRE                                         r  C_i_j0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.120     0.552    C_i_j0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.561%)  route 0.136ns (39.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.410     0.410    multp0/clk
    SLICE_X30Y71         FDRE                                         r  multp0/out_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp0/out_tmp_reg/Q
                         net (fo=1, routed)           0.136     0.710    multp0/out_tmp_reg_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.045     0.755 r  multp0/out[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.755    multp0/out[0]_i_1__4_n_0
    SLICE_X31Y71         FDRE                                         r  multp0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.432     0.432    multp0/clk
    SLICE_X31Y71         FDRE                                         r  multp0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.092     0.524    multp0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 i0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.692%)  route 0.173ns (45.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.410     0.410    i0/clk
    SLICE_X30Y73         FDRE                                         r  i0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  i0/done_reg/Q
                         net (fo=5, routed)           0.173     0.747    fsm5/i0_done
    SLICE_X30Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.792 r  fsm5/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.792    i0/D[0]
    SLICE_X30Y72         FDRE                                         r  i0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=171, unset)          0.432     0.432    i0/clk
    SLICE_X30Y72         FDRE                                         r  i0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.121     0.553    i0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y71  C_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X31Y75  cond_computed0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X26Y76  cond_computed1/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X32Y75  cond_stored0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X27Y75  cond_stored1/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X31Y75  done_reg0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X26Y76  done_reg1/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y75  fsm0/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y75  fsm0/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y75  fsm0/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y71  C_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y75  cond_computed0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X26Y76  cond_computed1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y75  cond_stored0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X27Y75  cond_stored1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y75  done_reg0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X26Y76  done_reg1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y75  fsm0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y75  fsm0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y75  fsm0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y71  C_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y75  cond_computed0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X26Y76  cond_computed1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y75  cond_stored0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X27Y75  cond_stored1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y75  done_reg0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X26Y76  done_reg1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y75  fsm0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y75  fsm0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y75  fsm0/out_reg[18]/C



