|REG_AR8
data[0] => ramdata~18.DATAIN
data[0] => ramdata.DATAIN
data[1] => ramdata~17.DATAIN
data[1] => ramdata.DATAIN1
data[2] => ramdata~16.DATAIN
data[2] => ramdata.DATAIN2
data[3] => ramdata~15.DATAIN
data[3] => ramdata.DATAIN3
data[4] => ramdata~14.DATAIN
data[4] => ramdata.DATAIN4
data[5] => ramdata~13.DATAIN
data[5] => ramdata.DATAIN5
data[6] => ramdata~12.DATAIN
data[6] => ramdata.DATAIN6
data[7] => ramdata~11.DATAIN
data[7] => ramdata.DATAIN7
data[8] => ramdata~10.DATAIN
data[8] => ramdata.DATAIN8
data[9] => ramdata~9.DATAIN
data[9] => ramdata.DATAIN9
data[10] => ramdata~8.DATAIN
data[10] => ramdata.DATAIN10
data[11] => ramdata~7.DATAIN
data[11] => ramdata.DATAIN11
data[12] => ramdata~6.DATAIN
data[12] => ramdata.DATAIN12
data[13] => ramdata~5.DATAIN
data[13] => ramdata.DATAIN13
data[14] => ramdata~4.DATAIN
data[14] => ramdata.DATAIN14
data[15] => ramdata~3.DATAIN
data[15] => ramdata.DATAIN15
sel[0] => ramdata~2.DATAIN
sel[0] => ramdata.WADDR
sel[0] => ramdata.RADDR
sel[1] => ramdata~1.DATAIN
sel[1] => ramdata.WADDR1
sel[1] => ramdata.RADDR1
sel[2] => ramdata~0.DATAIN
sel[2] => ramdata.WADDR2
sel[2] => ramdata.RADDR2
clk => ramdata~19.CLK
clk => ramdata~0.CLK
clk => ramdata~1.CLK
clk => ramdata~2.CLK
clk => ramdata~3.CLK
clk => ramdata~4.CLK
clk => ramdata~5.CLK
clk => ramdata~6.CLK
clk => ramdata~7.CLK
clk => ramdata~8.CLK
clk => ramdata~9.CLK
clk => ramdata~10.CLK
clk => ramdata~11.CLK
clk => ramdata~12.CLK
clk => ramdata~13.CLK
clk => ramdata~14.CLK
clk => ramdata~15.CLK
clk => ramdata~16.CLK
clk => ramdata~17.CLK
clk => ramdata~18.CLK
clk => ramdata.CLK0
q[0] <= ramdata.DATAOUT
q[1] <= ramdata.DATAOUT1
q[2] <= ramdata.DATAOUT2
q[3] <= ramdata.DATAOUT3
q[4] <= ramdata.DATAOUT4
q[5] <= ramdata.DATAOUT5
q[6] <= ramdata.DATAOUT6
q[7] <= ramdata.DATAOUT7
q[8] <= ramdata.DATAOUT8
q[9] <= ramdata.DATAOUT9
q[10] <= ramdata.DATAOUT10
q[11] <= ramdata.DATAOUT11
q[12] <= ramdata.DATAOUT12
q[13] <= ramdata.DATAOUT13
q[14] <= ramdata.DATAOUT14
q[15] <= ramdata.DATAOUT15


