PPA Report for decoder_delay.v (Module: decoder_delay)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 3
IO Count: 11
Cell Count: 43

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1303.78 MHz
Reg-to-Reg Critical Path Delay: 0.559 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
