
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -0.19

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns -0.16

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack -0.16

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dynamic_node_top.east_input.NIB.head_ptr_f[0]$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: _19156_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dynamic_node_top.east_input.NIB.head_ptr_f[0]$_SDFFE_PP0N_/CK (DFF_X1)
     2    3.30    0.01    0.07    0.07 ^ dynamic_node_top.east_input.NIB.head_ptr_f[0]$_SDFFE_PP0N_/QN (DFF_X1)
                                         dynamic_node_top.east_input.NIB.head_ptr_next[0] (net)
                  0.01    0.00    0.07 ^ _15769_/A (XOR2_X1)
     1    1.65    0.01    0.01    0.08 v _15769_/Z (XOR2_X1)
                                         _02392_ (net)
                  0.01    0.00    0.08 v _15770_/A2 (NOR2_X1)
     1    1.19    0.01    0.03    0.11 ^ _15770_/ZN (NOR2_X1)
                                         _00081_ (net)
                  0.01    0.00    0.11 ^ _19156_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _19156_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _19163_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: thanksIn_P (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _19163_/CK (DFF_X1)
     3    6.87    0.02    0.10    0.10 ^ _19163_/Q (DFF_X1)
                                         _00008_ (net)
                  0.02    0.00    0.10 ^ _10807_/A (BUF_X4)
     5   26.44    0.02    0.04    0.13 ^ _10807_/Z (BUF_X4)
                                         _05309_ (net)
                  0.02    0.00    0.13 ^ _10808_/A (BUF_X16)
    19   53.66    0.01    0.03    0.16 ^ _10808_/Z (BUF_X16)
                                         _05310_ (net)
                  0.01    0.00    0.16 ^ _10812_/A (BUF_X4)
    10   28.85    0.02    0.03    0.19 ^ _10812_/Z (BUF_X4)
                                         _05314_ (net)
                  0.02    0.00    0.20 ^ _10813_/A (BUF_X4)
    10   27.74    0.02    0.04    0.23 ^ _10813_/Z (BUF_X4)
                                         _05315_ (net)
                  0.02    0.00    0.23 ^ _13097_/A (BUF_X4)
    10   29.46    0.02    0.04    0.27 ^ _13097_/Z (BUF_X4)
                                         _07497_ (net)
                  0.02    0.00    0.27 ^ _13104_/S (MUX2_X1)
     1    5.82    0.01    0.07    0.34 v _13104_/Z (MUX2_X1)
                                         _07503_ (net)
                  0.01    0.00    0.34 v _13105_/B1 (OAI21_X4)
     6   22.54    0.04    0.05    0.39 ^ _13105_/ZN (OAI21_X4)
                                         _10300_ (net)
                  0.04    0.00    0.39 ^ _19033_/B (HA_X1)
     4    7.92    0.05    0.08    0.47 ^ _19033_/S (HA_X1)
                                         _10302_ (net)
                  0.05    0.00    0.47 ^ _10851_/A4 (AND4_X1)
     3    8.22    0.03    0.08    0.55 ^ _10851_/ZN (AND4_X1)
                                         _05351_ (net)
                  0.03    0.00    0.55 ^ _10879_/A1 (NAND3_X2)
     4    7.43    0.02    0.03    0.58 v _10879_/ZN (NAND3_X2)
                                         _05379_ (net)
                  0.02    0.00    0.58 v _10880_/A4 (NOR4_X1)
     1    1.61    0.04    0.08    0.66 ^ _10880_/ZN (NOR4_X1)
                                         _05380_ (net)
                  0.04    0.00    0.66 ^ _10881_/B2 (OAI21_X1)
     1    1.29    0.01    0.02    0.69 v _10881_/ZN (OAI21_X1)
                                         _05381_ (net)
                  0.01    0.00    0.69 v _10952_/A (MUX2_X1)
     1    7.67    0.02    0.07    0.76 v _10952_/Z (MUX2_X1)
                                         _05452_ (net)
                  0.02    0.00    0.76 v _10953_/A (BUF_X4)
    11   25.71    0.01    0.04    0.80 v _10953_/Z (BUF_X4)
                                         _05453_ (net)
                  0.01    0.00    0.80 v _10955_/B2 (AOI21_X4)
     5   13.53    0.03    0.04    0.84 ^ _10955_/ZN (AOI21_X4)
                                         net624 (net)
                  0.03    0.00    0.84 ^ _12577_/A1 (NAND2_X1)
     2    3.49    0.01    0.02    0.86 v _12577_/ZN (NAND2_X1)
                                         _07044_ (net)
                  0.01    0.00    0.86 v _12665_/B2 (OAI33_X1)
     1    6.71    0.09    0.12    0.98 ^ _12665_/ZN (OAI33_X1)
                                         _07126_ (net)
                  0.09    0.00    0.98 ^ _12667_/A1 (NOR3_X4)
     5   18.59    0.03    0.02    1.00 v _12667_/ZN (NOR3_X4)
                                         _10456_ (net)
                  0.03    0.00    1.00 v _12668_/A (INV_X1)
     2    8.00    0.02    0.04    1.04 ^ _12668_/ZN (INV_X1)
                                         net620 (net)
                  0.02    0.00    1.04 ^ output618/A (BUF_X1)
     1    0.57    0.01    0.02    1.06 ^ output618/Z (BUF_X1)
                                         thanksIn_P (net)
                  0.01    0.00    1.06 ^ thanksIn_P (out)
                                  1.06   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                         -5.10    0.90   output external delay
                                  0.90   data required time
-----------------------------------------------------------------------------
                                  0.90   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _19163_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: thanksIn_P (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _19163_/CK (DFF_X1)
     3    6.87    0.02    0.10    0.10 ^ _19163_/Q (DFF_X1)
                                         _00008_ (net)
                  0.02    0.00    0.10 ^ _10807_/A (BUF_X4)
     5   26.44    0.02    0.04    0.13 ^ _10807_/Z (BUF_X4)
                                         _05309_ (net)
                  0.02    0.00    0.13 ^ _10808_/A (BUF_X16)
    19   53.66    0.01    0.03    0.16 ^ _10808_/Z (BUF_X16)
                                         _05310_ (net)
                  0.01    0.00    0.16 ^ _10812_/A (BUF_X4)
    10   28.85    0.02    0.03    0.19 ^ _10812_/Z (BUF_X4)
                                         _05314_ (net)
                  0.02    0.00    0.20 ^ _10813_/A (BUF_X4)
    10   27.74    0.02    0.04    0.23 ^ _10813_/Z (BUF_X4)
                                         _05315_ (net)
                  0.02    0.00    0.23 ^ _13097_/A (BUF_X4)
    10   29.46    0.02    0.04    0.27 ^ _13097_/Z (BUF_X4)
                                         _07497_ (net)
                  0.02    0.00    0.27 ^ _13104_/S (MUX2_X1)
     1    5.82    0.01    0.07    0.34 v _13104_/Z (MUX2_X1)
                                         _07503_ (net)
                  0.01    0.00    0.34 v _13105_/B1 (OAI21_X4)
     6   22.54    0.04    0.05    0.39 ^ _13105_/ZN (OAI21_X4)
                                         _10300_ (net)
                  0.04    0.00    0.39 ^ _19033_/B (HA_X1)
     4    7.92    0.05    0.08    0.47 ^ _19033_/S (HA_X1)
                                         _10302_ (net)
                  0.05    0.00    0.47 ^ _10851_/A4 (AND4_X1)
     3    8.22    0.03    0.08    0.55 ^ _10851_/ZN (AND4_X1)
                                         _05351_ (net)
                  0.03    0.00    0.55 ^ _10879_/A1 (NAND3_X2)
     4    7.43    0.02    0.03    0.58 v _10879_/ZN (NAND3_X2)
                                         _05379_ (net)
                  0.02    0.00    0.58 v _10880_/A4 (NOR4_X1)
     1    1.61    0.04    0.08    0.66 ^ _10880_/ZN (NOR4_X1)
                                         _05380_ (net)
                  0.04    0.00    0.66 ^ _10881_/B2 (OAI21_X1)
     1    1.29    0.01    0.02    0.69 v _10881_/ZN (OAI21_X1)
                                         _05381_ (net)
                  0.01    0.00    0.69 v _10952_/A (MUX2_X1)
     1    7.67    0.02    0.07    0.76 v _10952_/Z (MUX2_X1)
                                         _05452_ (net)
                  0.02    0.00    0.76 v _10953_/A (BUF_X4)
    11   25.71    0.01    0.04    0.80 v _10953_/Z (BUF_X4)
                                         _05453_ (net)
                  0.01    0.00    0.80 v _10955_/B2 (AOI21_X4)
     5   13.53    0.03    0.04    0.84 ^ _10955_/ZN (AOI21_X4)
                                         net624 (net)
                  0.03    0.00    0.84 ^ _12577_/A1 (NAND2_X1)
     2    3.49    0.01    0.02    0.86 v _12577_/ZN (NAND2_X1)
                                         _07044_ (net)
                  0.01    0.00    0.86 v _12665_/B2 (OAI33_X1)
     1    6.71    0.09    0.12    0.98 ^ _12665_/ZN (OAI33_X1)
                                         _07126_ (net)
                  0.09    0.00    0.98 ^ _12667_/A1 (NOR3_X4)
     5   18.59    0.03    0.02    1.00 v _12667_/ZN (NOR3_X4)
                                         _10456_ (net)
                  0.03    0.00    1.00 v _12668_/A (INV_X1)
     2    8.00    0.02    0.04    1.04 ^ _12668_/ZN (INV_X1)
                                         net620 (net)
                  0.02    0.00    1.04 ^ output618/A (BUF_X1)
     1    0.57    0.01    0.02    1.06 ^ output618/Z (BUF_X1)
                                         thanksIn_P (net)
                  0.01    0.00    1.06 ^ thanksIn_P (out)
                                  1.06   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                         -5.10    0.90   output external delay
                                  0.90   data required time
-----------------------------------------------------------------------------
                                  0.90   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.09838505834341049

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4956

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
4.313199520111084

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3756

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 2

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: _19163_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dynamic_node_top.proc_input.NIB.elements_in_array_f[4]$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _19163_/CK (DFF_X1)
   0.10    0.10 ^ _19163_/Q (DFF_X1)
   0.04    0.13 ^ _10807_/Z (BUF_X4)
   0.03    0.16 ^ _10808_/Z (BUF_X16)
   0.04    0.19 ^ _10812_/Z (BUF_X4)
   0.04    0.23 ^ _10813_/Z (BUF_X4)
   0.04    0.27 ^ _13097_/Z (BUF_X4)
   0.07    0.34 v _13104_/Z (MUX2_X1)
   0.05    0.39 ^ _13105_/ZN (OAI21_X4)
   0.08    0.47 ^ _19033_/S (HA_X1)
   0.08    0.55 ^ _10851_/ZN (AND4_X1)
   0.03    0.58 v _10879_/ZN (NAND3_X2)
   0.08    0.66 ^ _10880_/ZN (NOR4_X1)
   0.02    0.69 v _10881_/ZN (OAI21_X1)
   0.07    0.76 v _10952_/Z (MUX2_X1)
   0.04    0.80 v _10953_/Z (BUF_X4)
   0.04    0.84 ^ _10955_/ZN (AOI21_X4)
   0.02    0.86 v _12577_/ZN (NAND2_X1)
   0.12    0.98 ^ _12665_/ZN (OAI33_X1)
   0.02    1.00 v _12667_/ZN (NOR3_X4)
   0.06    1.06 v _19086_/CO (HA_X1)
   0.03    1.08 ^ _13301_/ZN (INV_X2)
   0.06    1.15 ^ _19129_/S (HA_X1)
   0.01    1.16 v _16024_/ZN (INV_X1)
   0.03    1.19 ^ _16029_/ZN (OAI21_X1)
   0.02    1.21 v _16030_/ZN (AOI21_X1)
   0.03    1.24 ^ _16031_/ZN (XNOR2_X1)
   0.02    1.26 v _16032_/ZN (NAND2_X1)
   0.06    1.31 v _16033_/Z (XOR2_X1)
   0.03    1.34 ^ _16034_/ZN (NOR2_X1)
   0.00    1.34 ^ dynamic_node_top.proc_input.NIB.elements_in_array_f[4]$_SDFFE_PP0N_/D (DFF_X1)
           1.34   data arrival time

   6.00    6.00   clock clk (rise edge)
   0.00    6.00   clock network delay (ideal)
   0.00    6.00   clock reconvergence pessimism
           6.00 ^ dynamic_node_top.proc_input.NIB.elements_in_array_f[4]$_SDFFE_PP0N_/CK (DFF_X1)
  -0.03    5.97   library setup time
           5.97   data required time
---------------------------------------------------------
           5.97   data required time
          -1.34   data arrival time
---------------------------------------------------------
           4.63   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dynamic_node_top.east_input.NIB.head_ptr_f[0]$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: _19156_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dynamic_node_top.east_input.NIB.head_ptr_f[0]$_SDFFE_PP0N_/CK (DFF_X1)
   0.07    0.07 ^ dynamic_node_top.east_input.NIB.head_ptr_f[0]$_SDFFE_PP0N_/QN (DFF_X1)
   0.01    0.08 v _15769_/Z (XOR2_X1)
   0.03    0.11 ^ _15770_/ZN (NOR2_X1)
   0.00    0.11 ^ _19156_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ _19156_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
1.0627

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-0.1627

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-15.310059

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.31e-03   3.99e-04   1.78e-04   4.89e-03  32.3%
Combinational          5.06e-03   4.84e-03   3.71e-04   1.03e-02  67.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.37e-03   5.24e-03   5.49e-04   1.52e-02 100.0%
                          61.8%      34.6%       3.6%
