// Seed: 1352827688
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_5(
      .id_0(id_3), .id_1(1'b0 == 1), .id_2(id_1), .id_3(id_2), .id_4(1)
  );
endmodule
module module_0 (
    input  logic id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  uwire id_3,
    output wor   module_1,
    output logic id_5,
    input  tri   id_6,
    output wand  id_7
);
  initial begin : LABEL_0
    if (1)
      if (id_6) begin : LABEL_0
        assert (1);
        id_5 <= id_0;
      end else disable id_9;
  end
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10 = 1;
  integer id_11 (
      .id_0(id_4),
      .id_1(id_0),
      .id_2(1 - 1),
      .id_3(id_2 == 1)
  );
endmodule
