{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671547197168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671547197168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 22:39:57 2022 " "Processing started: Tue Dec 20 22:39:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671547197168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671547197168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wire_buffer -c wire_buffer " "Command: quartus_map --read_settings_files=on --write_settings_files=off wire_buffer -c wire_buffer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671547197168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671547197406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671547197406 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wire_buffer.v(36) " "Verilog HDL information at wire_buffer.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "wire_buffer.v" "" { Text "G:/altera_quartus_cyclone4/1219_wire_buffer/wire_buffer.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1671547206736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wire_buffer.v 2 2 " "Found 2 design units, including 2 entities, in source file wire_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 wire_buffer " "Found entity 1: wire_buffer" {  } { { "wire_buffer.v" "" { Text "G:/altera_quartus_cyclone4/1219_wire_buffer/wire_buffer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671547206736 ""} { "Info" "ISGN_ENTITY_NAME" "2 divclk " "Found entity 2: divclk" {  } { { "wire_buffer.v" "" { Text "G:/altera_quartus_cyclone4/1219_wire_buffer/wire_buffer.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671547206736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671547206736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wire_buffer " "Elaborating entity \"wire_buffer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671547206756 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out wire_buffer.v(36) " "Verilog HDL Always Construct warning at wire_buffer.v(36): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "wire_buffer.v" "" { Text "G:/altera_quartus_cyclone4/1219_wire_buffer/wire_buffer.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671547206756 "|wire_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] wire_buffer.v(44) " "Inferred latch for \"out\[0\]\" at wire_buffer.v(44)" {  } { { "wire_buffer.v" "" { Text "G:/altera_quartus_cyclone4/1219_wire_buffer/wire_buffer.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671547206756 "|wire_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] wire_buffer.v(44) " "Inferred latch for \"out\[1\]\" at wire_buffer.v(44)" {  } { { "wire_buffer.v" "" { Text "G:/altera_quartus_cyclone4/1219_wire_buffer/wire_buffer.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671547206756 "|wire_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] wire_buffer.v(44) " "Inferred latch for \"out\[2\]\" at wire_buffer.v(44)" {  } { { "wire_buffer.v" "" { Text "G:/altera_quartus_cyclone4/1219_wire_buffer/wire_buffer.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671547206756 "|wire_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] wire_buffer.v(44) " "Inferred latch for \"out\[3\]\" at wire_buffer.v(44)" {  } { { "wire_buffer.v" "" { Text "G:/altera_quartus_cyclone4/1219_wire_buffer/wire_buffer.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671547206756 "|wire_buffer"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[3\] wire_buffer.v(121) " "Can't resolve multiple constant drivers for net \"out\[3\]\" at wire_buffer.v(121)" {  } { { "wire_buffer.v" "" { Text "G:/altera_quartus_cyclone4/1219_wire_buffer/wire_buffer.v" 121 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671547206756 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "wire_buffer.v(44) " "Constant driver at wire_buffer.v(44)" {  } { { "wire_buffer.v" "" { Text "G:/altera_quartus_cyclone4/1219_wire_buffer/wire_buffer.v" 44 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671547206766 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[2\] wire_buffer.v(121) " "Can't resolve multiple constant drivers for net \"out\[2\]\" at wire_buffer.v(121)" {  } { { "wire_buffer.v" "" { Text "G:/altera_quartus_cyclone4/1219_wire_buffer/wire_buffer.v" 121 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671547206766 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[1\] wire_buffer.v(121) " "Can't resolve multiple constant drivers for net \"out\[1\]\" at wire_buffer.v(121)" {  } { { "wire_buffer.v" "" { Text "G:/altera_quartus_cyclone4/1219_wire_buffer/wire_buffer.v" 121 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671547206766 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[0\] wire_buffer.v(121) " "Can't resolve multiple constant drivers for net \"out\[0\]\" at wire_buffer.v(121)" {  } { { "wire_buffer.v" "" { Text "G:/altera_quartus_cyclone4/1219_wire_buffer/wire_buffer.v" 121 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671547206766 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671547206766 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/altera_quartus_cyclone4/1219_wire_buffer/output_files/wire_buffer.map.smsg " "Generated suppressed messages file G:/altera_quartus_cyclone4/1219_wire_buffer/output_files/wire_buffer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671547206776 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671547206816 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 20 22:40:06 2022 " "Processing ended: Tue Dec 20 22:40:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671547206816 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671547206816 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671547206816 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671547206816 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671547207437 ""}
