// Seed: 1352137063
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign #(1) id_2 = 1;
  always @(1 ^ 1 or posedge id_6 ^ id_3) $display(id_6);
  wire id_10;
endmodule
module module_1 #(
    parameter id_12 = 32'd31,
    parameter id_13 = 32'd17
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_11;
  defparam id_12.id_13 = id_3;
  final begin
    id_2 = 1;
  end
  wire id_14 = id_5;
  module_0(
      id_8, id_11, id_4, id_9, id_9, id_9, id_14, id_14, id_4
  );
endmodule
