{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 23 20:26:37 2018 " "Info: Processing started: Sun Sep 23 20:26:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_2 -c Lab_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_2 -c Lab_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_D " "Info: Assuming node \"clk_D\" is an undefined clock" {  } { { "Block3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/Block3.bdf" { { 208 -56 112 224 "clk_D" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_D" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_D register register lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[0\] lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[4\] 500.0 MHz Internal " "Info: Clock \"clk_D\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[4\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.906 ns + Longest register register " "Info: + Longest register to register delay is 0.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y2_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y2_N1; Fanout = 18; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_rlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/db/cntr_rlh.tdf" 72 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.527 ns) 0.527 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y2_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.527 ns) = 0.527 ns; Loc. = LCCOMB_X33_Y2_N0; Fanout = 2; COMB Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0] lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_rlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/db/cntr_rlh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.568 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y2_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.041 ns) = 0.568 ns; Loc. = LCCOMB_X33_Y2_N2; Fanout = 2; COMB Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0~COUT lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_rlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/db/cntr_rlh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.609 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y2_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.041 ns) = 0.609 ns; Loc. = LCCOMB_X33_Y2_N4; Fanout = 2; COMB Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1~COUT lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_rlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/db/cntr_rlh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.650 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y2_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.041 ns) = 0.650 ns; Loc. = LCCOMB_X33_Y2_N6; Fanout = 1; COMB Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2~COUT lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_rlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/db/cntr_rlh.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.794 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|counter_comb_bita4 6 COMB LCCOMB_X33_Y2_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.144 ns) = 0.794 ns; Loc. = LCCOMB_X33_Y2_N8; Fanout = 1; COMB Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|counter_comb_bita4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.144 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3~COUT lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_rlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/db/cntr_rlh.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.112 ns) 0.906 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[4\] 7 REG LCFF_X33_Y2_N9 17 " "Info: 7: + IC(0.000 ns) + CELL(0.112 ns) = 0.906 ns; Loc. = LCFF_X33_Y2_N9; Fanout = 17; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_rlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/db/cntr_rlh.tdf" 72 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.906 ns ( 100.00 % ) " "Info: Total cell delay = 0.906 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0] lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0~COUT lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1~COUT lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2~COUT lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3~COUT lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.906 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0] {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0~COUT {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1~COUT {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2~COUT {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3~COUT {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4 {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.527ns 0.041ns 0.041ns 0.041ns 0.144ns 0.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_D destination 2.862 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_D\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clk_D 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'clk_D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_D } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/Block3.bdf" { { 208 -56 112 224 "clk_D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.368 ns clk_D~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.368 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk_D~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk_D clk_D~clkctrl } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/Block3.bdf" { { 208 -56 112 224 "clk_D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.710 ns) 2.862 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[4\] 3 REG LCFF_X33_Y2_N9 17 " "Info: 3: + IC(0.784 ns) + CELL(0.710 ns) = 2.862 ns; Loc. = LCFF_X33_Y2_N9; Fanout = 17; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk_D~clkctrl lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_rlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/db/cntr_rlh.tdf" 72 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.684 ns ( 58.84 % ) " "Info: Total cell delay = 1.684 ns ( 58.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.178 ns ( 41.16 % ) " "Info: Total interconnect delay = 1.178 ns ( 41.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk_D clk_D~clkctrl lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk_D {} clk_D~combout {} clk_D~clkctrl {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.394ns 0.784ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_D source 2.862 ns - Longest register " "Info: - Longest clock path from clock \"clk_D\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clk_D 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'clk_D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_D } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/Block3.bdf" { { 208 -56 112 224 "clk_D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.368 ns clk_D~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.368 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk_D~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk_D clk_D~clkctrl } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/Block3.bdf" { { 208 -56 112 224 "clk_D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.710 ns) 2.862 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[0\] 3 REG LCFF_X33_Y2_N1 18 " "Info: 3: + IC(0.784 ns) + CELL(0.710 ns) = 2.862 ns; Loc. = LCFF_X33_Y2_N1; Fanout = 18; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk_D~clkctrl lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_rlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/db/cntr_rlh.tdf" 72 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.684 ns ( 58.84 % ) " "Info: Total cell delay = 1.684 ns ( 58.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.178 ns ( 41.16 % ) " "Info: Total interconnect delay = 1.178 ns ( 41.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk_D clk_D~clkctrl lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk_D {} clk_D~combout {} clk_D~clkctrl {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.394ns 0.784ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk_D clk_D~clkctrl lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk_D {} clk_D~combout {} clk_D~clkctrl {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.394ns 0.784ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk_D clk_D~clkctrl lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk_D {} clk_D~combout {} clk_D~clkctrl {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.394ns 0.784ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "db/cntr_rlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/db/cntr_rlh.tdf" 72 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "db/cntr_rlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/db/cntr_rlh.tdf" 72 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0] lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0~COUT lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1~COUT lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2~COUT lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3~COUT lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.906 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0] {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0~COUT {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1~COUT {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2~COUT {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3~COUT {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4 {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.527ns 0.041ns 0.041ns 0.041ns 0.144ns 0.112ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk_D clk_D~clkctrl lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk_D {} clk_D~combout {} clk_D~clkctrl {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.394ns 0.784ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk_D clk_D~clkctrl lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk_D {} clk_D~combout {} clk_D~clkctrl {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.394ns 0.784ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4] {} } {  } {  } "" } } { "db/cntr_rlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/db/cntr_rlh.tdf" 72 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_D DCa\[11\] lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[2\] 8.613 ns register " "Info: tco from clock \"clk_D\" to destination pin \"DCa\[11\]\" through register \"lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[2\]\" is 8.613 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_D source 2.862 ns + Longest register " "Info: + Longest clock path from clock \"clk_D\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clk_D 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'clk_D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_D } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/Block3.bdf" { { 208 -56 112 224 "clk_D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.368 ns clk_D~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.368 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk_D~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk_D clk_D~clkctrl } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/Block3.bdf" { { 208 -56 112 224 "clk_D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.710 ns) 2.862 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[2\] 3 REG LCFF_X33_Y2_N5 18 " "Info: 3: + IC(0.784 ns) + CELL(0.710 ns) = 2.862 ns; Loc. = LCFF_X33_Y2_N5; Fanout = 18; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk_D~clkctrl lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_rlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/db/cntr_rlh.tdf" 72 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.684 ns ( 58.84 % ) " "Info: Total cell delay = 1.684 ns ( 58.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.178 ns ( 41.16 % ) " "Info: Total interconnect delay = 1.178 ns ( 41.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk_D clk_D~clkctrl lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk_D {} clk_D~combout {} clk_D~clkctrl {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.394ns 0.784ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "db/cntr_rlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/db/cntr_rlh.tdf" 72 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.642 ns + Longest register pin " "Info: + Longest register to pin delay is 5.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[2\] 1 REG LCFF_X33_Y2_N5 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y2_N5; Fanout = 18; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_rlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/db/cntr_rlh.tdf" 72 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.410 ns) 0.759 ns inst14~0 2 COMB LCCOMB_X33_Y2_N26 1 " "Info: 2: + IC(0.349 ns) + CELL(0.410 ns) = 0.759 ns; Loc. = LCCOMB_X33_Y2_N26; Fanout = 1; COMB Node = 'inst14~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2] inst14~0 } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/Block3.bdf" { { 120 648 712 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.646 ns) + CELL(2.237 ns) 5.642 ns DCa\[11\] 3 PIN PIN_D8 0 " "Info: 3: + IC(2.646 ns) + CELL(2.237 ns) = 5.642 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'DCa\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.883 ns" { inst14~0 DCa[11] } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/Block3.bdf" { { 328 824 1000 344 "DCa\[15..0\]" "" } { -400 712 808 -384 "DCa\[0\]" "" } { -352 712 808 -336 "DCa\[1\]" "" } { -304 712 808 -288 "DCa\[2\]" "" } { -256 712 808 -240 "DCa\[3\]" "" } { -208 712 808 -192 "DCa\[4\]" "" } { -160 712 808 -144 "DCa\[5\]" "" } { -112 712 808 -96 "DCa\[6\]" "" } { -64 712 808 -48 "DCa\[7\]" "" } { -16 712 808 0 "DCa\[8\]" "" } { 32 712 808 48 "DCa\[9\]" "" } { 80 712 808 96 "DCa\[10\]" "" } { 224 712 808 240 "DCa\[13\]" "" } { 272 712 808 288 "DCa\[14\]" "" } { 320 712 808 336 "DCa\[15\]" "" } { 128 712 808 144 "Dca\[11\]" "" } { 176 712 808 192 "Dca\[12\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.647 ns ( 46.92 % ) " "Info: Total cell delay = 2.647 ns ( 46.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.995 ns ( 53.08 % ) " "Info: Total interconnect delay = 2.995 ns ( 53.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.642 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2] inst14~0 DCa[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.642 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2] {} inst14~0 {} DCa[11] {} } { 0.000ns 0.349ns 2.646ns } { 0.000ns 0.410ns 2.237ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk_D clk_D~clkctrl lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk_D {} clk_D~combout {} clk_D~clkctrl {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.394ns 0.784ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.642 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2] inst14~0 DCa[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.642 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2] {} inst14~0 {} DCa[11] {} } { 0.000ns 0.349ns 2.646ns } { 0.000ns 0.410ns 2.237ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk_D DCa\[11\] 11.888 ns Longest " "Info: Longest tpd from source pin \"clk_D\" to destination pin \"DCa\[11\]\" is 11.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clk_D 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'clk_D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_D } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/Block3.bdf" { { 208 -56 112 224 "clk_D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.596 ns) + CELL(0.435 ns) 7.005 ns inst14~0 2 COMB LCCOMB_X33_Y2_N26 1 " "Info: 2: + IC(5.596 ns) + CELL(0.435 ns) = 7.005 ns; Loc. = LCCOMB_X33_Y2_N26; Fanout = 1; COMB Node = 'inst14~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.031 ns" { clk_D inst14~0 } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/Block3.bdf" { { 120 648 712 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.646 ns) + CELL(2.237 ns) 11.888 ns DCa\[11\] 3 PIN PIN_D8 0 " "Info: 3: + IC(2.646 ns) + CELL(2.237 ns) = 11.888 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'DCa\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.883 ns" { inst14~0 DCa[11] } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_2/Block3.bdf" { { 328 824 1000 344 "DCa\[15..0\]" "" } { -400 712 808 -384 "DCa\[0\]" "" } { -352 712 808 -336 "DCa\[1\]" "" } { -304 712 808 -288 "DCa\[2\]" "" } { -256 712 808 -240 "DCa\[3\]" "" } { -208 712 808 -192 "DCa\[4\]" "" } { -160 712 808 -144 "DCa\[5\]" "" } { -112 712 808 -96 "DCa\[6\]" "" } { -64 712 808 -48 "DCa\[7\]" "" } { -16 712 808 0 "DCa\[8\]" "" } { 32 712 808 48 "DCa\[9\]" "" } { 80 712 808 96 "DCa\[10\]" "" } { 224 712 808 240 "DCa\[13\]" "" } { 272 712 808 288 "DCa\[14\]" "" } { 320 712 808 336 "DCa\[15\]" "" } { 128 712 808 144 "Dca\[11\]" "" } { 176 712 808 192 "Dca\[12\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.646 ns ( 30.67 % ) " "Info: Total cell delay = 3.646 ns ( 30.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.242 ns ( 69.33 % ) " "Info: Total interconnect delay = 8.242 ns ( 69.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.888 ns" { clk_D inst14~0 DCa[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.888 ns" { clk_D {} clk_D~combout {} inst14~0 {} DCa[11] {} } { 0.000ns 0.000ns 5.596ns 2.646ns } { 0.000ns 0.974ns 0.435ns 2.237ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 23 20:26:37 2018 " "Info: Processing ended: Sun Sep 23 20:26:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
