[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of DRV8830DGQR production of TEXAS INSTRUMENTS from the text:2.75 V to 6.8 V\nDRV8830\nBrushed DC \nMotor DriverBDCSCL1.3-A peak\nController\nProtectionSDA\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nDRV8830\nSLVSAB2G –MAY 2010 –REVISED DECEMBER 2015\nDRV8830 Low-Voltage Motor Driver WithSerial Interface\n1Features 3Description\nThe DRV8830 device provides anintegrated motor\n1•H-Bridge Voltage-Controlled Motor Driver\ndriver solution forbattery-powered toys, printers, and–Drives DCMotor, One Winding ofaStepperother low-voltage orbattery-powered motion controlMotor, orOther Actuators/Loadsapplications. The device hasoneH-bridge driver, and\n–Efficient PWM Voltage Control forConstant candrive one DCmotor orone winding ofastepper\nmotor, aswell asother loads like solenoids. The Motor Speed With Varying Supply Voltages\noutput driver block consists ofN-channel and P-–Low MOSFET On-Resistance:channel power MOSFETs configured asanH-bridgeHS+LS450mΩtodrive themotor winding.\n•1-AMaximum DC/RMS orPeak Drive Current\nProvided with sufficient PCB heatsinking, the•2.75-V to6.8-V Operating Supply Voltage RangeDRV8830 cansupply upto1-AofDC/RMS orpeak\n•300-nA (Typical) Sleep Mode Current output current. Itoperates onpower supply voltages\nfrom 2.75 Vto6.8V. •Serial I2C-Compatible Interface\n•Multiple Address Selections Allow Upto9Devices Tomaintain constant motor speed over varying\nonOne I2CBus battery voltages while maintaining long battery life,a\nPWM voltage regulation method isprovided. The •Current Limit Circuit andFault Output\noutput voltage isprogrammed through anI2C-•Thermally-Enhanced Surface Mount Packagescompatible interface, using an internal voltage\nreference andDAC.2Applications\nInternal protection functions are provided forover•Battery-Powered:current protection, short-circuit protection,\n–Printers undervoltage lockout, and overtemperature\nprotection. –Toys\nThe DRV8830 isavailable inatiny3-mm ×3-mm 10- –Robotics\npin VSON package and HVSSOP package with–CamerasPowerPAD ™(Eco-friendly: RoHS &noSb/Br).–Phones\n•Small Actuators, Pumps, andsoforth Device Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nHVSSOP (10)\nDRV8830 3.00 mm×3.00 mm\nVSON (10)\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nDRV8830\nSLVSAB2G –MAY 2010 –REVISED DECEMBER 2015 www.ti.com\nTable ofContents\n7.6 Register Maps ......................................................... 13 1Features .................................................................. 1\n8Application andImplementation ........................ 15 2Applications ........................................................... 1\n8.1 Application Information ............................................ 15 3Description ............................................................. 1\n8.2 Typical Application ................................................. 154Revision History ..................................................... 2\n9Power Supply Recommendations ...................... 195PinConfiguration andFunctions ......................... 3\n9.1 Power Supervisor .................................................... 196Specifications ......................................................... 3\n9.2 Bulk Capacitance .................................................... 196.1 Absolute Maximum Ratings ...................................... 3\n10Layout ................................................................... 206.2 ESD Ratings .............................................................. 4\n10.1 Layout Guidelines ................................................. 206.3 Recommended Operating Conditions ....................... 4\n10.2 Layout Example .................................................... 206.4 Thermal Information .................................................. 4\n10.3 Thermal Considerations ........................................ 206.5 Electrical Characteristics ........................................... 5\n11Device andDocumentation Support ................. 21 6.6 I2CTiming Requirements .......................................... 6\n11.1 Documentation Support ........................................ 21 6.7 Typical Characteristics .............................................. 7\n11.2 Community Resources .......................................... 217Detailed Description .............................................. 8\n11.3 Trademarks ........................................................... 217.1 Overview ................................................................... 8\n11.4 Electrostatic Discharge Caution ............................ 217.2 Functional Block Diagram ......................................... 8\n11.5 Glossary ................................................................ 217.3 Feature Description ................................................... 8\n12Mechanical, Packaging, andOrderable 7.4 Device Functional Modes ........................................ 11\nInformation ........................................................... 217.5 Programming ........................................................... 12\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(February 2012) toRevision G Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n2 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: DRV8830\n1\n2\n3\n410\n9\n8\n7GND\n(Thermal\nPad)SCL\nSDA\nA1\nA0OUT1\nVCCISENSEOUT2\n5 6 FAULTn GND\nDRV8830\nwww.ti.com SLVSAB2G –MAY 2010 –REVISED DECEMBER 2015\n5PinConfiguration andFunctions\nDGQ orDRC Package\n10-Pin HVSSOP orVSON\nTopView\nTheHVSSOP package hasaPowerPAD.\nPinFunctions\nPIN EXTERNAL COMPONENTSTYPE(1)DESCRIPTIONORCONNECTIONS NAME NO.\nA0 7 I Address set0 Connect toGND, VCC, oropen tosetI2C\nbase address. See serial interface description. A1 8 I Address set1\nOpen-drain output driven lowiffault conditionFAULTn 6 OD Fault outputpresent\nGND 5 — Device ground\nConnect current sense resistor toGND.ISENSE 2 IO Current sense resistorResistor value sets current limit level.\nOUT1 3 O Bridge output 1\nConnect tomotor winding\nOUT2 1 O Bridge output 2\nSCL 10 I Serial clock Clock lineofI2Cserial bus\nSDA 9 IO Serial data Data lineofI2Cserial bus\nBypass toGND with a0.1-μF(minimum)VCC 4 — Device andmotor supplyceramic capacitor.\n(1) Directions: I=input, O=output, OZ=tri-state output, OD=open-drain output, IO=input/output\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nVCC Power supply voltage –0.3 7 V\nInput pinvoltage –0.5 7 V\nPeak motor drive output current(3)Internally limited A\nContinuous motor drive output current(3)–1 1 A\nContinuous total power dissipation SeeThermal Information\nTJ Operating virtual junction temperature –40 150 °C\nTstg Storage temperature –60 150\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values arewith respect tonetwork ground terminal.\n(3) Power dissipation andthermal limits must beobserved.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: DRV8830\nDRV8830\nSLVSAB2G –MAY 2010 –REVISED DECEMBER 2015 www.ti.com\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000 ElectrostaticV(ESD) Vdischarge Charged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVCC Motor power supply voltage 2.75 6.8 V\nIOUT Continuous orpeak H-bridge output current(1)0 1 A\n(1) Power dissipation andthermal limits must beobserved.\n6.4 Thermal Information\nDRV8830\nTHERMAL METRIC(1)DGQ (HVSSOP) DRC (VSON) UNIT\n10PINS 10PINS\nRθJA Junction-to-ambient thermal resistance 69.3 50.2 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 63.5 78.4 °C/W\nRθJB Junction-to-board thermal resistance 51.6 18.8 °C/W\nψJT Junction-to-top characterization parameter 1.5 1.1 °C/W\nψJB Junction-to-board characterization parameter 23.2 17.9 °C/W\nRθJB Junction-to-case (bottom) thermal resistance 9.5 5.1 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n4 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: DRV8830\nDRV8830\nwww.ti.com SLVSAB2G –MAY 2010 –REVISED DECEMBER 2015\n6.5 Electrical Characteristics\nVCC=2.75 Vto6.8V,TA=–40°Cto85°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER SUPPLIES\nIVCC VCC operating supply current VCC=5V 1.4 2 mA\nIVCCQ VCC sleep mode supply current VCC=5V,TA=25°C 0.3 1μA\nVCCrising 2.575 2.75 VCC undervoltage lockoutVUVLO Vvoltage VCCfalling 2.47\nLOGIC-LEVEL INPUTS\nVIL Input lowvoltage 0.25 ×VCC 0.38 ×VCC V\nVIH Input high voltage 0.46 ×VCC 0.5×VCC V\nVHYS Input hysteresis 0.08 ×VCC V\nIIL Input lowcurrent VIN=0 –10 10μA\nIIH Input high current VIN=3.3V 50μA\nLOGIC-LEVEL OUTPUTS (FAULTn)\nVOL Output lowvoltage IOL=4mA, VCC=5V 0.5 V\nH-BRIDGE FETS\nVCC=5V,IO=0.8A,TJ=85°C 290 400\nRDS(ON) HSFET onresistance mΩ\nVCC=5V,IO=0.8A,TJ=25°C 250\nVCC=5V,IO=0.8A,TJ=85°C 230 320\nRDS(ON) LSFET onresistance mΩ\nVCC=5V,IO=0.8A,TJ=25°C 200\nIOFF Off-state leakage current –20 20μA\nMOTOR DRIVER\ntR Rise time VCC=3V,load =4Ω 50 300 ns\ntF Falltime VCC=3V,load =4Ω 50 300 ns\nfSW Internal PWM frequency 44.5 kHz\nPROTECTION CIRCUITS\nIOCP Overcurrent protection triplevel 1.3 3 A\ntOCP OCP deglitch time 2 μs\nTTSD Thermal shutdown temperature Dietemperature(1)150 160 180 °C\nVOLTAGE CONTROL\nVREF Reference output voltage 1.235 1.285 1.335 V\nVCC=3.3Vto6V,VOUT=3V,(1)\nΔVLINE Line regulation ±1%IOUT=500mA\nVCC=5V,VOUT=3V,ΔVLOAD Load regulation ±1%IOUT=200mAto800mA(1)\nCURRENT LIMIT\nVILIM Current limit sense voltage 160 200 240 mV\ntILIM Current limit fault deglitch time 275 ms\nCurrent limit sense resistanceRISEN 0 1Ω(external resistor value)\n(1) Notproduction tested.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: DRV8830\nSCLSDA0.7 VCC\n0.3 VCC\n0.7 VCC\n0.3 VCC9D7/Atvd\ntsds\ntspstbufStop Condition\nStart Condition\n8\nSCLSDA0.7 VCC\n0.3 VCC\n0.7 VCC\n0.3 VCC\n1/fscltscltschticf\nticfticr tsdh\ntsds ticrtvd\ntsthStart Condition\n1 2 3 4\nDRV8830\nSLVSAB2G –MAY 2010 –REVISED DECEMBER 2015 www.ti.com\n6.6 I2CTiming Requirements(1)\nVCC=2.75 Vto6.8V,TA=-40°Cto85°C(unless otherwise noted)\nSTANDARD MODE FAST MODE\nUNIT\nMIN NOM MAX MIN NOM MAX\nfscl I2Cclock frequency 0 100 0 400 kHz\ntsch I2Cclock high time 4 0.6 µs\ntscl I2Cclock lowtime 4.7 1.3 µs\ntsp I2Cspike time 0 50 0 50 ns\ntsds I2Cserial data setup time 250 100 ns\ntsdh I2Cserial data hold time 0 0 ns\nticr I2Cinput risetime 1000 20+0.1Cb(2)300 ns\nticf I2Cinput falltime 300 20+0.1Cb(2)300 ns\ntocf I2Coutput falltime 300 20+0.1Cb(2)300 ns\ntbuf I2Cbusfreetime 4.7 1.3 µs\ntsts I2CStart setup time 4.7 0.6 µs\ntsth I2CStart hold time 4 0.6 µs\ntsps I2CStop setup time 4 0.6 µs\ntvd(data) Valid data time (SCL lowtoSDA valid) 1 1 µs\nValid data time ofACK (ACK signal from SCL lowtvd(ack) 1 1 µstoSDA low)\n(1) Notproduction tested.\n(2) Cb=total capacitance ofonebuslineinpF\nFigure 1.I2CTiming Requirements\nFigure 2.I2CTiming Requirements\n6 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: DRV8830\nVCC(V)RDS(ON)(HS+LS) (m :)\n2.753.253.754.254.755.255.75 6350375400425450475500525550575600625650675700725\nD003-40qC\n25qC\n85qC\nVCC(V)IVCC(uA)\n2.753.253.75 4.254.755.255.75 6100012001400160018002000\nD001-40qC\n25qC\n85qC\nVCC(V)IVCCQ(nA)\n2.753.253.754.254.755.255.75 650100150200250300350400450500550\nD002-40qC\n25qC\n85qC\n50%55%60%65%70%75%80%85%90%95%100%\n0.2 0.4 0.6 0.8\nLOAD - AEFFICIENCY\n0%10%20%30%40%50%60%70%80%90%100%\n0.5 1.5 2.5 3.5 4.5 5.5\nV - VOUTEFFICENCY\nLinear Regulator\nDRV8830\nDRV8830\nwww.ti.com SLVSAB2G –MAY 2010 –REVISED DECEMBER 2015\n6.7 Typical Characteristics\nFigure 4.Efficiency vsOutput Voltage Figure 3.Efficiency vsLoad Current\n(VIN=5V,IOUT=500mA) (VIN=5V,VOUT=3V)\nFigure 5.IVCCvsVVCC Figure 6.IVCCQ vsVVCC\nFigure 7.RDS(on) HS+LSvsVCC\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: DRV8830\nOver-\nTempOUT1\nOUT2\nGNDSDA\nA0\nA1VCC\nVCCVCCBattery\nDCMGate\nDriveInteg.\nComp\n+-\nRef\nOscOCP\nVCC\nGate\nDriveOCP\nSCL\nCurrent\nSenseFAULTn\nISENSEI2C\nAddr\nSel5\nLogicDAC\nDRV8830\nSLVSAB2G –MAY 2010 –REVISED DECEMBER 2015 www.ti.com\n7Detailed Description\n7.1 Overview\nThe DRV8830 isanintegrated motor driver solution used forbrushed motor control. The device integrates one\nH-bridge, current regulation circuitry, andaPWM voltage regulation method.\nUsing thePWM voltage regulation allows themotor tomaintain thedesired speed asVCC changes. Battery\noperation isanexample ofusing thisfeature. When thebattery isnew orfully charged VCC willbehigher than\nwhen thebattery isoldorpartially discharged. The speed ofthemotor willvary based onthevoltage ofthe\nbattery. Bysetting thedesired voltage across themotor atalower voltage, afully charged battery willuseless\npower andspin themotor atthesame speed asabattery thathasbeen partially discharged.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Voltage Regulation\nThe DRV8830 provides theability toregulate thevoltage applied tothemotor winding. This feature allows\nconstant motor speed tobemaintained even when operating from avarying supply voltage such asa\ndischarging battery.\nThe DRV8830 uses apulse-width modulation (PWM) technique instead ofalinear circuit tominimize current\nconsumption andmaximize battery life.\nThe circuit monitors thevoltage difference between theoutput pins and integrates it,togetanaverage DC\nvoltage value. This voltage isdivided by4and compared totheoutput voltage oftheVSET DAC, which isset\nthrough theserial interface. Iftheaveraged output voltage (divided by4)islower than VSET, theduty cycle of\nthePWM output isincreased; iftheaveraged output voltage (divided by4)ishigher than VSET, theduty cycle is\ndecreased.\nDuring PWM regulation, theH-bridge isenabled todrive current through themotor winding during thePWM on\ntime. This isshown inFigure 8ascase 1.The current flow direction shown indicates thestate when IN1ishigh\nandIN2islow.\n8 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: DRV8830\nOUT1 OUT22\n1\n2PWM on\nPWM offVCC\n1Shown with\nIN1=1, IN2=0\nDRV8830\nwww.ti.com SLVSAB2G –MAY 2010 –REVISED DECEMBER 2015\nFeature Description (continued)\nNote that iftheprogrammed output voltage isgreater than thesupply voltage, thedevice willoperate at100%\nduty cycle andthevoltage regulation feature willbedisabled. Inthismode thedevice behaves asaconventional\nH-bridge driver.\nDuring thePWM offtime, winding current isrecirculated byenabling both ofthehigh-side FETs inthebridge.\nThis isshown inFigure 8.\nFigure 8.Voltage Regulation\n7.3.2 Voltage Setting (VSET DAC)\nThe DRV8830 includes aninternal reference voltage thatisconnected toaDAC. This DAC generates avoltage\nwhich isused tosetthePWM regulated output voltage asdescribed inVoltage Regulation .\nThe DAC iscontrolled bytheVSET bitsfrom theserial interface. The commanded output voltage isshown in\nTable 1.\nTable 1.Commanded Output Voltage\nVSET[5..0] OUTPUT VOLTAGE VSET[5..0] OUTPUT VOLTAGE\n0x00h Reserved 0x20h 2.57\n0x01h Reserved 0x21h 2.65\n0x02h Reserved 0x22h 2.73\n0x03h Reserved 0x23h 2.81\n0x04h Reserved 0x24h 2.89\n0x05h Reserved 0x25h 2.97\n0x06h 0.48 0x26h 3.05\n0x07h 0.56 0x27h 3.13\n0x08h 0.64 0x28h 3.21\n0x09h 0.72 0x29h 3.29\n0x0Ah 0.80 0x2Ah 3.37\n0x0Bh 0.88 0x2Bh 3.45\n0x0Ch 0.96 0x2Ch 3.53\n0x0Dh 1.04 0x2Dh 3.61\n0x0Eh 1.12 0x2Eh 3.69\n0x0Fh 1.20 0x2Fh 3.77\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: DRV8830\nR =ISENSE200mV/c190ILIMIT\nDRV8830\nSLVSAB2G –MAY 2010 –REVISED DECEMBER 2015 www.ti.com\nFeature Description (continued)\nTable 1.Commanded Output Voltage (continued)\nVSET[5..0] OUTPUT VOLTAGE VSET[5..0] OUTPUT VOLTAGE\n0x10h 1.29 0x30h 3.86\n0x11h 1.37 0x31h 3.94\n0x12h 1.45 0x32h 4.02\n0x13h 1.53 0x33h 4.1\n0x14h 1.61 0x34h 4.18\n0x15h 1.69 0x35h 4.26\n0x16h 1.77 0x36h 4.34\n0x17h 1.85 0x37h 4.42\n0x18h 1.93 0x38h 4.5\n0x19h 2.01 0x39h 4.58\n0x1Ah 2.09 0x3Ah 4.66\n0x1Bh 2.17 0x3Bh 4.74\n0x1Ch 2.25 0x3Ch 4.82\n0x1Dh 2.33 0x3Dh 4.9\n0x1Eh 2.41 0x3Eh 4.98\n0x1Fh 2.49 0x3Fh 5.06\nThevoltage canbecalculated as4xVREF x(VSET +1)/64,where VREF istheinternal 1.285-V reference.\n7.3.3 Current Limit\nAcurrent limit circuit isprovided toprotect thesystem intheevent ofanovercurrent condition, such aswhat\nwould beencountered ifdriving aDCmotor atstart-up orwith anabnormal mechanical load (stall condition).\nThe motor current issensed bymonitoring thevoltage across anexternal sense resistor. When thevoltage\nexceeds areference voltage of200mVformore than approximately 3µs,thePWM duty cycle isreduced tolimit\nthecurrent through themotor tothisvalue. This current limit allows forstarting themotor while controlling the\ncurrent.\nIfthecurrent limit condition persists forsome time, itislikely thatafault condition hasbeen encountered, such\nasthemotor being runintoastop orastalled condition. Anovercurrent event must persist forapproximately\n275 msbefore thefault isregistered. After approximately 275 ms, afault signaled tothehost bydriving the\nFAULTn signal lowandsetting theFAULT andILIMIT bitsintheserial interface register. Operation ofthemotor\ndriver willcontinue.\nThe current limit fault condition iscleared bysetting both IN1and IN2tozero todisable themotor current, by\nputting thedevice into theshutdown state (IN1 and IN2both setto1),bysetting theCLEAR bitinthefault\nregister, orbyremoving andre-applying power tothedevice.\nTheresistor used tosetthecurrent limit must beless than 1Ω.Itsvalue may becalculated asfollows:\nwhere\n•RISENSE isthecurrent sense resistor value.\n•ILIMITisthedesired current limit (inmA). (1)\nIfthecurrent limit feature isnotneeded, theISENSE pinmay bedirectly connected toground.\n7.3.4 Protection Circuits\nThe DRV8830 isfully protected against undervoltage, overcurrent andovertemperature events. AFAULTn pinis\navailable tosignal afault condition tothesystem, aswell asaFAULT register intheserial interface thatallows\ndetermination ofthefault source.\n10 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: DRV8830\nDRV8830\nwww.ti.com SLVSAB2G –MAY 2010 –REVISED DECEMBER 2015\n7.3.4.1 Overcurrent Protection (OCP)\nAnanalog current limit circuit oneach FET limits thecurrent through theFET byremoving thegate drive. Ifthis\nanalog current limit persists forlonger than theOCP time, allFETs intheH-bridge willbedisabled, theFAULTn\nsignal willbedriven low, andtheFAULT andOCP bitsintheFAULT register willbeset.The device willremain\ndisabled until theCLEAR bitintheFAULT register iswritten to1,orVCC isremoved andre-applied.\nOvercurrent conditions aresensed independently onboth high andlowside devices. Ashort toground, supply,\noracross themotor winding willallresult inanovercurrent shutdown. Note that OCP isindependent ofthe\ncurrent limit function, which istypically settoengage atalower current level; theOCP function isintended to\nprevent damage tothedevice under abnormal (forexample, short circuit) conditions.\n7.3.4.2 Thermal Shutdown (TSD)\nIfthedietemperature exceeds safe limits, allFETs intheH-bridge willbedisabled, theFAULTn signal willbe\ndriven low, andtheFAULT andOTS bitsintheserial interface register willbeset.Once thedietemperature has\nfallen toasafe level operation willautomatically resume.\n7.3.4.3 Undervoltage Lockout (UVLO)\nIfatanytime thevoltage ontheVCC pins falls below theundervoltage lockout threshold voltage, allFETs inthe\nH-bridge willbedisabled, theFAULTn signal willbedriven low, and theFAULT and UVLO bitsintheFAULT\nregister willbeset.Operation willresume when VCC rises above theUVLO threshold.\nTable 2.Device Protection\nFAULT CONDITION ERROR REPORT H-BRIDGE INTERNAL CIRCUITS RECOVERY\nVCC undervoltageVCC <VUVLO FAULTn Disabled Disabled VCC >VUVLO(UVLO)\nOvercurret (OCP) IOUT>IOCP FAULT n Disabled Operating Power cycle VCC\nThermal shutdownTJ>TTSD FAULTn Disabled Operating TJ>TTSD–THYS(TSD)\n7.4 Device Functional Modes\nTheDRV8830 isactive when either IN1orIN2aresettoalogic high. Sleep mode isentered when both IN1and\nIN2aresettoalogic low. When insleep mode, theH-bridge FETs aredisabled (Hi-Z).\nTable 3.Modes ofOperation\nFAULT CONDITION H-BRIDGE INTERNAL CIRCUITS\nOperating IN1orIN2high Operating Operating\nSleep mode IN1orIN2low Disabled Diabled\nFault encountered Anyfault condition met Disabled See Table 2\n7.4.1 Bridge Control\nTheIN1andIN2control bitsintheserial interface register enable theH-bridge outputs. Table 4shows thelogic:\nTable 4.H-Bridge Logic\nIN1 IN2 OUT1 OUT2 FUNCTION\n0 0 Z Z Standby /coast\n0 1 L H Reverse\n1 0 H L Forward\n1 1 H H Brake\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: DRV8830\nDRV8830\nSLVSAB2G –MAY 2010 –REVISED DECEMBER 2015 www.ti.com\nWhen both bitsarezero, theoutput drivers aredisabled and thedevice isplaced intoalow-power shutdown\nstate. Thecurrent limit fault condition (ifpresent) isalso cleared.\nAtinitial power up,thedevice willenter thelow-power shutdown state. Note thatwhen transitioning from either\nbrake orstandby mode toforward orreverse, thevoltage control PWM starts atzero duty cycle. The duty cycle\nslowly ramps uptothecommanded voltage. This cantake upto12mstogofrom standby to100% duty cycle.\n7.5 Programming\n7.5.1 I2C-Compatible Serial Interface\nThe I2Cinterface allows control and monitoring oftheDRV8830 byamicrocontroller. I2Cisatwo-wire serial\ninterface developed byPhilips Semiconductor (see I2C–Bus Specification, Version 2.1,January 2000). The bus\nconsists ofadata line(SDA) and aclock line(SCL) with off-chip pull-up resistors. When thebusisidle, both\nSDA andSCL lines arepulled high.\nAmaster device, usually amicrocontroller oradigital signal processor, controls thebus. The master is\nresponsible forgenerating theSCL signal anddevice addresses. The master also generates specific conditions\nthatindicate theSTART andSTOP ofdata transfer.\nAslave device receives and/or transmits data onthebus under control ofthemaster device. This device\noperates only asaslave device.\nI2Ccommunication isinitiated byamaster sending astart condition, ahigh-to-low transition ontheSDA I/Owhile\nSCL isheld high. After thestart condition, thedevice address byte issent, most-significant bit(MSB) first,\nincluding thedata direction bit(R/W). After receiving avalid address byte, this device responds with an\nacknowledge, alowontheSDA I/Oduring thehigh oftheacknowledge-related clock pulse.\nThe lower three bitsofthedevice address areinput from pins A0-A1,which canbetiedtoVCC (logic high),\nGND (logic low), orleftopen. These three address bitsarelatched intothedevice atpower up,socannot be\nchanged dynamically.\nTheupper address bitsofthedevice address arefixed at0xC0h, sothedevice address isasfollows:\nTable 5.Device Addresses\nA3..A0 BITSA1PIN A0PIN ADDRESS (WRITE) ADDRESS (READ)(asbelow)\n0 0 0000 0xC0h 0xC1h\n0 open 0001 0xC2h 0xC3h\n0 1 0010 0xC4h 0xC5h\nopen 0 0011 0xC6h 0xC7h\nopen open 0100 0xC8h 0xC9h\nopen 1 0101 0xCAh 0xCBh\n1 0 0110 0xCCh 0xCDh\n1 open 0111 0xCEh 0xCFh\n1 1 1000 0xD0h 0xD1h\nTheDRV8830 does notrespond tothegeneral calladdress.\nAdata byte follows theaddress acknowledge. IftheR/W bitislow, thedata iswritten from themaster. IftheR/W\nbitishigh, thedata from thisdevice arethevalues read from theregister previously selected byawrite tothe\nsubaddress register. The data byte isfollowed byanacknowledge sent from thisdevice. Data isoutput only if\ncomplete bytes arereceived and acknowledged. Astop condition, which isalow-to-high transition ontheSDA\nI/Owhile theSCL input ishigh, issent bythemaster toterminate thetransfer.\nAmaster busdevice must wait atleast 60μsafter power isapplied toVCC togenerate aSTART condition.\nI2Ctransactions areshown inthetiming diagrams Figure 9andFigure 10:\n12 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: DRV8830\nS1 1\n0(As) (An)\nW\nSTARTSlave\nAddress ACKSub\nAddress ACK(Dn) (Dn+1)\nDataACKDataACKSTOP\nS1 1\n0(As) (An)\nWS1 1\n0(As) (Dn)R\n(Dn+1)\nSTARTSlave\nAddress ACKSub\nAddress ACKSTARTSlave\nAddress ACKDataACKDataACKSTOP\nDRV8830\nwww.ti.com SLVSAB2G –MAY 2010 –REVISED DECEMBER 2015\nFigure 9.I2CRead Mode\nFigure 10.I2CWrite Mode\n7.6 Register Maps\n7.6.1 I2CRegister Map\nTable 6.I2CRegister Map\nREGISTER SUB ADDRESS (HEX) REGISTER NAME DEFAULT VALUE DESCRIPTION\nSets state ofoutputs andoutput0 0x00 CONTROL 0x00hvoltage\nAllows reading andclearing offault1 0x01 FAULT 0x00hconditions\n7.6.1.1 REGISTER 0–CONTROL\nThe CONTROL register isused tosetthestate oftheoutputs aswell astheDAC setting fortheoutput voltage.\nTheregister isdefined asfollows:\nTable 7.Register 0–Control\nD7-D2 D1 D0\nVSET[5..0] IN2 IN1\nVSET[5..0]: Sets DAC output voltage. Refer toVoltage Setting above.\nIN2: Along with IN1, sets state ofoutputs. Refer toBridge Control above.\nIN1: Along with IN2, sets state ofoutputs. Refer toBridge Control above.\n7.6.1.2 REGISTER 1–FAULT\nThe FAULT register isused toread thesource ofafault condition, andtoclear thestatus bitsthatindicated the\nfault. Theregister isdefined asfollows:\nTable 8.Register 1–Fault\nD7 D6-D5 D4 D3 D2 D1 D0\nCLEAR Unused ILIMIT OTS UVLO OCP FAULT\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: DRV8830\nDRV8830\nSLVSAB2G –MAY 2010 –REVISED DECEMBER 2015 www.ti.com\nCLEAR: When written to1,clears thefault status bits\nILIMIT: Ifset,indicates thefault was caused byanextended current limit event\nOTS: Ifset,indicates thatthefault was caused byanovertemperature (OTS) condition\nUVLO: Ifset,indicates thefault was caused byanundervoltage lockout\nOCP: Ifset,indicates thefault was caused byanovercurrent (OCP) event\nFAULT: Setifanyfault condition exists\n14 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: DRV8830\nOUT1\nGNDSCL\nOUT2SDA\nA1\nA0BDC\nFAULTnVCCVCC\n10 µF\nController\nPPADISENSE\n0.4\r2.87k\r\n10k\r\nDRV8830\nwww.ti.com SLVSAB2G –MAY 2010 –REVISED DECEMBER 2015\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe DRV8830 isused inbrushed DCapplications toprovide aconstant motor speed over varying voltages. The\nfollowing design procedure canbeused toconfigure theDRV8830 forasystem with aVCC variance of4to6V.\n8.2 Typical Application\nFigure 11isacommon application oftheDRV8830.\nFigure 11.Motor Control Circuitry\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: DRV8830\nDRV8830\nSLVSAB2G –MAY 2010 –REVISED DECEMBER 2015 www.ti.com\nTypical Application (continued)\n8.2.1 Design Requirements\nTable 9liststhedesign parameters oftheDRV8830.\nTable 9.Design Parameters\nDESIGNREFERENCE EXAMPLE VALUEPARAMETER\nMotor voltage VCC 5V\nMotor RMS current IRMS 0.3A\nMotor start-up ISTART 1.3A\nMotor current tripILIMIT 0.9Apoint\n8.2.2 Detailed Design Procedure\n8.2.2.1 Motor Voltage\nThemotor voltage tousewilldepend ontheratings ofthemotor selected andthedesired RPM. Ahigher voltage\nspins abrushed DCmotor faster with thesame PWM duty cycle applied tothepower FETs. Ahigher voltage\nalso increases therateofcurrent change through theinductive motor windings.\nFortheDRV8830, TIrecommends tosetamotor voltage atthelowest system VCC. This willmaintain aconstant\nRPM across varying VCC conditions.\nForexample iftheVCC voltage canvary from 4.5V to5.5V, setting theVSET voltage to1.125 Vwillcompensate\nforpower supply variation. TheDRV8830 willsetthemotor voltage at4.5V,even ifVCC is5.5V.\n8.2.2.2 Motor Current Trip Point\nWhen thevoltage onpinISENSE exceeds VILIM (0.2 V),overcurrent isdetected. The RSENSE resistor should\nbesized tosetthedesired ILIMIT level.\nRISENSE =0.2V/ILIMIT (2)\nTosetIILIMIT to0.5A,RISENSE =0.2V/0.9A=0.22Ω.\nToprevent false trips, ILIMIT must behigher than regular operating current. Motor current during start-up is\ntypically much higher than steady-state spinning, because theinitial load torque ishigher, and theabsence of\nback-EMF causes ahigher voltage andextra current across themotor windings.\nItcanbebeneficial tolimit start-up current byusing series inductors ontheDRV8830 output, asthatallows ILIMIT\ntobelower, anditmay decrease thesystem ’srequired bulk capacitance. Start-up current canalso belimited by\nramping theforward drive duty cycle.\n8.2.2.3 Sense Resistor Selection\nForoptimal performance, itisimportant forthesense resistor tobe:\n•Surface-mount\n•Low inductance\n•Rated forhigh enough power\n•Placed closely tothemotor driver\nThe power dissipated bythesense resistor equals IRMS2×R.Forexample, ifpeak motor current is1A,RMS\nmotor current is0.7A,anda0.4-Ωsense resistor isused, theresistor willdissipate 0.7A2×0.4Ω=0.2W.The\npower quickly increases with higher current levels.\nResistors typically have arated power within some ambient temperature range, along with ade-rated power\ncurve forhigh ambient temperatures. When aPCB isshared with other components generating heat, margin\nshould beadded. Itisalways best tomeasure theactual sense resistor temperature inafinal system, along with\nthepower MOSFETs, asthose areoften thehottest components.\n16 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: DRV8830\nDRV8830\nwww.ti.com SLVSAB2G –MAY 2010 –REVISED DECEMBER 2015\nBecause power resistors arelarger and more expensive than standard resistors, itiscommon practice touse\nmultiple standard resistors inparallel, between thesense node andground. This distributes thecurrent andheat\ndissipation.\n8.2.2.4 Low Power Operation\nUnder normal operation, using sleep mode tominimize supply current should besufficient.\nIfdesired, power canberemoved totheDRV8830 tofurther decrease supply current. TIrecommends toremove\npower totheFAULTn pullup resistor when removing power totheDRV8830. Removing power from theFAULTn\npullup resistor willeliminate acurrent path from theFAULTn pinthrough anESD protection diode toVCC. TI\nrecommends tosetboth IN1andIN2asalogic lowwhen power isremoved.\nAnundervoltage event may cause theaddress tobere-evaluated. Ifthisoccurs, theI2Cinterface may stop\nworking until power iscycled.\n8.2.3 Application Curves\nThe following scope captures show how theoutput duty cycle changes toasVCC increases. This allows the\nmotor tospin ataconstant speed asVCC changes. AtVCC =3.9V,theoutput duty cycle is100% on.Asthe\nVCC voltage increases togreater than 4V,theoutput duty cycle begins todecrease. The output duty cycle is\nshown atVCC =4.5V,VCC =5VandVCC =5.5V.\n•Channel 1–OUT1: IN1–Logic Low\n•Channel 2–OUT2: IN2–Logic High\n•Channel 4–Motor current: VSET –1V\n•Motor used: NMB Technologies Corporation, PPN7PA12C1\nFigure 13.Output Pulse Width Modulating atVCC =4V Figure 12.Output Pulse Width Modulating atVCC =3.9V\nFigure 14.Output Pulse Width Modulating atVCC =4.5V Figure 15.Output Pulse Width Modulating atVCC =5V\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: DRV8830\nDRV8830\nSLVSAB2G –MAY 2010 –REVISED DECEMBER 2015 www.ti.com\nFigure 16.Output Pulse Width Modulating atVCC =5.5V\n18 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: DRV8830\nLocal \nBulk CapacitorParasitic Wire\nInductance\n++\n±±Motor DriverPower Supply Motor Drive System\nVCC\nGND+\nIC Bypass \nCapacitor\nDRV8830\nwww.ti.com SLVSAB2G –MAY 2010 –REVISED DECEMBER 2015\n9Power Supply Recommendations\n9.1 Power Supervisor\nTheDRV8830 iscapable ofentering alow-power sleep mode bybringing both oftheINxcontrol inputs logic low.\nTheoutputs willbedisabled Hi-Z.\nToexitthesleep mode, bring either orboth oftheINxinputs logic high. This willenable theH-bridges. When\nexiting thesleep mode, theFAULTn pinwillpulse low.\n9.2 Bulk Capacitance\nHaving appropriate local bulk capacitance isanimportant factor inmotor drive system design. Itisgenerally\nbeneficial tohave more bulk capacitance, while thedisadvantages areincreased cost andphysical size.\nTheamount oflocal capacitance needed depends onavariety offactors, including:\n•Thehighest current required bythemotor system.\n•Thepower supply ’scapacitance andability tosource current.\n•Theamount ofparasitic inductance between thepower supply andmotor system.\n•Theacceptable voltage ripple.\n•Thetype ofmotor used (Brushed DC,Brushless DC,Stepper).\n•Themotor braking method.\nThe inductance between thepower supply andmotor drive system willlimit therate current canchange from the\npower supply. Ifthelocal bulk capacitance istoosmall, thesystem willrespond toexcessive current demands or\ndumps from themotor with achange involtage. When adequate bulk capacitance isused, themotor voltage\nremains stable andhigh current canbequickly supplied.\nThe data sheet generally provides arecommended value, butsystem-level testing isrequired todetermine the\nappropriate sized bulk capacitor.\nFigure 17.Example Setup ofMotor Drive System with External Power Supply\nThe voltage rating forbulk capacitors should behigher than theoperating voltage, toprovide margin forcases\nwhen themotor transfers energy tothesupply.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: DRV8830\nP = R (I )TOT DS(ON) OUT(RMS) 22/c183 /c183\nOUT2\nISENSE\nOUT1\nVCC\nGNDSCL\nSDA\nA1\nA0\n10 µFFAULTn\nDRV8830\nSLVSAB2G –MAY 2010 –REVISED DECEMBER 2015 www.ti.com\n10Layout\n10.1 Layout Guidelines\nThe VCC pinshould bebypassed toGND using low-ESR ceramic bypass capacitors with arecommended value\nof0.1-μFrated forVCC. This capacitor should beplaced asclose totheVCC pinaspossible with athick trace\norground plane connection tothedevice GND pin.\nThe VCC pinmust bebypassed toground using anappropriate bulk capacitor. This component may bean\nelectrolytic andshould belocated close totheDRV8830.\n10.2 Layout Example\nFigure 18.Layout Recommendation\n10.3 Thermal Considerations\nThe DRV8830 has thermal shutdown (TSD) asdescribed inThermal Shutdown (TSD) .Ifthedietemperature\nexceeds approximately 160°C,thedevice willbedisabled until thetemperature drops toasafe level. Any\ntendency ofthe device toenter TSD isanindication ofeither excessive power dissipation, insufficient\nheatsinking, ortoohigh anambient temperature.\n10.3.1 Power Dissipation\nPower dissipation intheDRV8830 isdominated bythepower dissipated intheoutput FET resistance, orRDS(ON) .\nAverage power dissipation when running astepper motor canberoughly estimated byEquation 3.\n(3)\nwhere PTOTisthetotal power dissipation, RDS(ON) istheresistance ofeach FET, andIOUT(RMS) istheRMS output\ncurrent being applied toeach winding. IOUT(RMS) isequal totheapproximately 0.7x thefull-scale output current\nsetting. The factor of2comes from thefactthatatanyinstant twoFETs areconducting winding current foreach\nwinding (one high-side andonelow-side).\nThe maximum amount ofpower thatcanbedissipated inthedevice isdependent onambient temperature and\nheatsinking.\nNote thatRDS(ON) increases with temperature, soasthedevice heats, thepower dissipation increases. This must\nbetaken intoconsideration when sizing theheatsink.\n20 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: DRV8830\nDRV8830\nwww.ti.com SLVSAB2G –MAY 2010 –REVISED DECEMBER 2015\n11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nForrelated documentation, seethefollowing:\n•PowerPAD ™Thermally Enhanced Package ,SLMA002\n•PowerPAD ™Made Easy ,SLMA004\n11.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.3 Trademarks\nPowerPAD, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: DRV8830\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Aug-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nDRV8830DGQ ACTIVE HVSSOP DGQ 1080RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 85 8830Samples\nDRV8830DGQR ACTIVE HVSSOP DGQ 102500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 85 8830Samples\nDRV8830DRCR ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 8830Samples\nDRV8830DRCT ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 8830Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Aug-2022\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 25-Feb-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nDRV8830DGQR HVSSOP DGQ 102500 330.0 12.4 5.33.41.48.012.0 Q1\nDRV8830DRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nDRV8830DRCT VSON DRC 10250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 25-Feb-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nDRV8830DGQR HVSSOP DGQ 102500 356.0 356.0 35.0\nDRV8830DRCR VSON DRC 103000 335.0 335.0 25.0\nDRV8830DRCT VSON DRC 10250 182.0 182.0 20.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 25-Feb-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nDRV8830DGQ DGQ HVSSOP 10 80 330.2 6.6 3005 1.88\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details. HVSSOP - 1.1 mm max heightTMPowerPAD DGQ 10\nPLASTIC SMALL OUTLINE 3 x 3, 0.5 mm pitch\n4224775/A\nwww.ti.comPACKAGE OUTLINE\nC\n TYP5.05\n4.75\n1.1 MAX8X 0.5\n10X 0.270.172X\n2\n TYP0.230.13\n0- 80.150.05\n1.831.632.11.90.25\nGAGE PLANE\n0.70.4A\nNOTE 33.12.9\nB3.12.9\n4221816/A   08/2015PowerPAD    - 1.1 mm max height DGQ0010E\nPLASTIC SMALL OUTLINE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.\n5. Reference JEDEC registration MO-187, variation BA-T.\n PowerPAD is a trademark of Texas Instruments.TM\n110\n0.08 CA B65PIN 1 IDAREA\nNOTE 4SEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.700\nEXPOSEDTHERMAL PAD\n4\n15\n8\nwww.ti.comEXAMPLE BOARD LAYOUT\n(4.4)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND10X (1.45)10X (0.3)\n8X (0.5)(2.2)\nNOTE 9\n(3.1)\nNOTE 9(1.83)\n(2.1)\nSOLDER MASK\nOPENING\n( ) TYP\nVIA0.2\n(1.3) TYP(1.3)\nTYP\n(R ) TYP0.05\n4221816/A   08/2015PowerPAD    - 1.1 mm max height DGQ0010E\nPLASTIC SMALL OUTLINE\nSYMMSYMMSEE DETAILS\nLAND PATTERN EXAMPLE\nSCALE:15X1\n5610SOLDER MASK\nOPENING\n \nMETAL COVEREDBY SOLDER MASKSOLDER MASKDEFINED PADTM\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).9. Size of metal pad may vary due to creepage requirement. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n10X (1.45)10X (0.3)\n8X (0.5)\n(4.4)(1.83)\n(2.1)\nBASED ON\n0.125 THICK\nSTENCIL\n(R ) TYP0.05\n4221816/A   08/2015PowerPAD    - 1.1 mm max height DGQ0010E\nPLASTIC SMALL OUTLINE\n1.55 X 1.77 0.1751.67 X 1.92 0.1501.83 X 2.1  (SHOWN) 0.1252.05 X 2.35 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE:15XSYMMSYMM1\n5\n610BASED ON\n0.125 THICK\nSTENCIL\nBY SOLDER MASKMETAL COVEREDSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VSON - 1 mm max height DRC 10\nPLASTIC SMALL OUTLINE - NO LEAD 3 x 3, 0.5 mm pitch\n4226193/A\nwww.ti.comPACKAGE OUTLINE\nC\n10X 0.30\n0.182.4 0.12X\n21.65 0.1\n8X 0.51.00.8\n10X 0.50.30.050.00A3.12.9 B\n3.12.9\n(0.2) TYP\n4X (0.25)2X (0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n15 6\n10\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nSYMMSYMM 11\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND 0.07 MAX\nALL AROUND10X (0.24)\n(2.4)\n(2.8)8X (0.5)(1.65)\n(0.2) VIA\nTYP\n(0.575)(0.95)10X (0.6)\n(R0.05) TYP(3.4)\n(0.25)(0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018SYMM1\n5610\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X11\nSYMM\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED METAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP10X (0.24)10X (0.6)2X (1.5)\n2X\n(1.06)\n(2.8)(0.63)\n8X (0.5)(0.5)\n4X (0.34)\n4X (0.25)(1.53)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 11:\n 80% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n5610EXPOSED METALTYP 11\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: DRV8830DGQR

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Supply Voltage: 2.75 V to 6.8 V
  - Absolute Maximum Ratings: VCC (Power supply voltage) -0.3 V to 7 V
- **Current Ratings**: 
  - Maximum DC/RMS or Peak Drive Current: 1.3 A
  - Continuous Motor Drive Output Current: 1 A
- **Power Consumption**: 
  - Typical Operating Supply Current: 1.4 mA at VCC = 5V
  - Sleep Mode Current: 300 nA (typical)
- **Operating Temperature Range**: 
  - -40 °C to 85 °C
- **Package Type**: 
  - Available in HVSSOP (10 pins) and VSON (10 pins) packages
- **Special Features**: 
  - Integrated H-Bridge motor driver
  - PWM voltage control for constant motor speed
  - I2C-compatible serial interface
  - Built-in protection features: overcurrent, short-circuit, undervoltage lockout, and overtemperature protection
- **Moisture Sensitive Level (MSL)**: 
  - Level-2-260°C-1 Year for HVSSOP
  - Level-1-260°C-Unlimited for VSON

#### Description:
The **DRV8830** is a low-voltage motor driver designed for controlling brushed DC motors and one winding of stepper motors. It features an integrated H-bridge configuration that allows for efficient control of motor speed and direction. The device employs a PWM voltage regulation method to maintain constant motor speed over varying supply voltages, making it ideal for battery-powered applications.

#### Typical Applications:
The DRV8830 is commonly used in:
- **Battery-Powered Devices**: Such as toys and printers, where efficient power management is crucial.
- **Robotics**: For driving motors in robotic applications.
- **Cameras and Phones**: For controlling small actuators and motors.
- **Small Pumps and Actuators**: In various automation and control systems.

This component is particularly beneficial in applications where maintaining motor speed is essential despite fluctuations in battery voltage, thus enhancing overall efficiency and extending battery life.