{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 30 10:26:45 2020 " "Info: Processing started: Thu Jul 30 10:26:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7_2self -c lab7_2self " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7_2self -c lab7_2self" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\] " "Info: Detected ripple clock \"freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] " "Info: Detected ripple clock \"freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] " "Info: Detected ripple clock \"freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register greenredman:u7\|row_gen:M4\|cnt\[2\] register greenredman:u7\|row_gen:M4\|row\[2\] 59.17 MHz 16.9 ns Internal " "Info: Clock \"clk\" has Internal fmax of 59.17 MHz between source register \"greenredman:u7\|row_gen:M4\|cnt\[2\]\" and destination register \"greenredman:u7\|row_gen:M4\|row\[2\]\" (period= 16.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.200 ns + Longest register register " "Info: + Longest register to register delay is 14.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns greenredman:u7\|row_gen:M4\|cnt\[2\] 1 REG LC1_B33 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_B33; Fanout = 28; REG Node = 'greenredman:u7\|row_gen:M4\|cnt\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { greenredman:u7|row_gen:M4|cnt[2] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.200 ns) 3.900 ns greenredman:u7\|row_gen:M4\|Equal0~1 2 COMB LC4_B30 1 " "Info: 2: + IC(1.700 ns) + CELL(2.200 ns) = 3.900 ns; Loc. = LC4_B30; Fanout = 1; COMB Node = 'greenredman:u7\|row_gen:M4\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { greenredman:u7|row_gen:M4|cnt[2] greenredman:u7|row_gen:M4|Equal0~1 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 6.300 ns greenredman:u7\|row_gen:M4\|Equal0~2 3 COMB LC1_B30 6 " "Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 6.300 ns; Loc. = LC1_B30; Fanout = 6; COMB Node = 'greenredman:u7\|row_gen:M4\|Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { greenredman:u7|row_gen:M4|Equal0~1 greenredman:u7|row_gen:M4|Equal0~2 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.200 ns) 10.400 ns greenredman:u7\|row_gen:M4\|row\[0\]~8 4 COMB LC2_B31 8 " "Info: 4: + IC(1.900 ns) + CELL(2.200 ns) = 10.400 ns; Loc. = LC2_B31; Fanout = 8; COMB Node = 'greenredman:u7\|row_gen:M4\|row\[0\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { greenredman:u7|row_gen:M4|Equal0~2 greenredman:u7|row_gen:M4|row[0]~8 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.000 ns) 14.200 ns greenredman:u7\|row_gen:M4\|row\[2\] 5 REG LC8_B24 2 " "Info: 5: + IC(1.800 ns) + CELL(2.000 ns) = 14.200 ns; Loc. = LC8_B24; Fanout = 2; REG Node = 'greenredman:u7\|row_gen:M4\|row\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { greenredman:u7|row_gen:M4|row[0]~8 greenredman:u7|row_gen:M4|row[2] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 60.56 % ) " "Info: Total cell delay = 8.600 ns ( 60.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.600 ns ( 39.44 % ) " "Info: Total interconnect delay = 5.600 ns ( 39.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { greenredman:u7|row_gen:M4|cnt[2] greenredman:u7|row_gen:M4|Equal0~1 greenredman:u7|row_gen:M4|Equal0~2 greenredman:u7|row_gen:M4|row[0]~8 greenredman:u7|row_gen:M4|row[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { greenredman:u7|row_gen:M4|cnt[2] {} greenredman:u7|row_gen:M4|Equal0~1 {} greenredman:u7|row_gen:M4|Equal0~2 {} greenredman:u7|row_gen:M4|row[0]~8 {} greenredman:u7|row_gen:M4|row[2] {} } { 0.000ns 1.700ns 0.200ns 1.900ns 1.800ns } { 0.000ns 2.200ns 2.200ns 2.200ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.600 ns - Smallest " "Info: - Smallest clock skew is -0.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.200 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 56 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 56; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\] 2 REG LC5_B23 22 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC5_B23; Fanout = 22; REG Node = 'freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.000 ns) 6.200 ns greenredman:u7\|row_gen:M4\|row\[2\] 3 REG LC8_B24 2 " "Info: 3: + IC(1.900 ns) + CELL(0.000 ns) = 6.200 ns; Loc. = LC8_B24; Fanout = 2; REG Node = 'greenredman:u7\|row_gen:M4\|row\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|row[2] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 33.87 % ) " "Info: Total cell delay = 2.100 ns ( 33.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 66.13 % ) " "Info: Total interconnect delay = 4.100 ns ( 66.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|row[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|row[2] {} } { 0.000ns 0.000ns 2.200ns 1.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.800 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 56 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 56; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\] 2 REG LC5_B23 22 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC5_B23; Fanout = 22; REG Node = 'freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 6.800 ns greenredman:u7\|row_gen:M4\|cnt\[2\] 3 REG LC1_B33 28 " "Info: 3: + IC(2.500 ns) + CELL(0.000 ns) = 6.800 ns; Loc. = LC1_B33; Fanout = 28; REG Node = 'greenredman:u7\|row_gen:M4\|cnt\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|cnt[2] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 30.88 % ) " "Info: Total cell delay = 2.100 ns ( 30.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 69.12 % ) " "Info: Total interconnect delay = 4.700 ns ( 69.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|cnt[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|cnt[2] {} } { 0.000ns 0.000ns 2.200ns 2.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|row[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|row[2] {} } { 0.000ns 0.000ns 2.200ns 1.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|cnt[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|cnt[2] {} } { 0.000ns 0.000ns 2.200ns 2.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { greenredman:u7|row_gen:M4|cnt[2] greenredman:u7|row_gen:M4|Equal0~1 greenredman:u7|row_gen:M4|Equal0~2 greenredman:u7|row_gen:M4|row[0]~8 greenredman:u7|row_gen:M4|row[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { greenredman:u7|row_gen:M4|cnt[2] {} greenredman:u7|row_gen:M4|Equal0~1 {} greenredman:u7|row_gen:M4|Equal0~2 {} greenredman:u7|row_gen:M4|row[0]~8 {} greenredman:u7|row_gen:M4|row[2] {} } { 0.000ns 1.700ns 0.200ns 1.900ns 1.800ns } { 0.000ns 2.200ns 2.200ns 2.200ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|row[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|row[2] {} } { 0.000ns 0.000ns 2.200ns 1.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|cnt[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|cnt[2] {} } { 0.000ns 0.000ns 2.200ns 2.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:u4\|greenredman_work_reg\[0\] nightcomes clk 7.000 ns register " "Info: tsu for register \"control:u4\|greenredman_work_reg\[0\]\" (data pin = \"nightcomes\", clock pin = \"clk\") is 7.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.100 ns + Longest pin register " "Info: + Longest pin to register delay is 14.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns nightcomes 1 PIN PIN_47 10 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 10; PIN Node = 'nightcomes'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nightcomes } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.200 ns) 12.500 ns control:u4\|Selector2~0 2 COMB LC4_F5 2 " "Info: 2: + IC(4.400 ns) + CELL(2.200 ns) = 12.500 ns; Loc. = LC4_F5; Fanout = 2; COMB Node = 'control:u4\|Selector2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { nightcomes control:u4|Selector2~0 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 14.100 ns control:u4\|greenredman_work_reg\[0\] 3 REG LC6_F5 33 " "Info: 3: + IC(0.200 ns) + CELL(1.400 ns) = 14.100 ns; Loc. = LC6_F5; Fanout = 33; REG Node = 'control:u4\|greenredman_work_reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { control:u4|Selector2~0 control:u4|greenredman_work_reg[0] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.500 ns ( 67.38 % ) " "Info: Total cell delay = 9.500 ns ( 67.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 32.62 % ) " "Info: Total interconnect delay = 4.600 ns ( 32.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { nightcomes control:u4|Selector2~0 control:u4|greenredman_work_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.100 ns" { nightcomes {} nightcomes~out {} control:u4|Selector2~0 {} control:u4|greenredman_work_reg[0] {} } { 0.000ns 0.000ns 4.400ns 0.200ns } { 0.000ns 5.900ns 2.200ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 115 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 56 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 56; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_D16 36 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_D16; Fanout = 36; REG Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(0.000 ns) 8.500 ns control:u4\|greenredman_work_reg\[0\] 3 REG LC6_F5 33 " "Info: 3: + IC(4.200 ns) + CELL(0.000 ns) = 8.500 ns; Loc. = LC6_F5; Fanout = 33; REG Node = 'control:u4\|greenredman_work_reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|greenredman_work_reg[0] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 24.71 % ) " "Info: Total cell delay = 2.100 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 75.29 % ) " "Info: Total interconnect delay = 6.400 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|greenredman_work_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u4|greenredman_work_reg[0] {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { nightcomes control:u4|Selector2~0 control:u4|greenredman_work_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.100 ns" { nightcomes {} nightcomes~out {} control:u4|Selector2~0 {} control:u4|greenredman_work_reg[0] {} } { 0.000ns 0.000ns 4.400ns 0.200ns } { 0.000ns 5.900ns 2.200ns 1.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|greenredman_work_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u4|greenredman_work_reg[0] {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk column_red\[6\] greenredman:u7\|row_gen:M4\|cnt\[3\] 48.300 ns register " "Info: tco from clock \"clk\" to destination pin \"column_red\[6\]\" through register \"greenredman:u7\|row_gen:M4\|cnt\[3\]\" is 48.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.700 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 56 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 56; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\] 2 REG LC5_B23 22 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC5_B23; Fanout = 22; REG Node = 'freq_div:u3\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.000 ns) 6.700 ns greenredman:u7\|row_gen:M4\|cnt\[3\] 3 REG LC3_B30 30 " "Info: 3: + IC(2.400 ns) + CELL(0.000 ns) = 6.700 ns; Loc. = LC3_B30; Fanout = 30; REG Node = 'greenredman:u7\|row_gen:M4\|cnt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|cnt[3] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 31.34 % ) " "Info: Total cell delay = 2.100 ns ( 31.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 68.66 % ) " "Info: Total interconnect delay = 4.600 ns ( 68.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|cnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|cnt[3] {} } { 0.000ns 0.000ns 2.200ns 2.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "40.900 ns + Longest register pin " "Info: + Longest register to pin delay is 40.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns greenredman:u7\|row_gen:M4\|cnt\[3\] 1 REG LC3_B30 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_B30; Fanout = 30; REG Node = 'greenredman:u7\|row_gen:M4\|cnt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { greenredman:u7|row_gen:M4|cnt[3] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.200 ns) 7.100 ns greenredman:u7\|rom_char:M5\|WideOr1~1 2 COMB LC1_A9 1 " "Info: 2: + IC(4.900 ns) + CELL(2.200 ns) = 7.100 ns; Loc. = LC1_A9; Fanout = 1; COMB Node = 'greenredman:u7\|rom_char:M5\|WideOr1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { greenredman:u7|row_gen:M4|cnt[3] greenredman:u7|rom_char:M5|WideOr1~1 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.200 ns) 13.300 ns greenredman:u7\|rom_char:M5\|WideOr1~3 3 COMB LC1_B27 1 " "Info: 3: + IC(4.000 ns) + CELL(2.200 ns) = 13.300 ns; Loc. = LC1_B27; Fanout = 1; COMB Node = 'greenredman:u7\|rom_char:M5\|WideOr1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { greenredman:u7|rom_char:M5|WideOr1~1 greenredman:u7|rom_char:M5|WideOr1~3 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.200 ns) 18.700 ns greenredman:u7\|rom_char:M5\|WideOr1~5 4 COMB LC1_A20 1 " "Info: 4: + IC(3.200 ns) + CELL(2.200 ns) = 18.700 ns; Loc. = LC1_A20; Fanout = 1; COMB Node = 'greenredman:u7\|rom_char:M5\|WideOr1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { greenredman:u7|rom_char:M5|WideOr1~3 greenredman:u7|rom_char:M5|WideOr1~5 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.300 ns) 23.300 ns greenredman:u7\|rom_char:M5\|WideOr1~6 5 COMB LC4_A14 1 " "Info: 5: + IC(2.300 ns) + CELL(2.300 ns) = 23.300 ns; Loc. = LC4_A14; Fanout = 1; COMB Node = 'greenredman:u7\|rom_char:M5\|WideOr1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { greenredman:u7|rom_char:M5|WideOr1~5 greenredman:u7|rom_char:M5|WideOr1~6 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.300 ns) 27.400 ns greenredman:u7\|rom_char:M5\|WideOr1~7 6 COMB LC4_A16 3 " "Info: 6: + IC(1.800 ns) + CELL(2.300 ns) = 27.400 ns; Loc. = LC4_A16; Fanout = 3; COMB Node = 'greenredman:u7\|rom_char:M5\|WideOr1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { greenredman:u7|rom_char:M5|WideOr1~6 greenredman:u7|rom_char:M5|WideOr1~7 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.200 ns) 31.600 ns greenredman:u7\|column_red\[6\]~16 7 COMB LC3_A6 1 " "Info: 7: + IC(2.000 ns) + CELL(2.200 ns) = 31.600 ns; Loc. = LC3_A6; Fanout = 1; COMB Node = 'greenredman:u7\|column_red\[6\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { greenredman:u7|rom_char:M5|WideOr1~7 greenredman:u7|column_red[6]~16 } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(6.300 ns) 40.900 ns column_red\[6\] 8 PIN PIN_99 0 " "Info: 8: + IC(3.000 ns) + CELL(6.300 ns) = 40.900 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'column_red\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { greenredman:u7|column_red[6]~16 column_red[6] } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.700 ns ( 48.17 % ) " "Info: Total cell delay = 19.700 ns ( 48.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.200 ns ( 51.83 % ) " "Info: Total interconnect delay = 21.200 ns ( 51.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.900 ns" { greenredman:u7|row_gen:M4|cnt[3] greenredman:u7|rom_char:M5|WideOr1~1 greenredman:u7|rom_char:M5|WideOr1~3 greenredman:u7|rom_char:M5|WideOr1~5 greenredman:u7|rom_char:M5|WideOr1~6 greenredman:u7|rom_char:M5|WideOr1~7 greenredman:u7|column_red[6]~16 column_red[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.900 ns" { greenredman:u7|row_gen:M4|cnt[3] {} greenredman:u7|rom_char:M5|WideOr1~1 {} greenredman:u7|rom_char:M5|WideOr1~3 {} greenredman:u7|rom_char:M5|WideOr1~5 {} greenredman:u7|rom_char:M5|WideOr1~6 {} greenredman:u7|rom_char:M5|WideOr1~7 {} greenredman:u7|column_red[6]~16 {} column_red[6] {} } { 0.000ns 4.900ns 4.000ns 3.200ns 2.300ns 1.800ns 2.000ns 3.000ns } { 0.000ns 2.200ns 2.200ns 2.200ns 2.300ns 2.300ns 2.200ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { clk freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:u7|row_gen:M4|cnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { clk {} clk~out {} freq_div:u3|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:u7|row_gen:M4|cnt[3] {} } { 0.000ns 0.000ns 2.200ns 2.400ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.900 ns" { greenredman:u7|row_gen:M4|cnt[3] greenredman:u7|rom_char:M5|WideOr1~1 greenredman:u7|rom_char:M5|WideOr1~3 greenredman:u7|rom_char:M5|WideOr1~5 greenredman:u7|rom_char:M5|WideOr1~6 greenredman:u7|rom_char:M5|WideOr1~7 greenredman:u7|column_red[6]~16 column_red[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.900 ns" { greenredman:u7|row_gen:M4|cnt[3] {} greenredman:u7|rom_char:M5|WideOr1~1 {} greenredman:u7|rom_char:M5|WideOr1~3 {} greenredman:u7|rom_char:M5|WideOr1~5 {} greenredman:u7|rom_char:M5|WideOr1~6 {} greenredman:u7|rom_char:M5|WideOr1~7 {} greenredman:u7|column_red[6]~16 {} column_red[6] {} } { 0.000ns 4.900ns 4.000ns 3.200ns 2.300ns 1.800ns 2.000ns 3.000ns } { 0.000ns 2.200ns 2.200ns 2.200ns 2.300ns 2.300ns 2.200ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:u4\|traffic_state.GREEN_LIGHT nightcomes clk -1.400 ns register " "Info: th for register \"control:u4\|traffic_state.GREEN_LIGHT\" (data pin = \"nightcomes\", clock pin = \"clk\") is -1.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 56 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 56; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_D16 36 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_D16; Fanout = 36; REG Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(0.000 ns) 8.500 ns control:u4\|traffic_state.GREEN_LIGHT 3 REG LC3_F10 12 " "Info: 3: + IC(4.200 ns) + CELL(0.000 ns) = 8.500 ns; Loc. = LC3_F10; Fanout = 12; REG Node = 'control:u4\|traffic_state.GREEN_LIGHT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 24.71 % ) " "Info: Total cell delay = 2.100 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 75.29 % ) " "Info: Total interconnect delay = 6.400 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u4|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 76 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns nightcomes 1 PIN PIN_47 10 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 10; PIN Node = 'nightcomes'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nightcomes } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(1.400 ns) 11.600 ns control:u4\|traffic_state.GREEN_LIGHT 2 REG LC3_F10 12 " "Info: 2: + IC(4.300 ns) + CELL(1.400 ns) = 11.600 ns; Loc. = LC3_F10; Fanout = 12; REG Node = 'control:u4\|traffic_state.GREEN_LIGHT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { nightcomes control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "lab7_2self.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2self/qts/lab7_2self.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.300 ns ( 62.93 % ) " "Info: Total cell delay = 7.300 ns ( 62.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 37.07 % ) " "Info: Total interconnect delay = 4.300 ns ( 37.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { nightcomes control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { nightcomes {} nightcomes~out {} control:u4|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u4|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { nightcomes control:u4|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { nightcomes {} nightcomes~out {} control:u4|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 30 10:26:46 2020 " "Info: Processing ended: Thu Jul 30 10:26:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
