{
  "design": {
    "design_info": {
      "boundary_crc": "0xE751EB915AA74C53",
      "device": "xc7a100tcsg324-1",
      "name": "final_design",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "Instruction_Register_0": "",
      "Program_counter_0": "",
      "Register_O_0": "",
      "Shifter_0": "",
      "MUX_0": "",
      "MUX_1": "",
      "Instruction_Decoder_0": "",
      "Register_A_0": "",
      "Register_B_0": "",
      "ROM_0": "",
      "ALU_0": "",
      "Accumulator_0": ""
    },
    "ports": {
      "A0_0": {
        "direction": "I"
      },
      "A1_0": {
        "direction": "I"
      },
      "A2_0": {
        "direction": "I"
      },
      "A3_0": {
        "direction": "I"
      },
      "B0_0": {
        "direction": "I"
      },
      "B1_0": {
        "direction": "I"
      },
      "B2_0": {
        "direction": "I"
      },
      "B3_0": {
        "direction": "I"
      },
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "final_design_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "Register_Output_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "Instruction_Register_0": {
        "vlnv": "xilinx.com:module_ref:Instruction_Register:1.0",
        "xci_name": "final_design_Instruction_Register_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Instruction_Register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "instructionIn": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "update": {
            "direction": "I"
          },
          "instructionOut": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Program_counter_0": {
        "vlnv": "xilinx.com:module_ref:Program_counter:1.0",
        "xci_name": "final_design_Program_counter_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Program_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "update_PC": {
            "direction": "I"
          },
          "currentPC": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      },
      "Register_O_0": {
        "vlnv": "xilinx.com:module_ref:Register_O:1.0",
        "xci_name": "final_design_Register_O_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register_O",
          "boundary_crc": "0x0"
        },
        "ports": {
          "output_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "loadO": {
            "direction": "I"
          },
          "Register_Output": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "Shifter_0": {
        "vlnv": "xilinx.com:module_ref:Shifter:1.0",
        "xci_name": "final_design_Shifter_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Shifter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "shift_direction": {
            "direction": "I"
          },
          "shifter_en": {
            "direction": "I"
          },
          "load_shifter": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "shifter_flag": {
            "direction": "O"
          }
        }
      },
      "MUX_0": {
        "vlnv": "xilinx.com:module_ref:MUX:1.0",
        "xci_name": "final_design_MUX_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MUX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "MUX_Sel": {
            "direction": "I"
          },
          "MUX_Reg": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "MUX_1": {
        "vlnv": "xilinx.com:module_ref:MUX:1.0",
        "xci_name": "final_design_MUX_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MUX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "MUX_Sel": {
            "direction": "I"
          },
          "MUX_Reg": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "Instruction_Decoder_0": {
        "vlnv": "xilinx.com:module_ref:Instruction_Decoder:1.0",
        "xci_name": "final_design_Instruction_Decoder_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Instruction_Decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "instruction": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "final_design_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "shifter_flag": {
            "direction": "I"
          },
          "loadA": {
            "direction": "O"
          },
          "loadB": {
            "direction": "O"
          },
          "loadO": {
            "direction": "O"
          },
          "MUX_0": {
            "direction": "O"
          },
          "MUX_1": {
            "direction": "O"
          },
          "shift_direction": {
            "direction": "O"
          },
          "shifter_en": {
            "direction": "O"
          },
          "load_shifter": {
            "direction": "O"
          },
          "ALU_Sel": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ALU_update": {
            "direction": "O"
          },
          "update_PC": {
            "direction": "O"
          },
          "acc_reset": {
            "type": "rst",
            "direction": "O"
          }
        }
      },
      "Register_A_0": {
        "vlnv": "xilinx.com:module_ref:Register_A:1.0",
        "xci_name": "final_design_Register_A_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register_A",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A0": {
            "direction": "I"
          },
          "A1": {
            "direction": "I"
          },
          "A2": {
            "direction": "I"
          },
          "A3": {
            "direction": "I"
          },
          "loadA": {
            "direction": "I"
          },
          "regA": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "Register_B_0": {
        "vlnv": "xilinx.com:module_ref:Register_B:1.0",
        "xci_name": "final_design_Register_B_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register_B",
          "boundary_crc": "0x0"
        },
        "ports": {
          "B0": {
            "direction": "I"
          },
          "B1": {
            "direction": "I"
          },
          "B2": {
            "direction": "I"
          },
          "B3": {
            "direction": "I"
          },
          "loadB": {
            "direction": "I"
          },
          "regB": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "ROM_0": {
        "vlnv": "xilinx.com:module_ref:ROM:1.0",
        "xci_name": "final_design_ROM_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ROM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "address": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "data": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "update": {
            "direction": "O"
          }
        }
      },
      "ALU_0": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "xci_name": "final_design_ALU_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "regA": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "regB": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ALU_Sel": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ALU_update": {
            "direction": "I"
          },
          "regO": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "Accumulator_0": {
        "vlnv": "xilinx.com:module_ref:Accumulator:1.0",
        "xci_name": "final_design_Accumulator_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Accumulator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "alu_result": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "acc": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "Instruction_Decoder_0_loadA": {
        "ports": [
          "Instruction_Decoder_0/loadA",
          "Register_A_0/loadA"
        ]
      },
      "Instruction_Decoder_0_loadB": {
        "ports": [
          "Instruction_Decoder_0/loadB",
          "Register_B_0/loadB"
        ]
      },
      "Instruction_Decoder_0_loadO": {
        "ports": [
          "Instruction_Decoder_0/loadO",
          "Register_O_0/loadO"
        ]
      },
      "Register_B_0_regB": {
        "ports": [
          "Register_B_0/regB",
          "MUX_0/B"
        ]
      },
      "Shifter_0_data_out": {
        "ports": [
          "Shifter_0/data_out",
          "MUX_1/B"
        ]
      },
      "Instruction_Decoder_0_acc_reset": {
        "ports": [
          "Instruction_Decoder_0/acc_reset",
          "Accumulator_0/reset"
        ]
      },
      "A0_0_1": {
        "ports": [
          "A0_0",
          "Register_A_0/A0"
        ]
      },
      "A1_0_1": {
        "ports": [
          "A1_0",
          "Register_A_0/A1"
        ]
      },
      "A2_0_1": {
        "ports": [
          "A2_0",
          "Register_A_0/A2"
        ]
      },
      "A3_0_1": {
        "ports": [
          "A3_0",
          "Register_A_0/A3"
        ]
      },
      "B0_0_1": {
        "ports": [
          "B0_0",
          "Register_B_0/B0"
        ]
      },
      "B1_0_1": {
        "ports": [
          "B1_0",
          "Register_B_0/B1"
        ]
      },
      "B2_0_1": {
        "ports": [
          "B2_0",
          "Register_B_0/B2"
        ]
      },
      "B3_0_1": {
        "ports": [
          "B3_0",
          "Register_B_0/B3"
        ]
      },
      "Instruction_Decoder_0_MUX_0": {
        "ports": [
          "Instruction_Decoder_0/MUX_0",
          "MUX_0/MUX_Sel"
        ]
      },
      "Instruction_Decoder_0_MUX_1": {
        "ports": [
          "Instruction_Decoder_0/MUX_1",
          "MUX_1/MUX_Sel"
        ]
      },
      "Instruction_Decoder_0_shift_direction": {
        "ports": [
          "Instruction_Decoder_0/shift_direction",
          "Shifter_0/shift_direction"
        ]
      },
      "Instruction_Decoder_0_shifter_en": {
        "ports": [
          "Instruction_Decoder_0/shifter_en",
          "Shifter_0/shifter_en"
        ]
      },
      "Instruction_Decoder_0_ALU_Sel": {
        "ports": [
          "Instruction_Decoder_0/ALU_Sel",
          "ALU_0/ALU_Sel"
        ]
      },
      "Instruction_Decoder_0_load_shifter": {
        "ports": [
          "Instruction_Decoder_0/load_shifter",
          "Shifter_0/load_shifter"
        ]
      },
      "ROM_0_data": {
        "ports": [
          "ROM_0/data",
          "Instruction_Register_0/instructionIn"
        ]
      },
      "Program_counter_0_currentPC": {
        "ports": [
          "Program_counter_0/currentPC",
          "ROM_0/address"
        ]
      },
      "Instruction_Register_0_instructionOut": {
        "ports": [
          "Instruction_Register_0/instructionOut",
          "Instruction_Decoder_0/instruction"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_0",
          "Instruction_Decoder_0/clk"
        ]
      },
      "ROM_0_update": {
        "ports": [
          "ROM_0/update",
          "Instruction_Register_0/update"
        ]
      },
      "Register_A_0_regA": {
        "ports": [
          "Register_A_0/regA",
          "MUX_0/A"
        ]
      },
      "MUX_0_MUX_Reg": {
        "ports": [
          "MUX_0/MUX_Reg",
          "Shifter_0/data_in",
          "MUX_1/A"
        ]
      },
      "Instruction_Decoder_0_update_PC": {
        "ports": [
          "Instruction_Decoder_0/update_PC",
          "Program_counter_0/update_PC"
        ]
      },
      "MUX_1_MUX_Reg": {
        "ports": [
          "MUX_1/MUX_Reg",
          "ALU_0/regB"
        ]
      },
      "Register_O_0_Register_Output": {
        "ports": [
          "Register_O_0/Register_Output",
          "Register_Output_0"
        ]
      },
      "Shifter_0_shifter_flag": {
        "ports": [
          "Shifter_0/shifter_flag",
          "Instruction_Decoder_0/shifter_flag"
        ]
      },
      "ALU_0_regO": {
        "ports": [
          "ALU_0/regO",
          "Accumulator_0/alu_result"
        ]
      },
      "Accumulator_0_acc": {
        "ports": [
          "Accumulator_0/acc",
          "Register_O_0/output_data",
          "ALU_0/regA"
        ]
      },
      "MUX_1_ALU_update_out": {
        "ports": [
          "Instruction_Decoder_0/ALU_update",
          "ALU_0/ALU_update"
        ]
      }
    }
  }
}