{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1355833801938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355833801940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 19:30:01 2012 " "Processing started: Tue Dec 18 19:30:01 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1355833801940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1355833801940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cube_controller -c cube_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off cube_controller -c cube_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1355833801941 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1355833802189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" { { "Info" "ISGN_ENTITY_NAME" "1 planeController " "Found entity 1: planeController" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355833802293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355833802293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "planeController " "Elaborating entity \"planeController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1355833802374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 planeController.v(48) " "Verilog HDL assignment warning at planeController.v(48): truncated value with size 8 to match size of target (5)" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355833802477 "|planeController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 planeController.v(50) " "Verilog HDL assignment warning at planeController.v(50): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355833802478 "|planeController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 planeController.v(52) " "Verilog HDL assignment warning at planeController.v(52): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355833802479 "|planeController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 planeController.v(66) " "Verilog HDL assignment warning at planeController.v(66): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355833802488 "|planeController"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1170 " "Implemented 1170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1355833808888 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1355833808888 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1058 " "Implemented 1058 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1355833808888 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1355833808888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1355833808995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 19:30:08 2012 " "Processing ended: Tue Dec 18 19:30:08 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1355833808995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1355833808995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1355833808995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355833808995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1355833810790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355833810792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 19:30:10 2012 " "Processing started: Tue Dec 18 19:30:10 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1355833810792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1355833810792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cube_controller -c cube_controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cube_controller -c cube_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1355833810792 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1355833810886 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cube_controller EPM570T100C5 " "Selected device EPM570T100C5 for design \"cube_controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1355833810895 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1355833810956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1355833810957 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1355833811179 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1355833811194 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1355833811317 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1355833811317 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1355833811317 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1355833811317 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1355833811317 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1355833811317 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 112 " "No exact pin location assignment(s) for 36 pins of 112 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[64\] " "Pin pwmOut\[64\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[64] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[64] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 822 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[65\] " "Pin pwmOut\[65\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[65] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[65] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 824 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[66\] " "Pin pwmOut\[66\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[66] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[66] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 826 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[67\] " "Pin pwmOut\[67\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[67] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 828 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[68\] " "Pin pwmOut\[68\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[68] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[68] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 830 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[69\] " "Pin pwmOut\[69\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[69] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[69] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 832 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[70\] " "Pin pwmOut\[70\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[70] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[70] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 834 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[71\] " "Pin pwmOut\[71\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[71] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[71] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 836 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[72\] " "Pin pwmOut\[72\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[72] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[72] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 838 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[73\] " "Pin pwmOut\[73\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[73] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[73] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 840 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[74\] " "Pin pwmOut\[74\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[74] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[74] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 842 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[75\] " "Pin pwmOut\[75\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[75] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[75] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 844 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[76\] " "Pin pwmOut\[76\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[76] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[76] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 846 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[77\] " "Pin pwmOut\[77\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[77] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[77] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 848 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[78\] " "Pin pwmOut\[78\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[78] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[78] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 850 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[79\] " "Pin pwmOut\[79\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[79] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[79] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 852 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[80\] " "Pin pwmOut\[80\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[80] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[80] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 854 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[81\] " "Pin pwmOut\[81\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[81] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[81] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 856 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[82\] " "Pin pwmOut\[82\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[82] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[82] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 858 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[83\] " "Pin pwmOut\[83\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[83] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[83] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 860 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[84\] " "Pin pwmOut\[84\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[84] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[84] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 862 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[85\] " "Pin pwmOut\[85\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[85] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[85] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 864 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[86\] " "Pin pwmOut\[86\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[86] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[86] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 866 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[87\] " "Pin pwmOut\[87\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[87] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[87] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 868 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[88\] " "Pin pwmOut\[88\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[88] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[88] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 870 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[89\] " "Pin pwmOut\[89\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[89] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[89] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 872 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[90\] " "Pin pwmOut\[90\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[90] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[90] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 874 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[91\] " "Pin pwmOut\[91\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[91] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[91] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 876 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[92\] " "Pin pwmOut\[92\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[92] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[92] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 878 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[93\] " "Pin pwmOut\[93\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[93] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[93] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 880 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[94\] " "Pin pwmOut\[94\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[94] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[94] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 882 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[95\] " "Pin pwmOut\[95\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[95] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[95] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 884 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[96\] " "Pin pwmOut\[96\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[96] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[96] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 888 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[97\] " "Pin pwmOut\[97\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[97] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[97] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 890 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[98\] " "Pin pwmOut\[98\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[98] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[98] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 892 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[99\] " "Pin pwmOut\[99\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[99] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 73 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[99] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 886 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355833811361 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1355833811361 ""}
{ "Info" "ISTA_SDC_FOUND" "cube_controller.sdc " "Reading SDC File: 'cube_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1355833811474 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1355833811509 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1355833811509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1355833811509 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1355833811509 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1355833811509 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1355833811533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1355833811533 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1355833811551 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1355833811646 ""}
{ "Error" "EFYGR_FYGR_AUTO_GLOBAL_TOO_MANY_IOS" "112 0 76 " "Project requires 112 general-purpose I/O pins and 0 reserved I/O pins, but target device can contain only 76 general-purpose I/O pins" {  } {  } 0 186219 "Project requires %1!d! general-purpose I/O pins and %2!d! reserved I/O pins, but target device can contain only %3!d! general-purpose I/O pins" 0 0 "" 0 -1 1355833811646 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1355833811646 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355833811647 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "" 0 -1 1355833811946 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eugene/Projects/embedded/led_cube_fpga/syn/output_files/cube_controller.fit.smsg " "Generated suppressed messages file /home/eugene/Projects/embedded/led_cube_fpga/syn/output_files/cube_controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1355833812047 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1355833812080 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 18 19:30:12 2012 " "Processing ended: Tue Dec 18 19:30:12 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1355833812080 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1355833812080 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1355833812080 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355833812080 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355833812175 ""}
