{"Source Block": ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@169:179@HdlStmAssign", "    end else begin\n      transmit_ready <= (dma_data_valid & dma_data_valid_adjacent) ? triggered : ~dma_data_valid;\n    end\n  end\n\n  assign dac_int_valid = transmit_ready ? dac_int_valid_d : 1'b0;\n\n  always @(posedge dac_clk) begin\n    case (filter_mask)\n      3'b000: filter_enable <= 1'b0;\n      default: filter_enable <= 1'b1;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[174, "  assign dac_int_valid = transmit_ready ? dac_int_valid_d : 1'b0;\n"]], "Add": [[174, "  assign dma_ready = transmit_ready ? dac_int_ready : 1'b0;\n"], [174, "  assign underflow = dac_enable & dma_ready & ~dma_valid;\n"]]}}