######################################################################
#
# EE-577b 2020 FALL
# : DesignCompiler synthesis script
#   modified by Linyi Hong
#
# use this script as a template for synthesizing combinational logic
#
######################################################################
# Setting variable for design_name. (top module name)
set design_name $env(DESIGN_NAME);
cardinal_cmp
## For NCSUFreePDK45nm library
set search_path [ list .                   /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files ]
. /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files
set target_library { gscl45nm.db }
 gscl45nm.db 
set synthetic_library [list dw_foundation.sldb standard.sldb ]
dw_foundation.sldb standard.sldb
set link_library [list * gscl45nm.db dw_foundation.sldb standard.sldb]
* gscl45nm.db dw_foundation.sldb standard.sldb
# Reading source verilog file.
# copy your verilog file into ./src/ before synthesis.
read_verilog ./src/${design_name}.v ;
Loading db file '/home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/standard.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/gtech.db'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Loading verilog file '/home/viterbi/01/rrishabh/577B/project/src/cardinal_cmp.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file ./design/cardinal_nic.v
Opening include file ./design/buffer.v
Opening include file ./design/cpu.v
Opening include file ./design/REGFILE32x64.v
Opening include file ./design/alu.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/viterbi/01/rrishabh/577B/project/src/cardinal_cmp.v
Opening include file ./design/cardinal_nic.v
Opening include file ./design/buffer.v
Opening include file ./design/cpu.v
Opening include file ./design/REGFILE32x64.v
Opening include file ./design/alu.v
Opening include file ./design/cardinal_ring.v
Opening include file ./design/cardinal_router.v
Opening include file ./design/rotating_prioritizer.v

Inferred memory devices in process
        in routine bufferDepth1 line 21 in file
                './design/buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     memory_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|    fullFlag_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 65 in file
        './design/cardinal_nic.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |     no/auto      |
===============================================
Warning:  ./design/cardinal_nic.v:51: Net net_do connected to instance outBuf is declared as reg data type but is not driven by an always block. (VER-1004)

Statistics for case statements in always block at line 27 in file
        './design/REGFILE32x64.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |     no/auto      |
|            66            |     no/auto      |
===============================================

Statistics for case statements in always block at line 95 in file
        './design/REGFILE32x64.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           103            |     no/auto      |
===============================================

Inferred memory devices in process
        in routine REGFILE32x64 line 95 in file
                './design/REGFILE32x64.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regFile_reg     | Flip-flop | 1984  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| REGFILE32x64/32  |   32   |   64    |      5       |
| REGFILE32x64/64  |   32   |   64    |      5       |
======================================================
Warning:  ./design/alu.v:212: unsigned to signed assignment occurs. (VER-318)
Warning:  ./design/alu.v:760: signed to unsigned part selection occurs. (VER-318)
Warning:  ./design/alu.v:761: signed to unsigned part selection occurs. (VER-318)
Warning:  ./design/alu.v:762: signed to unsigned part selection occurs. (VER-318)
Warning:  ./design/alu.v:763: signed to unsigned part selection occurs. (VER-318)
Warning:  ./design/alu.v:764: signed to unsigned part selection occurs. (VER-318)
Warning:  ./design/alu.v:765: signed to unsigned part selection occurs. (VER-318)
Warning:  ./design/alu.v:766: signed to unsigned part selection occurs. (VER-318)
Warning:  ./design/alu.v:767: signed to unsigned part selection occurs. (VER-318)
Warning:  ./design/alu.v:770: signed to unsigned part selection occurs. (VER-318)
Warning:  ./design/alu.v:771: signed to unsigned part selection occurs. (VER-318)
Warning:  ./design/alu.v:772: signed to unsigned part selection occurs. (VER-318)
Warning:  ./design/alu.v:773: signed to unsigned part selection occurs. (VER-318)
Warning:  ./design/alu.v:776: signed to unsigned part selection occurs. (VER-318)
Warning:  ./design/alu.v:777: signed to unsigned part selection occurs. (VER-318)
Warning:  ./design/alu.v:780: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 134 in file
        './design/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           137            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 615 in file
        './design/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           616            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 170 in file
        './design/cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           172            |     no/auto      |
===============================================

Inferred memory devices in process
        in routine cpu line 82 in file
                './design/cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       pc_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cpu line 101 in file
                './design/cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    regIF_ID_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cpu line 309 in file
                './design/cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bypassReg_reg    | Flip-flop |  98   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cpu line 330 in file
                './design/cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    regID_EX_reg     | Flip-flop |  156  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cpu line 409 in file
                './design/cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   memCounter_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cpu line 424 in file
                './design/cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stall5Counter_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cpu line 444 in file
                './design/cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stall4Counter_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cpu line 459 in file
                './design/cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stall3Counter_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cpu line 490 in file
                './design/cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    regEX_WB_reg     | Flip-flop |  73   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rotating_prioritizer line 59 in file
                './design/rotating_prioritizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   lastGrant1_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   lastGrant0_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cardinal_router line 267 in file
                './design/cardinal_router.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    polarity_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cardinal_ring line 39 in file
                './design/cardinal_ring.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    polarity_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/viterbi/01/rrishabh/577B/project/src/bufferDepth1.db:bufferDepth1'
Loaded 9 designs.
Current design is 'bufferDepth1'.
bufferDepth1 cardinal_nic REGFILE32x64 alu cpu rotating_prioritizer cardinal_router cardinal_ring cardinal_cmp
# Setting $design_name as current working design.
# Use this command before setting any constraints.
current_design $design_name ;
Current design is 'cardinal_cmp'.
{cardinal_cmp}
# If you have multiple instances of the same module,
# use this so that DesignCompiler optimizes each instance separately.
uniquify ;
Information: Uniquified 4 instances of design 'cardinal_nic'. (OPT-1056)
Information: Uniquified 56 instances of design 'bufferDepth1'. (OPT-1056)
Information: Uniquified 4 instances of design 'cpu'. (OPT-1056)
Information: Uniquified 4 instances of design 'REGFILE32x64'. (OPT-1056)
Information: Uniquified 4 instances of design 'alu'. (OPT-1056)
Information: Uniquified 4 instances of design 'cardinal_router'. (OPT-1056)
Information: Uniquified 12 instances of design 'rotating_prioritizer'. (OPT-1056)
1
# Linking your design into the cells in standard cell libraries.
# This command checks whether your design can be compiled
link ;

  Linking design 'cardinal_cmp'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (90 designs)              /home/viterbi/01/rrishabh/577B/project/src/cardinal_cmp.db, etc
  gscl45nm (library)          /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db
  dw_foundation.sldb (library) /usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb

1
# Create a clock with period of 5.
create_clock -name clk -period 5.0 -waveform [list 0 2.5] [get_ports clk]
1
# Setting timing constraints for combinational logic.
# Specifying maximum delay from inputs to outputs
set_max_delay 5.0 -to [all_outputs];
1
set_max_delay 5.0 -from [all_inputs];
1
# "check_design" checks the internal representation of the
# current design for consistency and issues error and
# warning messages as appropriate.
check_design > report/$design_name.check_design ;
# Perforing synthesis and optimization on the current_design.
compile ;
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
============================================================================


Information: There are 122 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rotating_prioritizer_0'
  Processing 'bufferDepth1_0'
  Processing 'cardinal_router_0'
  Processing 'cardinal_router_3'
  Processing 'cardinal_ring'
  Processing 'alu_0'
  Processing 'REGFILE32x64_0'
Information: Added key list 'DesignWare' to design 'REGFILE32x64_0'. (DDB-72)
  Processing 'cpu_0'
Information: Added key list 'DesignWare' to design 'cpu_0'. (DDB-72)
Information: The register 'bypassReg_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[17]' is a constant and will be removed. (OPT-1206)
  Processing 'REGFILE32x64_3'
Information: Added key list 'DesignWare' to design 'REGFILE32x64_3'. (DDB-72)
  Processing 'cpu_3'
Information: Added key list 'DesignWare' to design 'cpu_3'. (DDB-72)
Information: The register 'bypassReg_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'bypassReg_reg[17]' is a constant and will be removed. (OPT-1206)
  Processing 'cardinal_nic_0'
  Processing 'cardinal_nic_3'
  Processing 'cardinal_cmp'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
        cpu0/regID_EX_reg[152]/CLK cpu0/regID_EX_reg[152]/Q cpu0/U1605/A cpu0/U1605/Y cpu0/U1601/A cpu0/U1601/Y cpu0/U329/A cpu0/U329/Y cpu0/U22/B cpu0/U22/Y 
Information: Timing loop detected. (OPT-150)
        cpu0/regID_EX_reg[156]/CLK cpu0/regID_EX_reg[156]/Q cpu0/U1605/B cpu0/U1605/Y cpu0/U1601/A cpu0/U1601/Y cpu0/U329/A cpu0/U329/Y cpu0/U22/B cpu0/U22/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu0/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu1/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu2/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'cpu3/U22'
         to break a timing loop. (OPT-314)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'cpu_0_DW01_add_0'
  Processing 'alu_0_DW_sqrt_0'
  Processing 'alu_0_DW_sqrt_1'
  Processing 'alu_0_DW_sqrt_2'
  Processing 'alu_0_DW_sqrt_3'
  Processing 'alu_0_DW_sqrt_4'
  Processing 'alu_0_DW_sqrt_5'
  Processing 'alu_0_DW_sqrt_6'
  Processing 'alu_0_DW_sqrt_7'
  Processing 'alu_0_DW_sqrt_8'
  Processing 'alu_0_DW_sqrt_9'
  Processing 'alu_0_DW_sqrt_10'
  Processing 'alu_0_DW_sqrt_11'
  Processing 'alu_0_DW_sqrt_12'
  Processing 'alu_0_DW_sqrt_13'
  Processing 'alu_0_DW_sqrt_14'
  Processing 'alu_0_DW_div_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_0'
  Mapping 'alu_0_DW01_add_1'
  Mapping 'alu_0_DW01_add_2'
  Mapping 'alu_0_DW01_add_3'
  Mapping 'alu_0_DW01_add_4'
  Mapping 'alu_0_DW01_add_5'
  Mapping 'alu_0_DW01_add_6'
  Mapping 'alu_0_DW01_add_7'
  Mapping 'alu_0_DW01_add_8'
  Mapping 'alu_0_DW01_add_9'
  Mapping 'alu_0_DW01_add_10'
  Mapping 'alu_0_DW01_add_11'
  Mapping 'alu_0_DW01_add_12'
  Mapping 'alu_0_DW01_add_13'
  Mapping 'alu_0_DW01_add_14'
  Mapping 'alu_0_DW01_add_15'
  Mapping 'alu_0_DW01_add_16'
  Mapping 'alu_0_DW01_add_17'
  Mapping 'alu_0_DW01_add_18'
  Mapping 'alu_0_DW01_add_19'
  Mapping 'alu_0_DW01_add_20'
  Mapping 'alu_0_DW01_add_21'
  Mapping 'alu_0_DW01_add_22'
  Mapping 'alu_0_DW01_add_23'
  Mapping 'alu_0_DW01_add_24'
  Mapping 'alu_0_DW01_add_25'
  Mapping 'alu_0_DW01_add_26'
  Mapping 'alu_0_DW01_add_27'
  Mapping 'alu_0_DW01_add_28'
  Mapping 'alu_0_DW01_add_29'
  Mapping 'alu_0_DW01_add_30'
  Mapping 'alu_0_DW01_add_31'
  Mapping 'alu_0_DW01_add_32'
  Mapping 'alu_0_DW01_add_33'
  Mapping 'alu_0_DW01_add_34'
  Mapping 'alu_0_DW01_add_35'
  Mapping 'alu_0_DW01_add_36'
  Mapping 'alu_0_DW01_add_37'
  Mapping 'alu_0_DW01_add_38'
  Mapping 'alu_0_DW01_add_39'
  Mapping 'alu_0_DW01_add_40'
  Mapping 'alu_0_DW01_add_41'
  Mapping 'alu_0_DW01_add_42'
  Mapping 'alu_0_DW01_add_43'
  Mapping 'alu_0_DW01_add_44'
  Mapping 'alu_0_DW01_add_45'
  Mapping 'alu_0_DW01_add_46'
  Mapping 'alu_0_DW01_add_47'
  Mapping 'alu_0_DW01_add_48'
  Mapping 'alu_0_DW01_add_49'
  Mapping 'alu_0_DW01_add_50'
  Mapping 'alu_0_DW01_add_51'
  Mapping 'alu_0_DW01_add_52'
  Mapping 'alu_0_DW01_add_53'
  Mapping 'alu_0_DW01_add_54'
  Mapping 'alu_0_DW01_add_55'
  Mapping 'alu_0_DW01_add_56'
  Mapping 'alu_0_DW01_add_57'
  Mapping 'alu_0_DW01_add_58'
  Processing 'alu_0_DW_div_1'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_59'
  Mapping 'alu_0_DW01_add_60'
  Mapping 'alu_0_DW01_add_61'
  Mapping 'alu_0_DW01_add_62'
  Mapping 'alu_0_DW01_add_63'
  Mapping 'alu_0_DW01_add_64'
  Mapping 'alu_0_DW01_add_65'
  Mapping 'alu_0_DW01_add_66'
  Mapping 'alu_0_DW01_add_67'
  Mapping 'alu_0_DW01_add_68'
  Mapping 'alu_0_DW01_add_69'
  Mapping 'alu_0_DW01_add_70'
  Mapping 'alu_0_DW01_add_71'
  Mapping 'alu_0_DW01_add_72'
  Mapping 'alu_0_DW01_add_73'
  Mapping 'alu_0_DW01_add_74'
  Mapping 'alu_0_DW01_add_75'
  Mapping 'alu_0_DW01_add_76'
  Mapping 'alu_0_DW01_add_77'
  Mapping 'alu_0_DW01_add_78'
  Mapping 'alu_0_DW01_add_79'
  Mapping 'alu_0_DW01_add_80'
  Mapping 'alu_0_DW01_add_81'
  Mapping 'alu_0_DW01_add_82'
  Mapping 'alu_0_DW01_add_83'
  Mapping 'alu_0_DW01_add_84'
  Mapping 'alu_0_DW01_add_85'
  Processing 'alu_0_DW_div_2'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_86'
  Mapping 'alu_0_DW01_add_87'
  Mapping 'alu_0_DW01_add_88'
  Mapping 'alu_0_DW01_add_89'
  Mapping 'alu_0_DW01_add_90'
  Mapping 'alu_0_DW01_add_91'
  Mapping 'alu_0_DW01_add_92'
  Mapping 'alu_0_DW01_add_93'
  Mapping 'alu_0_DW01_add_94'
  Mapping 'alu_0_DW01_add_95'
  Mapping 'alu_0_DW01_add_96'
  Mapping 'alu_0_DW01_add_97'
  Mapping 'alu_0_DW01_add_98'
  Mapping 'alu_0_DW01_add_99'
  Mapping 'alu_0_DW01_add_100'
  Mapping 'alu_0_DW01_add_101'
  Mapping 'alu_0_DW01_add_102'
  Mapping 'alu_0_DW01_add_103'
  Mapping 'alu_0_DW01_add_104'
  Mapping 'alu_0_DW01_add_105'
  Mapping 'alu_0_DW01_add_106'
  Mapping 'alu_0_DW01_add_107'
  Mapping 'alu_0_DW01_add_108'
  Mapping 'alu_0_DW01_add_109'
  Mapping 'alu_0_DW01_add_110'
  Mapping 'alu_0_DW01_add_111'
  Mapping 'alu_0_DW01_add_112'
  Processing 'alu_0_DW_div_3'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_113'
  Mapping 'alu_0_DW01_add_114'
  Mapping 'alu_0_DW01_add_115'
  Mapping 'alu_0_DW01_add_116'
  Mapping 'alu_0_DW01_add_117'
  Mapping 'alu_0_DW01_add_118'
  Mapping 'alu_0_DW01_add_119'
  Mapping 'alu_0_DW01_add_120'
  Mapping 'alu_0_DW01_add_121'
  Mapping 'alu_0_DW01_add_122'
  Mapping 'alu_0_DW01_add_123'
  Processing 'alu_0_DW_div_4'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_124'
  Mapping 'alu_0_DW01_add_125'
  Mapping 'alu_0_DW01_add_126'
  Mapping 'alu_0_DW01_add_127'
  Mapping 'alu_0_DW01_add_128'
  Mapping 'alu_0_DW01_add_129'
  Mapping 'alu_0_DW01_add_130'
  Mapping 'alu_0_DW01_add_131'
  Mapping 'alu_0_DW01_add_132'
  Mapping 'alu_0_DW01_add_133'
  Mapping 'alu_0_DW01_add_134'
  Processing 'alu_0_DW_div_5'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_135'
  Mapping 'alu_0_DW01_add_136'
  Mapping 'alu_0_DW01_add_137'
  Mapping 'alu_0_DW01_add_138'
  Mapping 'alu_0_DW01_add_139'
  Mapping 'alu_0_DW01_add_140'
  Mapping 'alu_0_DW01_add_141'
  Mapping 'alu_0_DW01_add_142'
  Mapping 'alu_0_DW01_add_143'
  Mapping 'alu_0_DW01_add_144'
  Mapping 'alu_0_DW01_add_145'
  Processing 'alu_0_DW_div_6'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_146'
  Mapping 'alu_0_DW01_add_147'
  Mapping 'alu_0_DW01_add_148'
  Mapping 'alu_0_DW01_add_149'
  Mapping 'alu_0_DW01_add_150'
  Mapping 'alu_0_DW01_add_151'
  Mapping 'alu_0_DW01_add_152'
  Mapping 'alu_0_DW01_add_153'
  Mapping 'alu_0_DW01_add_154'
  Mapping 'alu_0_DW01_add_155'
  Mapping 'alu_0_DW01_add_156'
  Processing 'alu_0_DW_div_7'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_157'
  Mapping 'alu_0_DW01_add_158'
  Mapping 'alu_0_DW01_add_159'
  Processing 'alu_0_DW_div_8'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_160'
  Mapping 'alu_0_DW01_add_161'
  Mapping 'alu_0_DW01_add_162'
  Processing 'alu_0_DW_div_9'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_163'
  Mapping 'alu_0_DW01_add_164'
  Mapping 'alu_0_DW01_add_165'
  Processing 'alu_0_DW_div_10'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_166'
  Mapping 'alu_0_DW01_add_167'
  Mapping 'alu_0_DW01_add_168'
  Processing 'alu_0_DW_div_11'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_169'
  Mapping 'alu_0_DW01_add_170'
  Mapping 'alu_0_DW01_add_171'
  Processing 'alu_0_DW_div_12'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_172'
  Mapping 'alu_0_DW01_add_173'
  Mapping 'alu_0_DW01_add_174'
  Processing 'alu_0_DW_div_13'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_175'
  Mapping 'alu_0_DW01_add_176'
  Mapping 'alu_0_DW01_add_177'
  Processing 'alu_0_DW_div_14'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_178'
  Mapping 'alu_0_DW01_add_179'
  Mapping 'alu_0_DW01_add_180'
  Mapping 'alu_0_DW02_mult_0'
  Mapping 'alu_0_DW02_mult_1'
  Mapping 'alu_0_DW02_mult_2'
  Mapping 'alu_0_DW02_mult_3'
  Mapping 'alu_0_DW02_mult_4'
  Mapping 'alu_0_DW02_mult_5'
  Mapping 'alu_0_DW02_mult_6'
  Mapping 'DW_leftsh'
Information: Added key list 'DesignWare' to design 'alu_0'. (DDB-72)
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Processing 'alu_0_DW01_sub_0'
  Processing 'alu_0_DW01_sub_1'
  Processing 'alu_0_DW01_sub_2'
  Processing 'alu_0_DW01_sub_3'
  Processing 'alu_0_DW01_sub_4'
  Processing 'alu_0_DW01_sub_5'
  Processing 'alu_0_DW01_sub_6'
  Processing 'alu_0_DW01_sub_7'
  Processing 'alu_0_DW01_sub_8'
  Processing 'alu_0_DW01_sub_9'
  Processing 'alu_0_DW01_sub_10'
  Processing 'alu_0_DW01_sub_11'
  Processing 'alu_0_DW01_sub_12'
  Processing 'alu_0_DW01_sub_13'
  Processing 'alu_0_DW01_sub_14'
  Processing 'alu_0_DW01_add_181'
  Processing 'alu_0_DW01_add_182'
  Processing 'alu_0_DW01_add_183'
  Processing 'alu_0_DW01_add_184'
  Processing 'alu_0_DW01_add_185'
  Processing 'alu_0_DW01_add_186'
  Processing 'alu_0_DW01_add_187'
  Processing 'alu_0_DW01_add_188'
  Processing 'alu_0_DW01_add_189'
  Processing 'alu_0_DW01_add_190'
  Processing 'alu_0_DW01_add_191'
  Processing 'alu_0_DW01_add_192'
  Processing 'alu_0_DW01_add_193'
  Processing 'alu_0_DW01_add_194'
  Processing 'alu_0_DW01_add_195'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Processing 'cpu_1_DW01_add_0'
  Processing 'alu_1_DW_sqrt_0'
  Processing 'alu_1_DW_sqrt_1'
  Processing 'alu_1_DW_sqrt_2'
  Processing 'alu_1_DW_sqrt_3'
  Processing 'alu_1_DW_sqrt_4'
  Processing 'alu_1_DW_sqrt_5'
  Processing 'alu_1_DW_sqrt_6'
  Processing 'alu_1_DW_sqrt_7'
  Processing 'alu_1_DW_sqrt_8'
  Processing 'alu_1_DW_sqrt_9'
  Processing 'alu_1_DW_sqrt_10'
  Processing 'alu_1_DW_sqrt_11'
  Processing 'alu_1_DW_sqrt_12'
  Processing 'alu_1_DW_sqrt_13'
  Processing 'alu_1_DW_sqrt_14'
  Processing 'alu_1_DW_div_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_0'
  Mapping 'alu_1_DW01_add_1'
  Mapping 'alu_1_DW01_add_2'
  Mapping 'alu_1_DW01_add_3'
  Mapping 'alu_1_DW01_add_4'
  Mapping 'alu_1_DW01_add_5'
  Mapping 'alu_1_DW01_add_6'
  Mapping 'alu_1_DW01_add_7'
  Mapping 'alu_1_DW01_add_8'
  Mapping 'alu_1_DW01_add_9'
  Mapping 'alu_1_DW01_add_10'
  Mapping 'alu_1_DW01_add_11'
  Mapping 'alu_1_DW01_add_12'
  Mapping 'alu_1_DW01_add_13'
  Mapping 'alu_1_DW01_add_14'
  Mapping 'alu_1_DW01_add_15'
  Mapping 'alu_1_DW01_add_16'
  Mapping 'alu_1_DW01_add_17'
  Mapping 'alu_1_DW01_add_18'
  Mapping 'alu_1_DW01_add_19'
  Mapping 'alu_1_DW01_add_20'
  Mapping 'alu_1_DW01_add_21'
  Mapping 'alu_1_DW01_add_22'
  Mapping 'alu_1_DW01_add_23'
  Mapping 'alu_1_DW01_add_24'
  Mapping 'alu_1_DW01_add_25'
  Mapping 'alu_1_DW01_add_26'
  Mapping 'alu_1_DW01_add_27'
  Mapping 'alu_1_DW01_add_28'
  Mapping 'alu_1_DW01_add_29'
  Mapping 'alu_1_DW01_add_30'
  Mapping 'alu_1_DW01_add_31'
  Mapping 'alu_1_DW01_add_32'
  Mapping 'alu_1_DW01_add_33'
  Mapping 'alu_1_DW01_add_34'
  Mapping 'alu_1_DW01_add_35'
  Mapping 'alu_1_DW01_add_36'
  Mapping 'alu_1_DW01_add_37'
  Mapping 'alu_1_DW01_add_38'
  Mapping 'alu_1_DW01_add_39'
  Mapping 'alu_1_DW01_add_40'
  Mapping 'alu_1_DW01_add_41'
  Mapping 'alu_1_DW01_add_42'
  Mapping 'alu_1_DW01_add_43'
  Mapping 'alu_1_DW01_add_44'
  Mapping 'alu_1_DW01_add_45'
  Mapping 'alu_1_DW01_add_46'
  Mapping 'alu_1_DW01_add_47'
  Mapping 'alu_1_DW01_add_48'
  Mapping 'alu_1_DW01_add_49'
  Mapping 'alu_1_DW01_add_50'
  Mapping 'alu_1_DW01_add_51'
  Mapping 'alu_1_DW01_add_52'
  Mapping 'alu_1_DW01_add_53'
  Mapping 'alu_1_DW01_add_54'
  Mapping 'alu_1_DW01_add_55'
  Mapping 'alu_1_DW01_add_56'
  Mapping 'alu_1_DW01_add_57'
  Mapping 'alu_1_DW01_add_58'
  Processing 'alu_1_DW_div_1'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_59'
  Mapping 'alu_1_DW01_add_60'
  Mapping 'alu_1_DW01_add_61'
  Mapping 'alu_1_DW01_add_62'
  Mapping 'alu_1_DW01_add_63'
  Mapping 'alu_1_DW01_add_64'
  Mapping 'alu_1_DW01_add_65'
  Mapping 'alu_1_DW01_add_66'
  Mapping 'alu_1_DW01_add_67'
  Mapping 'alu_1_DW01_add_68'
  Mapping 'alu_1_DW01_add_69'
  Mapping 'alu_1_DW01_add_70'
  Mapping 'alu_1_DW01_add_71'
  Mapping 'alu_1_DW01_add_72'
  Mapping 'alu_1_DW01_add_73'
  Mapping 'alu_1_DW01_add_74'
  Mapping 'alu_1_DW01_add_75'
  Mapping 'alu_1_DW01_add_76'
  Mapping 'alu_1_DW01_add_77'
  Mapping 'alu_1_DW01_add_78'
  Mapping 'alu_1_DW01_add_79'
  Mapping 'alu_1_DW01_add_80'
  Mapping 'alu_1_DW01_add_81'
  Mapping 'alu_1_DW01_add_82'
  Mapping 'alu_1_DW01_add_83'
  Mapping 'alu_1_DW01_add_84'
  Mapping 'alu_1_DW01_add_85'
  Processing 'alu_1_DW_div_2'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_86'
  Mapping 'alu_1_DW01_add_87'
  Mapping 'alu_1_DW01_add_88'
  Mapping 'alu_1_DW01_add_89'
  Mapping 'alu_1_DW01_add_90'
  Mapping 'alu_1_DW01_add_91'
  Mapping 'alu_1_DW01_add_92'
  Mapping 'alu_1_DW01_add_93'
  Mapping 'alu_1_DW01_add_94'
  Mapping 'alu_1_DW01_add_95'
  Mapping 'alu_1_DW01_add_96'
  Mapping 'alu_1_DW01_add_97'
  Mapping 'alu_1_DW01_add_98'
  Mapping 'alu_1_DW01_add_99'
  Mapping 'alu_1_DW01_add_100'
  Mapping 'alu_1_DW01_add_101'
  Mapping 'alu_1_DW01_add_102'
  Mapping 'alu_1_DW01_add_103'
  Mapping 'alu_1_DW01_add_104'
  Mapping 'alu_1_DW01_add_105'
  Mapping 'alu_1_DW01_add_106'
  Mapping 'alu_1_DW01_add_107'
  Mapping 'alu_1_DW01_add_108'
  Mapping 'alu_1_DW01_add_109'
  Mapping 'alu_1_DW01_add_110'
  Mapping 'alu_1_DW01_add_111'
  Mapping 'alu_1_DW01_add_112'
  Processing 'alu_1_DW_div_3'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_113'
  Mapping 'alu_1_DW01_add_114'
  Mapping 'alu_1_DW01_add_115'
  Mapping 'alu_1_DW01_add_116'
  Mapping 'alu_1_DW01_add_117'
  Mapping 'alu_1_DW01_add_118'
  Mapping 'alu_1_DW01_add_119'
  Mapping 'alu_1_DW01_add_120'
  Mapping 'alu_1_DW01_add_121'
  Mapping 'alu_1_DW01_add_122'
  Mapping 'alu_1_DW01_add_123'
  Processing 'alu_1_DW_div_4'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_124'
  Mapping 'alu_1_DW01_add_125'
  Mapping 'alu_1_DW01_add_126'
  Mapping 'alu_1_DW01_add_127'
  Mapping 'alu_1_DW01_add_128'
  Mapping 'alu_1_DW01_add_129'
  Mapping 'alu_1_DW01_add_130'
  Mapping 'alu_1_DW01_add_131'
  Mapping 'alu_1_DW01_add_132'
  Mapping 'alu_1_DW01_add_133'
  Mapping 'alu_1_DW01_add_134'
  Processing 'alu_1_DW_div_5'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_135'
  Mapping 'alu_1_DW01_add_136'
  Mapping 'alu_1_DW01_add_137'
  Mapping 'alu_1_DW01_add_138'
  Mapping 'alu_1_DW01_add_139'
  Mapping 'alu_1_DW01_add_140'
  Mapping 'alu_1_DW01_add_141'
  Mapping 'alu_1_DW01_add_142'
  Mapping 'alu_1_DW01_add_143'
  Mapping 'alu_1_DW01_add_144'
  Mapping 'alu_1_DW01_add_145'
  Processing 'alu_1_DW_div_6'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_146'
  Mapping 'alu_1_DW01_add_147'
  Mapping 'alu_1_DW01_add_148'
  Mapping 'alu_1_DW01_add_149'
  Mapping 'alu_1_DW01_add_150'
  Mapping 'alu_1_DW01_add_151'
  Mapping 'alu_1_DW01_add_152'
  Mapping 'alu_1_DW01_add_153'
  Mapping 'alu_1_DW01_add_154'
  Mapping 'alu_1_DW01_add_155'
  Mapping 'alu_1_DW01_add_156'
  Processing 'alu_1_DW_div_7'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_157'
  Mapping 'alu_1_DW01_add_158'
  Mapping 'alu_1_DW01_add_159'
  Processing 'alu_1_DW_div_8'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_160'
  Mapping 'alu_1_DW01_add_161'
  Mapping 'alu_1_DW01_add_162'
  Processing 'alu_1_DW_div_9'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_163'
  Mapping 'alu_1_DW01_add_164'
  Mapping 'alu_1_DW01_add_165'
  Processing 'alu_1_DW_div_10'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_166'
  Mapping 'alu_1_DW01_add_167'
  Mapping 'alu_1_DW01_add_168'
  Processing 'alu_1_DW_div_11'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_169'
  Mapping 'alu_1_DW01_add_170'
  Mapping 'alu_1_DW01_add_171'
  Processing 'alu_1_DW_div_12'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_172'
  Mapping 'alu_1_DW01_add_173'
  Mapping 'alu_1_DW01_add_174'
  Processing 'alu_1_DW_div_13'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_175'
  Mapping 'alu_1_DW01_add_176'
  Mapping 'alu_1_DW01_add_177'
  Processing 'alu_1_DW_div_14'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_178'
  Mapping 'alu_1_DW01_add_179'
  Mapping 'alu_1_DW01_add_180'
  Mapping 'alu_1_DW02_mult_0'
  Mapping 'alu_1_DW02_mult_1'
  Mapping 'alu_1_DW02_mult_2'
  Mapping 'alu_1_DW02_mult_3'
  Mapping 'alu_1_DW02_mult_4'
  Mapping 'alu_1_DW02_mult_5'
  Mapping 'alu_1_DW02_mult_6'
  Mapping 'DW_leftsh'
Information: Added key list 'DesignWare' to design 'alu_1'. (DDB-72)
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Processing 'alu_1_DW01_sub_0'
  Processing 'alu_1_DW01_sub_1'
  Processing 'alu_1_DW01_sub_2'
  Processing 'alu_1_DW01_sub_3'
  Processing 'alu_1_DW01_sub_4'
  Processing 'alu_1_DW01_sub_5'
  Processing 'alu_1_DW01_sub_6'
  Processing 'alu_1_DW01_sub_7'
  Processing 'alu_1_DW01_sub_8'
  Processing 'alu_1_DW01_sub_9'
  Processing 'alu_1_DW01_sub_10'
  Processing 'alu_1_DW01_sub_11'
  Processing 'alu_1_DW01_sub_12'
  Processing 'alu_1_DW01_sub_13'
  Processing 'alu_1_DW01_sub_14'
  Processing 'alu_1_DW01_add_181'
  Processing 'alu_1_DW01_add_182'
  Processing 'alu_1_DW01_add_183'
  Processing 'alu_1_DW01_add_184'
  Processing 'alu_1_DW01_add_185'
  Processing 'alu_1_DW01_add_186'
  Processing 'alu_1_DW01_add_187'
  Processing 'alu_1_DW01_add_188'
  Processing 'alu_1_DW01_add_189'
  Processing 'alu_1_DW01_add_190'
  Processing 'alu_1_DW01_add_191'
  Processing 'alu_1_DW01_add_192'
  Processing 'alu_1_DW01_add_193'
  Processing 'alu_1_DW01_add_194'
  Processing 'alu_1_DW01_add_195'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Processing 'cpu_2_DW01_add_0'
  Processing 'alu_2_DW_sqrt_0'
  Processing 'alu_2_DW_sqrt_1'
  Processing 'alu_2_DW_sqrt_2'
  Processing 'alu_2_DW_sqrt_3'
  Processing 'alu_2_DW_sqrt_4'
  Processing 'alu_2_DW_sqrt_5'
  Processing 'alu_2_DW_sqrt_6'
  Processing 'alu_2_DW_sqrt_7'
  Processing 'alu_2_DW_sqrt_8'
  Processing 'alu_2_DW_sqrt_9'
  Processing 'alu_2_DW_sqrt_10'
  Processing 'alu_2_DW_sqrt_11'
  Processing 'alu_2_DW_sqrt_12'
  Processing 'alu_2_DW_sqrt_13'
  Processing 'alu_2_DW_sqrt_14'
  Processing 'alu_2_DW_div_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_0'
  Mapping 'alu_2_DW01_add_1'
  Mapping 'alu_2_DW01_add_2'
  Mapping 'alu_2_DW01_add_3'
  Mapping 'alu_2_DW01_add_4'
  Mapping 'alu_2_DW01_add_5'
  Mapping 'alu_2_DW01_add_6'
  Mapping 'alu_2_DW01_add_7'
  Mapping 'alu_2_DW01_add_8'
  Mapping 'alu_2_DW01_add_9'
  Mapping 'alu_2_DW01_add_10'
  Mapping 'alu_2_DW01_add_11'
  Mapping 'alu_2_DW01_add_12'
  Mapping 'alu_2_DW01_add_13'
  Mapping 'alu_2_DW01_add_14'
  Mapping 'alu_2_DW01_add_15'
  Mapping 'alu_2_DW01_add_16'
  Mapping 'alu_2_DW01_add_17'
  Mapping 'alu_2_DW01_add_18'
  Mapping 'alu_2_DW01_add_19'
  Mapping 'alu_2_DW01_add_20'
  Mapping 'alu_2_DW01_add_21'
  Mapping 'alu_2_DW01_add_22'
  Mapping 'alu_2_DW01_add_23'
  Mapping 'alu_2_DW01_add_24'
  Mapping 'alu_2_DW01_add_25'
  Mapping 'alu_2_DW01_add_26'
  Mapping 'alu_2_DW01_add_27'
  Mapping 'alu_2_DW01_add_28'
  Mapping 'alu_2_DW01_add_29'
  Mapping 'alu_2_DW01_add_30'
  Mapping 'alu_2_DW01_add_31'
  Mapping 'alu_2_DW01_add_32'
  Mapping 'alu_2_DW01_add_33'
  Mapping 'alu_2_DW01_add_34'
  Mapping 'alu_2_DW01_add_35'
  Mapping 'alu_2_DW01_add_36'
  Mapping 'alu_2_DW01_add_37'
  Mapping 'alu_2_DW01_add_38'
  Mapping 'alu_2_DW01_add_39'
  Mapping 'alu_2_DW01_add_40'
  Mapping 'alu_2_DW01_add_41'
  Mapping 'alu_2_DW01_add_42'
  Mapping 'alu_2_DW01_add_43'
  Mapping 'alu_2_DW01_add_44'
  Mapping 'alu_2_DW01_add_45'
  Mapping 'alu_2_DW01_add_46'
  Mapping 'alu_2_DW01_add_47'
  Mapping 'alu_2_DW01_add_48'
  Mapping 'alu_2_DW01_add_49'
  Mapping 'alu_2_DW01_add_50'
  Mapping 'alu_2_DW01_add_51'
  Mapping 'alu_2_DW01_add_52'
  Mapping 'alu_2_DW01_add_53'
  Mapping 'alu_2_DW01_add_54'
  Mapping 'alu_2_DW01_add_55'
  Mapping 'alu_2_DW01_add_56'
  Mapping 'alu_2_DW01_add_57'
  Mapping 'alu_2_DW01_add_58'
  Processing 'alu_2_DW_div_1'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_59'
  Mapping 'alu_2_DW01_add_60'
  Mapping 'alu_2_DW01_add_61'
  Mapping 'alu_2_DW01_add_62'
  Mapping 'alu_2_DW01_add_63'
  Mapping 'alu_2_DW01_add_64'
  Mapping 'alu_2_DW01_add_65'
  Mapping 'alu_2_DW01_add_66'
  Mapping 'alu_2_DW01_add_67'
  Mapping 'alu_2_DW01_add_68'
  Mapping 'alu_2_DW01_add_69'
  Mapping 'alu_2_DW01_add_70'
  Mapping 'alu_2_DW01_add_71'
  Mapping 'alu_2_DW01_add_72'
  Mapping 'alu_2_DW01_add_73'
  Mapping 'alu_2_DW01_add_74'
  Mapping 'alu_2_DW01_add_75'
  Mapping 'alu_2_DW01_add_76'
  Mapping 'alu_2_DW01_add_77'
  Mapping 'alu_2_DW01_add_78'
  Mapping 'alu_2_DW01_add_79'
  Mapping 'alu_2_DW01_add_80'
  Mapping 'alu_2_DW01_add_81'
  Mapping 'alu_2_DW01_add_82'
  Mapping 'alu_2_DW01_add_83'
  Mapping 'alu_2_DW01_add_84'
  Mapping 'alu_2_DW01_add_85'
  Processing 'alu_2_DW_div_2'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_86'
  Mapping 'alu_2_DW01_add_87'
  Mapping 'alu_2_DW01_add_88'
  Mapping 'alu_2_DW01_add_89'
  Mapping 'alu_2_DW01_add_90'
  Mapping 'alu_2_DW01_add_91'
  Mapping 'alu_2_DW01_add_92'
  Mapping 'alu_2_DW01_add_93'
  Mapping 'alu_2_DW01_add_94'
  Mapping 'alu_2_DW01_add_95'
  Mapping 'alu_2_DW01_add_96'
  Mapping 'alu_2_DW01_add_97'
  Mapping 'alu_2_DW01_add_98'
  Mapping 'alu_2_DW01_add_99'
  Mapping 'alu_2_DW01_add_100'
  Mapping 'alu_2_DW01_add_101'
  Mapping 'alu_2_DW01_add_102'
  Mapping 'alu_2_DW01_add_103'
  Mapping 'alu_2_DW01_add_104'
  Mapping 'alu_2_DW01_add_105'
  Mapping 'alu_2_DW01_add_106'
  Mapping 'alu_2_DW01_add_107'
  Mapping 'alu_2_DW01_add_108'
  Mapping 'alu_2_DW01_add_109'
  Mapping 'alu_2_DW01_add_110'
  Mapping 'alu_2_DW01_add_111'
  Mapping 'alu_2_DW01_add_112'
  Processing 'alu_2_DW_div_3'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_113'
  Mapping 'alu_2_DW01_add_114'
  Mapping 'alu_2_DW01_add_115'
  Mapping 'alu_2_DW01_add_116'
  Mapping 'alu_2_DW01_add_117'
  Mapping 'alu_2_DW01_add_118'
  Mapping 'alu_2_DW01_add_119'
  Mapping 'alu_2_DW01_add_120'
  Mapping 'alu_2_DW01_add_121'
  Mapping 'alu_2_DW01_add_122'
  Mapping 'alu_2_DW01_add_123'
  Processing 'alu_2_DW_div_4'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_124'
  Mapping 'alu_2_DW01_add_125'
  Mapping 'alu_2_DW01_add_126'
  Mapping 'alu_2_DW01_add_127'
  Mapping 'alu_2_DW01_add_128'
  Mapping 'alu_2_DW01_add_129'
  Mapping 'alu_2_DW01_add_130'
  Mapping 'alu_2_DW01_add_131'
  Mapping 'alu_2_DW01_add_132'
  Mapping 'alu_2_DW01_add_133'
  Mapping 'alu_2_DW01_add_134'
  Processing 'alu_2_DW_div_5'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_135'
  Mapping 'alu_2_DW01_add_136'
  Mapping 'alu_2_DW01_add_137'
  Mapping 'alu_2_DW01_add_138'
  Mapping 'alu_2_DW01_add_139'
  Mapping 'alu_2_DW01_add_140'
  Mapping 'alu_2_DW01_add_141'
  Mapping 'alu_2_DW01_add_142'
  Mapping 'alu_2_DW01_add_143'
  Mapping 'alu_2_DW01_add_144'
  Mapping 'alu_2_DW01_add_145'
  Processing 'alu_2_DW_div_6'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_146'
  Mapping 'alu_2_DW01_add_147'
  Mapping 'alu_2_DW01_add_148'
  Mapping 'alu_2_DW01_add_149'
  Mapping 'alu_2_DW01_add_150'
  Mapping 'alu_2_DW01_add_151'
  Mapping 'alu_2_DW01_add_152'
  Mapping 'alu_2_DW01_add_153'
  Mapping 'alu_2_DW01_add_154'
  Mapping 'alu_2_DW01_add_155'
  Mapping 'alu_2_DW01_add_156'
  Processing 'alu_2_DW_div_7'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_157'
  Mapping 'alu_2_DW01_add_158'
  Mapping 'alu_2_DW01_add_159'
  Processing 'alu_2_DW_div_8'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_160'
  Mapping 'alu_2_DW01_add_161'
  Mapping 'alu_2_DW01_add_162'
  Processing 'alu_2_DW_div_9'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_163'
  Mapping 'alu_2_DW01_add_164'
  Mapping 'alu_2_DW01_add_165'
  Processing 'alu_2_DW_div_10'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_166'
  Mapping 'alu_2_DW01_add_167'
  Mapping 'alu_2_DW01_add_168'
  Processing 'alu_2_DW_div_11'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_169'
  Mapping 'alu_2_DW01_add_170'
  Mapping 'alu_2_DW01_add_171'
  Processing 'alu_2_DW_div_12'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_172'
  Mapping 'alu_2_DW01_add_173'
  Mapping 'alu_2_DW01_add_174'
  Processing 'alu_2_DW_div_13'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_175'
  Mapping 'alu_2_DW01_add_176'
  Mapping 'alu_2_DW01_add_177'
  Processing 'alu_2_DW_div_14'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_178'
  Mapping 'alu_2_DW01_add_179'
  Mapping 'alu_2_DW01_add_180'
  Mapping 'alu_2_DW02_mult_0'
  Mapping 'alu_2_DW02_mult_1'
  Mapping 'alu_2_DW02_mult_2'
  Mapping 'alu_2_DW02_mult_3'
  Mapping 'alu_2_DW02_mult_4'
  Mapping 'alu_2_DW02_mult_5'
  Mapping 'alu_2_DW02_mult_6'
  Mapping 'DW_leftsh'
Information: Added key list 'DesignWare' to design 'alu_2'. (DDB-72)
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Processing 'alu_2_DW01_sub_0'
  Processing 'alu_2_DW01_sub_1'
  Processing 'alu_2_DW01_sub_2'
  Processing 'alu_2_DW01_sub_3'
  Processing 'alu_2_DW01_sub_4'
  Processing 'alu_2_DW01_sub_5'
  Processing 'alu_2_DW01_sub_6'
  Processing 'alu_2_DW01_sub_7'
  Processing 'alu_2_DW01_sub_8'
  Processing 'alu_2_DW01_sub_9'
  Processing 'alu_2_DW01_sub_10'
  Processing 'alu_2_DW01_sub_11'
  Processing 'alu_2_DW01_sub_12'
  Processing 'alu_2_DW01_sub_13'
  Processing 'alu_2_DW01_sub_14'
  Processing 'alu_2_DW01_add_181'
  Processing 'alu_2_DW01_add_182'
  Processing 'alu_2_DW01_add_183'
  Processing 'alu_2_DW01_add_184'
  Processing 'alu_2_DW01_add_185'
  Processing 'alu_2_DW01_add_186'
  Processing 'alu_2_DW01_add_187'
  Processing 'alu_2_DW01_add_188'
  Processing 'alu_2_DW01_add_189'
  Processing 'alu_2_DW01_add_190'
  Processing 'alu_2_DW01_add_191'
  Processing 'alu_2_DW01_add_192'
  Processing 'alu_2_DW01_add_193'
  Processing 'alu_2_DW01_add_194'
  Processing 'alu_2_DW01_add_195'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Processing 'cpu_3_DW01_add_0'
  Processing 'alu_3_DW_sqrt_0'
  Processing 'alu_3_DW_sqrt_1'
  Processing 'alu_3_DW_sqrt_2'
  Processing 'alu_3_DW_sqrt_3'
  Processing 'alu_3_DW_sqrt_4'
  Processing 'alu_3_DW_sqrt_5'
  Processing 'alu_3_DW_sqrt_6'
  Processing 'alu_3_DW_sqrt_7'
  Processing 'alu_3_DW_sqrt_8'
  Processing 'alu_3_DW_sqrt_9'
  Processing 'alu_3_DW_sqrt_10'
  Processing 'alu_3_DW_sqrt_11'
  Processing 'alu_3_DW_sqrt_12'
  Processing 'alu_3_DW_sqrt_13'
  Processing 'alu_3_DW_sqrt_14'
  Processing 'alu_3_DW_div_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_0'
  Mapping 'alu_3_DW01_add_1'
  Mapping 'alu_3_DW01_add_2'
  Mapping 'alu_3_DW01_add_3'
  Mapping 'alu_3_DW01_add_4'
  Mapping 'alu_3_DW01_add_5'
  Mapping 'alu_3_DW01_add_6'
  Mapping 'alu_3_DW01_add_7'
  Mapping 'alu_3_DW01_add_8'
  Mapping 'alu_3_DW01_add_9'
  Mapping 'alu_3_DW01_add_10'
  Mapping 'alu_3_DW01_add_11'
  Mapping 'alu_3_DW01_add_12'
  Mapping 'alu_3_DW01_add_13'
  Mapping 'alu_3_DW01_add_14'
  Mapping 'alu_3_DW01_add_15'
  Mapping 'alu_3_DW01_add_16'
  Mapping 'alu_3_DW01_add_17'
  Mapping 'alu_3_DW01_add_18'
  Mapping 'alu_3_DW01_add_19'
  Mapping 'alu_3_DW01_add_20'
  Mapping 'alu_3_DW01_add_21'
  Mapping 'alu_3_DW01_add_22'
  Mapping 'alu_3_DW01_add_23'
  Mapping 'alu_3_DW01_add_24'
  Mapping 'alu_3_DW01_add_25'
  Mapping 'alu_3_DW01_add_26'
  Mapping 'alu_3_DW01_add_27'
  Mapping 'alu_3_DW01_add_28'
  Mapping 'alu_3_DW01_add_29'
  Mapping 'alu_3_DW01_add_30'
  Mapping 'alu_3_DW01_add_31'
  Mapping 'alu_3_DW01_add_32'
  Mapping 'alu_3_DW01_add_33'
  Mapping 'alu_3_DW01_add_34'
  Mapping 'alu_3_DW01_add_35'
  Mapping 'alu_3_DW01_add_36'
  Mapping 'alu_3_DW01_add_37'
  Mapping 'alu_3_DW01_add_38'
  Mapping 'alu_3_DW01_add_39'
  Mapping 'alu_3_DW01_add_40'
  Mapping 'alu_3_DW01_add_41'
  Mapping 'alu_3_DW01_add_42'
  Mapping 'alu_3_DW01_add_43'
  Mapping 'alu_3_DW01_add_44'
  Mapping 'alu_3_DW01_add_45'
  Mapping 'alu_3_DW01_add_46'
  Mapping 'alu_3_DW01_add_47'
  Mapping 'alu_3_DW01_add_48'
  Mapping 'alu_3_DW01_add_49'
  Mapping 'alu_3_DW01_add_50'
  Mapping 'alu_3_DW01_add_51'
  Mapping 'alu_3_DW01_add_52'
  Mapping 'alu_3_DW01_add_53'
  Mapping 'alu_3_DW01_add_54'
  Mapping 'alu_3_DW01_add_55'
  Mapping 'alu_3_DW01_add_56'
  Mapping 'alu_3_DW01_add_57'
  Mapping 'alu_3_DW01_add_58'
  Processing 'alu_3_DW_div_1'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_59'
  Mapping 'alu_3_DW01_add_60'
  Mapping 'alu_3_DW01_add_61'
  Mapping 'alu_3_DW01_add_62'
  Mapping 'alu_3_DW01_add_63'
  Mapping 'alu_3_DW01_add_64'
  Mapping 'alu_3_DW01_add_65'
  Mapping 'alu_3_DW01_add_66'
  Mapping 'alu_3_DW01_add_67'
  Mapping 'alu_3_DW01_add_68'
  Mapping 'alu_3_DW01_add_69'
  Mapping 'alu_3_DW01_add_70'
  Mapping 'alu_3_DW01_add_71'
  Mapping 'alu_3_DW01_add_72'
  Mapping 'alu_3_DW01_add_73'
  Mapping 'alu_3_DW01_add_74'
  Mapping 'alu_3_DW01_add_75'
  Mapping 'alu_3_DW01_add_76'
  Mapping 'alu_3_DW01_add_77'
  Mapping 'alu_3_DW01_add_78'
  Mapping 'alu_3_DW01_add_79'
  Mapping 'alu_3_DW01_add_80'
  Mapping 'alu_3_DW01_add_81'
  Mapping 'alu_3_DW01_add_82'
  Mapping 'alu_3_DW01_add_83'
  Mapping 'alu_3_DW01_add_84'
  Mapping 'alu_3_DW01_add_85'
  Processing 'alu_3_DW_div_2'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_86'
  Mapping 'alu_3_DW01_add_87'
  Mapping 'alu_3_DW01_add_88'
  Mapping 'alu_3_DW01_add_89'
  Mapping 'alu_3_DW01_add_90'
  Mapping 'alu_3_DW01_add_91'
  Mapping 'alu_3_DW01_add_92'
  Mapping 'alu_3_DW01_add_93'
  Mapping 'alu_3_DW01_add_94'
  Mapping 'alu_3_DW01_add_95'
  Mapping 'alu_3_DW01_add_96'
  Mapping 'alu_3_DW01_add_97'
  Mapping 'alu_3_DW01_add_98'
  Mapping 'alu_3_DW01_add_99'
  Mapping 'alu_3_DW01_add_100'
  Mapping 'alu_3_DW01_add_101'
  Mapping 'alu_3_DW01_add_102'
  Mapping 'alu_3_DW01_add_103'
  Mapping 'alu_3_DW01_add_104'
  Mapping 'alu_3_DW01_add_105'
  Mapping 'alu_3_DW01_add_106'
  Mapping 'alu_3_DW01_add_107'
  Mapping 'alu_3_DW01_add_108'
  Mapping 'alu_3_DW01_add_109'
  Mapping 'alu_3_DW01_add_110'
  Mapping 'alu_3_DW01_add_111'
  Mapping 'alu_3_DW01_add_112'
  Processing 'alu_3_DW_div_3'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_113'
  Mapping 'alu_3_DW01_add_114'
  Mapping 'alu_3_DW01_add_115'
  Mapping 'alu_3_DW01_add_116'
  Mapping 'alu_3_DW01_add_117'
  Mapping 'alu_3_DW01_add_118'
  Mapping 'alu_3_DW01_add_119'
  Mapping 'alu_3_DW01_add_120'
  Mapping 'alu_3_DW01_add_121'
  Mapping 'alu_3_DW01_add_122'
  Mapping 'alu_3_DW01_add_123'
  Processing 'alu_3_DW_div_4'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_124'
  Mapping 'alu_3_DW01_add_125'
  Mapping 'alu_3_DW01_add_126'
  Mapping 'alu_3_DW01_add_127'
  Mapping 'alu_3_DW01_add_128'
  Mapping 'alu_3_DW01_add_129'
  Mapping 'alu_3_DW01_add_130'
  Mapping 'alu_3_DW01_add_131'
  Mapping 'alu_3_DW01_add_132'
  Mapping 'alu_3_DW01_add_133'
  Mapping 'alu_3_DW01_add_134'
  Processing 'alu_3_DW_div_5'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_135'
  Mapping 'alu_3_DW01_add_136'
  Mapping 'alu_3_DW01_add_137'
  Mapping 'alu_3_DW01_add_138'
  Mapping 'alu_3_DW01_add_139'
  Mapping 'alu_3_DW01_add_140'
  Mapping 'alu_3_DW01_add_141'
  Mapping 'alu_3_DW01_add_142'
  Mapping 'alu_3_DW01_add_143'
  Mapping 'alu_3_DW01_add_144'
  Mapping 'alu_3_DW01_add_145'
  Processing 'alu_3_DW_div_6'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_146'
  Mapping 'alu_3_DW01_add_147'
  Mapping 'alu_3_DW01_add_148'
  Mapping 'alu_3_DW01_add_149'
  Mapping 'alu_3_DW01_add_150'
  Mapping 'alu_3_DW01_add_151'
  Mapping 'alu_3_DW01_add_152'
  Mapping 'alu_3_DW01_add_153'
  Mapping 'alu_3_DW01_add_154'
  Mapping 'alu_3_DW01_add_155'
  Mapping 'alu_3_DW01_add_156'
  Processing 'alu_3_DW_div_7'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_157'
  Mapping 'alu_3_DW01_add_158'
  Mapping 'alu_3_DW01_add_159'
  Processing 'alu_3_DW_div_8'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_160'
  Mapping 'alu_3_DW01_add_161'
  Mapping 'alu_3_DW01_add_162'
  Processing 'alu_3_DW_div_9'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_163'
  Mapping 'alu_3_DW01_add_164'
  Mapping 'alu_3_DW01_add_165'
  Processing 'alu_3_DW_div_10'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_166'
  Mapping 'alu_3_DW01_add_167'
  Mapping 'alu_3_DW01_add_168'
  Processing 'alu_3_DW_div_11'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_169'
  Mapping 'alu_3_DW01_add_170'
  Mapping 'alu_3_DW01_add_171'
  Processing 'alu_3_DW_div_12'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_172'
  Mapping 'alu_3_DW01_add_173'
  Mapping 'alu_3_DW01_add_174'
  Processing 'alu_3_DW_div_13'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_175'
  Mapping 'alu_3_DW01_add_176'
  Mapping 'alu_3_DW01_add_177'
  Processing 'alu_3_DW_div_14'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_178'
  Mapping 'alu_3_DW01_add_179'
  Mapping 'alu_3_DW01_add_180'
  Mapping 'alu_3_DW02_mult_0'
  Mapping 'alu_3_DW02_mult_1'
  Mapping 'alu_3_DW02_mult_2'
  Mapping 'alu_3_DW02_mult_3'
  Mapping 'alu_3_DW02_mult_4'
  Mapping 'alu_3_DW02_mult_5'
  Mapping 'alu_3_DW02_mult_6'
  Mapping 'DW_leftsh'
Information: Added key list 'DesignWare' to design 'alu_3'. (DDB-72)
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Processing 'alu_3_DW01_sub_0'
  Processing 'alu_3_DW01_sub_1'
  Processing 'alu_3_DW01_sub_2'
  Processing 'alu_3_DW01_sub_3'
  Processing 'alu_3_DW01_sub_4'
  Processing 'alu_3_DW01_sub_5'
  Processing 'alu_3_DW01_sub_6'
  Processing 'alu_3_DW01_sub_7'
  Processing 'alu_3_DW01_sub_8'
  Processing 'alu_3_DW01_sub_9'
  Processing 'alu_3_DW01_sub_10'
  Processing 'alu_3_DW01_sub_11'
  Processing 'alu_3_DW01_sub_12'
  Processing 'alu_3_DW01_sub_13'
  Processing 'alu_3_DW01_sub_14'
  Processing 'alu_3_DW01_add_181'
  Processing 'alu_3_DW01_add_182'
  Processing 'alu_3_DW01_add_183'
  Processing 'alu_3_DW01_add_184'
  Processing 'alu_3_DW01_add_185'
  Processing 'alu_3_DW01_add_186'
  Processing 'alu_3_DW01_add_187'
  Processing 'alu_3_DW01_add_188'
  Processing 'alu_3_DW01_add_189'
  Processing 'alu_3_DW01_add_190'
  Processing 'alu_3_DW01_add_191'
  Processing 'alu_3_DW01_add_192'
  Processing 'alu_3_DW01_add_193'
  Processing 'alu_3_DW01_add_194'
  Processing 'alu_3_DW01_add_195'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
