# Generated by CMake, DO NOT EDIT
# Custom rules for XCoreCommonTableGen
.SUFFIXES: 
all: \
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenAsmWriter.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenCallingConv.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenDAGISel.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenDisassemblerTables.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenInstrInfo.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenRegisterInfo.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenSubtargetInfo.inc


/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenAsmWriter.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td
	echo "Building XCoreGenAsmWriter.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-asm-writer -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenAsmWriter.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenCallingConv.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td
	echo "Building XCoreGenCallingConv.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-callingconv -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenCallingConv.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenDAGISel.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td
	echo "Building XCoreGenDAGISel.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-dag-isel -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenDAGISel.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenDisassemblerTables.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td
	echo "Building XCoreGenDisassemblerTables.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-disassembler -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenDisassemblerTables.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenInstrInfo.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td
	echo "Building XCoreGenInstrInfo.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-instr-info -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenInstrInfo.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenRegisterInfo.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td
	echo "Building XCoreGenRegisterInfo.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-register-info -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenRegisterInfo.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenSubtargetInfo.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCoreRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td
	echo "Building XCoreGenSubtargetInfo.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-subtarget -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/XCore/XCore.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/XCore/XCoreGenSubtargetInfo.inc
