// Seed: 1873702269
module module_0 (
    input supply1 id_0,
    output wire id_1,
    output uwire id_2,
    input tri0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri1 id_8,
    output supply1 id_9,
    output supply0 id_10,
    input tri0 id_11
);
  assign id_10 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    input  uwire id_2,
    output uwire id_3
);
  wire id_5, id_6, id_7, id_8, id_9;
  module_0(
      id_0, id_3, id_3, id_0, id_3, id_1, id_0, id_1, id_0, id_3, id_3, id_0
  );
endmodule
