---
MainSourceFile:  /home/chngh/Desktop/2024spring/Advanced_SOC_Design/lab4_fsic-fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/.autopilot/db/userdma.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1213_1:  '
    FileOffset:      1213
    FilePath:        /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_int_base.h
    Replacements:    
      - FilePath:        /home/chngh/Desktop/2024spring/Advanced_SOC_Design/lab4_fsic-fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          55368
        Length:          0
        ReplacementText: 'VITIS_LOOP_1213_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/chngh/Desktop/2024spring/Advanced_SOC_Design/lab4_fsic-fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          282776
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/chngh/Desktop/2024spring/Advanced_SOC_Design/lab4_fsic-fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          283240
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/chngh/Desktop/2024spring/Advanced_SOC_Design/lab4_fsic-fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          283705
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1247_1:  '
    FileOffset:      1247
    FilePath:        /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /home/chngh/Desktop/2024spring/Advanced_SOC_Design/lab4_fsic-fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          566487
        Length:          0
        ReplacementText: 'VITIS_LOOP_1247_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_20_1:  '
    FileOffset:      20
    FilePath:        userdma.cpp
    Replacements:    
      - FilePath:        /home/chngh/Desktop/2024spring/Advanced_SOC_Design/lab4_fsic-fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          956529
        Length:          0
        ReplacementText: 'VITIS_LOOP_20_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_23_2:  '
    FileOffset:      23
    FilePath:        userdma.cpp
    Replacements:    
      - FilePath:        /home/chngh/Desktop/2024spring/Advanced_SOC_Design/lab4_fsic-fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          956569
        Length:          0
        ReplacementText: 'VITIS_LOOP_23_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_48_1:  '
    FileOffset:      48
    FilePath:        userdma.cpp
    Replacements:    
      - FilePath:        /home/chngh/Desktop/2024spring/Advanced_SOC_Design/lab4_fsic-fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          957234
        Length:          0
        ReplacementText: 'VITIS_LOOP_48_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_98_1:  '
    FileOffset:      98
    FilePath:        userdma.cpp
    Replacements:    
      - FilePath:        /home/chngh/Desktop/2024spring/Advanced_SOC_Design/lab4_fsic-fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          958311
        Length:          0
        ReplacementText: 'VITIS_LOOP_98_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_106_2:  '
    FileOffset:      106
    FilePath:        userdma.cpp
    Replacements:    
      - FilePath:        /home/chngh/Desktop/2024spring/Advanced_SOC_Design/lab4_fsic-fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          958445
        Length:          0
        ReplacementText: 'VITIS_LOOP_106_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_147_1:  '
    FileOffset:      147
    FilePath:        userdma.cpp
    Replacements:    
      - FilePath:        /home/chngh/Desktop/2024spring/Advanced_SOC_Design/lab4_fsic-fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          959333
        Length:          0
        ReplacementText: 'VITIS_LOOP_147_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_149_2:  '
    FileOffset:      149
    FilePath:        userdma.cpp
    Replacements:    
      - FilePath:        /home/chngh/Desktop/2024spring/Advanced_SOC_Design/lab4_fsic-fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          959374
        Length:          0
        ReplacementText: 'VITIS_LOOP_149_2: '
...
