
*** Running vivado
    with args -log k7325t_ddr3_1066_golden.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source k7325t_ddr3_1066_golden.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source k7325t_ddr3_1066_golden.tcl -notrace
Command: link_design -top k7325t_ddr3_1066_golden -part xc7k325tffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-454] Reading design checkpoint 'f:/K325667/kintex7_2020_dev_board-master/kintex7_2020_dev_board-master/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden.srcs/sources_1/ip/ddr/ddr.dcp' for cell 'ddr_inst0'
INFO: [Netlist 29-17] Analyzing 1233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/K325667/kintex7_2020_dev_board-master/kintex7_2020_dev_board-master/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden.srcs/sources_1/ip/ddr/ddr/user_design/constraints/ddr.xdc] for cell 'ddr_inst0'
Finished Parsing XDC File [f:/K325667/kintex7_2020_dev_board-master/kintex7_2020_dev_board-master/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden.srcs/sources_1/ip/ddr/ddr/user_design/constraints/ddr.xdc] for cell 'ddr_inst0'
Parsing XDC File [F:/K325667/kintex7_2020_dev_board-master/kintex7_2020_dev_board-master/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden.srcs/constrs_1/new/k7325t_ddr3_1066_golden.xdc]
Finished Parsing XDC File [F:/K325667/kintex7_2020_dev_board-master/kintex7_2020_dev_board-master/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden.srcs/constrs_1/new/k7325t_ddr3_1066_golden.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 926.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 499 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 426 instances

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 926.934 ; gain = 568.914
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 926.934 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1a06c108e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1500.504 ; gain = 573.570

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ab3aadbb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1660.203 ; gain = 0.055
INFO: [Opt 31-389] Phase Retarget created 72 cells and removed 187 cells
INFO: [Opt 31-1021] In phase Retarget, 73 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b599b0a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1660.203 ; gain = 0.055
INFO: [Opt 31-389] Phase Constant propagation created 12 cells and removed 177 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25a928429

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1660.203 ; gain = 0.055
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 36 cells

Phase 4 BUFG optimization
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1a4cbd1eb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1660.203 ; gain = 0.055
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a4cbd1eb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1660.203 ; gain = 0.055
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 25a928429

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1660.203 ; gain = 0.055
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              72  |             187  |                                             73  |
|  Constant propagation         |              12  |             177  |                                              0  |
|  Sweep                        |               0  |              36  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1660.203 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11e548401

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1660.203 ; gain = 0.055

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11e548401

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1660.203 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11e548401

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.203 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1660.203 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11e548401

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1660.203 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1660.203 ; gain = 733.270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1660.203 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1660.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/K325667/kintex7_2020_dev_board-master/kintex7_2020_dev_board-master/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden.runs/impl_1/k7325t_ddr3_1066_golden_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1660.203 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file k7325t_ddr3_1066_golden_drc_opted.rpt -pb k7325t_ddr3_1066_golden_drc_opted.pb -rpx k7325t_ddr3_1066_golden_drc_opted.rpx
Command: report_drc -file k7325t_ddr3_1066_golden_drc_opted.rpt -pb k7325t_ddr3_1066_golden_drc_opted.pb -rpx k7325t_ddr3_1066_golden_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/K325667/kintex7_2020_dev_board-master/kintex7_2020_dev_board-master/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden.runs/impl_1/k7325t_ddr3_1066_golden_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1660.203 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1660.203 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ad6ccfb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1660.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1660.203 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9180ba91

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1660.203 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b1f1a73e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1771.938 ; gain = 111.734

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b1f1a73e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1771.938 ; gain = 111.734
Phase 1 Placer Initialization | Checksum: b1f1a73e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1771.938 ; gain = 111.734

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ba1f7fc5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1771.938 ; gain = 111.734

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1771.938 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 16c5196f5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1771.938 ; gain = 111.734
Phase 2.2 Global Placement Core | Checksum: c7e2bd17

Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1771.938 ; gain = 111.734
Phase 2 Global Placement | Checksum: c7e2bd17

Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1771.938 ; gain = 111.734

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a896e3e7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 1771.938 ; gain = 111.734

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 186ea6d6e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:54 . Memory (MB): peak = 1771.938 ; gain = 111.734

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d08651f7

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1771.938 ; gain = 111.734

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d8e340e8

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1771.938 ; gain = 111.734

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ecac2986

Time (s): cpu = 00:01:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1771.938 ; gain = 111.734

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10cb840f5

Time (s): cpu = 00:01:30 ; elapsed = 00:01:04 . Memory (MB): peak = 1771.938 ; gain = 111.734

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 225fe4844

Time (s): cpu = 00:01:30 ; elapsed = 00:01:04 . Memory (MB): peak = 1771.938 ; gain = 111.734
Phase 3 Detail Placement | Checksum: 225fe4844

Time (s): cpu = 00:01:30 ; elapsed = 00:01:04 . Memory (MB): peak = 1771.938 ; gain = 111.734

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 213be61f2

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 213be61f2

Time (s): cpu = 00:01:43 ; elapsed = 00:01:12 . Memory (MB): peak = 1814.367 ; gain = 154.164
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.618. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 130234382

Time (s): cpu = 00:01:43 ; elapsed = 00:01:12 . Memory (MB): peak = 1814.367 ; gain = 154.164
Phase 4.1 Post Commit Optimization | Checksum: 130234382

Time (s): cpu = 00:01:43 ; elapsed = 00:01:13 . Memory (MB): peak = 1814.367 ; gain = 154.164

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 130234382

Time (s): cpu = 00:01:43 ; elapsed = 00:01:13 . Memory (MB): peak = 1814.367 ; gain = 154.164

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 130234382

Time (s): cpu = 00:01:43 ; elapsed = 00:01:13 . Memory (MB): peak = 1814.367 ; gain = 154.164

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1814.367 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 106c63256

Time (s): cpu = 00:01:44 ; elapsed = 00:01:13 . Memory (MB): peak = 1814.367 ; gain = 154.164
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 106c63256

Time (s): cpu = 00:01:44 ; elapsed = 00:01:13 . Memory (MB): peak = 1814.367 ; gain = 154.164
Ending Placer Task | Checksum: f5ae54af

Time (s): cpu = 00:01:44 ; elapsed = 00:01:13 . Memory (MB): peak = 1814.367 ; gain = 154.164
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:18 . Memory (MB): peak = 1814.367 ; gain = 154.164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1814.367 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 1814.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/K325667/kintex7_2020_dev_board-master/kintex7_2020_dev_board-master/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden.runs/impl_1/k7325t_ddr3_1066_golden_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1814.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file k7325t_ddr3_1066_golden_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.382 . Memory (MB): peak = 1814.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file k7325t_ddr3_1066_golden_utilization_placed.rpt -pb k7325t_ddr3_1066_golden_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file k7325t_ddr3_1066_golden_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1814.367 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d0e27b52 ConstDB: 0 ShapeSum: 24cbd95d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 117ae5274

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 2048.988 ; gain = 233.766
Post Restoration Checksum: NetGraph: e44e17aa NumContArr: 33603aca Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 117ae5274

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 2077.523 ; gain = 262.301

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 117ae5274

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 2087.332 ; gain = 272.109

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 117ae5274

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 2087.332 ; gain = 272.109
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25f2fd7e4

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2165.219 ; gain = 349.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.547  | TNS=0.000  | WHS=-0.474 | THS=-1764.535|

Phase 2 Router Initialization | Checksum: 2751c0b8b

Time (s): cpu = 00:01:32 ; elapsed = 00:01:00 . Memory (MB): peak = 2165.219 ; gain = 349.996

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 17455
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17455
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16004e107

Time (s): cpu = 00:01:40 ; elapsed = 00:01:04 . Memory (MB): peak = 2165.219 ; gain = 349.996

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1480
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.547  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1eb1a5177

Time (s): cpu = 00:01:56 ; elapsed = 00:01:14 . Memory (MB): peak = 2165.219 ; gain = 349.996
Phase 4 Rip-up And Reroute | Checksum: 1eb1a5177

Time (s): cpu = 00:01:56 ; elapsed = 00:01:14 . Memory (MB): peak = 2165.219 ; gain = 349.996

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1eb1a5177

Time (s): cpu = 00:01:57 ; elapsed = 00:01:14 . Memory (MB): peak = 2165.219 ; gain = 349.996

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1eb1a5177

Time (s): cpu = 00:01:57 ; elapsed = 00:01:15 . Memory (MB): peak = 2165.219 ; gain = 349.996
Phase 5 Delay and Skew Optimization | Checksum: 1eb1a5177

Time (s): cpu = 00:01:57 ; elapsed = 00:01:15 . Memory (MB): peak = 2165.219 ; gain = 349.996

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 156ab53c0

Time (s): cpu = 00:01:59 ; elapsed = 00:01:16 . Memory (MB): peak = 2165.219 ; gain = 349.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.547  | TNS=0.000  | WHS=0.058  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24cef0f63

Time (s): cpu = 00:01:59 ; elapsed = 00:01:16 . Memory (MB): peak = 2165.219 ; gain = 349.996
Phase 6 Post Hold Fix | Checksum: 24cef0f63

Time (s): cpu = 00:01:59 ; elapsed = 00:01:16 . Memory (MB): peak = 2165.219 ; gain = 349.996

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.58635 %
  Global Horizontal Routing Utilization  = 1.33777 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bc9e5d39

Time (s): cpu = 00:02:00 ; elapsed = 00:01:17 . Memory (MB): peak = 2165.219 ; gain = 349.996

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bc9e5d39

Time (s): cpu = 00:02:00 ; elapsed = 00:01:17 . Memory (MB): peak = 2165.219 ; gain = 349.996

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ed8396d2

Time (s): cpu = 00:02:03 ; elapsed = 00:01:20 . Memory (MB): peak = 2165.219 ; gain = 349.996

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.547  | TNS=0.000  | WHS=0.058  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ed8396d2

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 2165.219 ; gain = 349.996
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 2165.219 ; gain = 349.996

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:11 ; elapsed = 00:01:25 . Memory (MB): peak = 2165.219 ; gain = 350.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2165.219 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2165.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/K325667/kintex7_2020_dev_board-master/kintex7_2020_dev_board-master/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden.runs/impl_1/k7325t_ddr3_1066_golden_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2165.219 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file k7325t_ddr3_1066_golden_drc_routed.rpt -pb k7325t_ddr3_1066_golden_drc_routed.pb -rpx k7325t_ddr3_1066_golden_drc_routed.rpx
Command: report_drc -file k7325t_ddr3_1066_golden_drc_routed.rpt -pb k7325t_ddr3_1066_golden_drc_routed.pb -rpx k7325t_ddr3_1066_golden_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/K325667/kintex7_2020_dev_board-master/kintex7_2020_dev_board-master/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden.runs/impl_1/k7325t_ddr3_1066_golden_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2165.219 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file k7325t_ddr3_1066_golden_methodology_drc_routed.rpt -pb k7325t_ddr3_1066_golden_methodology_drc_routed.pb -rpx k7325t_ddr3_1066_golden_methodology_drc_routed.rpx
Command: report_methodology -file k7325t_ddr3_1066_golden_methodology_drc_routed.rpt -pb k7325t_ddr3_1066_golden_methodology_drc_routed.pb -rpx k7325t_ddr3_1066_golden_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/K325667/kintex7_2020_dev_board-master/kintex7_2020_dev_board-master/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden.runs/impl_1/k7325t_ddr3_1066_golden_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.613 ; gain = 59.395
INFO: [runtcl-4] Executing : report_power -file k7325t_ddr3_1066_golden_power_routed.rpt -pb k7325t_ddr3_1066_golden_power_summary_routed.pb -rpx k7325t_ddr3_1066_golden_power_routed.rpx
Command: report_power -file k7325t_ddr3_1066_golden_power_routed.rpt -pb k7325t_ddr3_1066_golden_power_summary_routed.pb -rpx k7325t_ddr3_1066_golden_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2229.160 ; gain = 4.547
INFO: [runtcl-4] Executing : report_route_status -file k7325t_ddr3_1066_golden_route_status.rpt -pb k7325t_ddr3_1066_golden_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file k7325t_ddr3_1066_golden_timing_summary_routed.rpt -pb k7325t_ddr3_1066_golden_timing_summary_routed.pb -rpx k7325t_ddr3_1066_golden_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file k7325t_ddr3_1066_golden_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file k7325t_ddr3_1066_golden_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file k7325t_ddr3_1066_golden_bus_skew_routed.rpt -pb k7325t_ddr3_1066_golden_bus_skew_routed.pb -rpx k7325t_ddr3_1066_golden_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force k7325t_ddr3_1066_golden.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal ddr_inst0/u_ddr_mig/u_ddr3_infrastructure/pll_clk3_out on the ddr_inst0/u_ddr_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of ddr_inst0/u_ddr_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 73601664 bits.
Writing bitstream ./k7325t_ddr3_1066_golden.bit...
Writing bitstream ./k7325t_ddr3_1066_golden.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'F:/K325667/kintex7_2020_dev_board-master/kintex7_2020_dev_board-master/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Sep 11 07:28:30 2020. For additional details about this file, please refer to the WebTalk help file at D:/2019/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 2781.926 ; gain = 548.781
INFO: [Common 17-206] Exiting Vivado at Fri Sep 11 07:28:31 2020...
