

================================================================
== Vitis HLS Report for 'DoCompute_Loop_VITIS_LOOP_300_3_proc18'
================================================================
* Date:           Thu May 29 09:37:10 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                            |                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                  Instance                                  |                              Module                              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3_fu_50  |DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     132|    234|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     138|    301|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                  Instance                                  |                              Module                              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3_fu_50  |DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3  |        0|   0|  132|  234|    0|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                       |                                                                  |        0|   0|  132|  234|    0|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  20|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |inter9_write                  |   9|          2|    1|          2|
    |real_start                    |   9|          2|    1|          2|
    |totalIters_16_loc_c138_blk_n  |   9|          2|    1|          2|
    |wa_out_m_buffer_2_read        |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  65|         14|    6|         14|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                           Name                                          | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                |  3|   0|    3|          0|
    |ap_done_reg                                                                              |  1|   0|    1|          0|
    |grp_DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3_fu_50_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                                           |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                    |  6|   0|    6|          0|
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc18|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc18|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc18|  return value|
|start_full_n                           |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc18|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc18|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc18|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc18|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc18|  return value|
|start_out                              |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc18|  return value|
|start_write                            |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc18|  return value|
|p_read                                 |   in|   32|     ap_none|                                  p_read|        scalar|
|wa_out_m_buffer_2_dout                 |   in|    1|     ap_fifo|                       wa_out_m_buffer_2|       pointer|
|wa_out_m_buffer_2_num_data_valid       |   in|    3|     ap_fifo|                       wa_out_m_buffer_2|       pointer|
|wa_out_m_buffer_2_fifo_cap             |   in|    3|     ap_fifo|                       wa_out_m_buffer_2|       pointer|
|wa_out_m_buffer_2_empty_n              |   in|    1|     ap_fifo|                       wa_out_m_buffer_2|       pointer|
|wa_out_m_buffer_2_read                 |  out|    1|     ap_fifo|                       wa_out_m_buffer_2|       pointer|
|inter9_din                             |  out|   64|     ap_fifo|                                  inter9|       pointer|
|inter9_num_data_valid                  |   in|    8|     ap_fifo|                                  inter9|       pointer|
|inter9_fifo_cap                        |   in|    8|     ap_fifo|                                  inter9|       pointer|
|inter9_full_n                          |   in|    1|     ap_fifo|                                  inter9|       pointer|
|inter9_write                           |  out|    1|     ap_fifo|                                  inter9|       pointer|
|totalIters_16_loc_c138_din             |  out|   32|     ap_fifo|                  totalIters_16_loc_c138|       pointer|
|totalIters_16_loc_c138_num_data_valid  |   in|    3|     ap_fifo|                  totalIters_16_loc_c138|       pointer|
|totalIters_16_loc_c138_fifo_cap        |   in|    3|     ap_fifo|                  totalIters_16_loc_c138|       pointer|
|totalIters_16_loc_c138_full_n          |   in|    1|     ap_fifo|                  totalIters_16_loc_c138|       pointer|
|totalIters_16_loc_c138_write           |  out|    1|     ap_fifo|                  totalIters_16_loc_c138|       pointer|
+---------------------------------------+-----+-----+------------+----------------------------------------+--------------+

