`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2018/05/25 21:56:11
// Design Name: 
// Module Name: DataMemory
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module DataMemory(CLK, RD, WR, DAddr, DataIn, DataOut);
input [31:0] DAddr,DataIn;
input CLK,RD, WR;
output [31:0] DataOut;

reg [7:0] memory[0:60];

integer i;
initial begin
    for(i=0;i<60;i=i+1)
        begin
            memory[i]=0;
        end
end

assign DataOut[7:0] = (RD==1)?memory[DAddr+3]:8'bz;
assign DataOut[15:8] = (RD==1)?memory[DAddr+2]:8'bz;
assign DataOut[23:16] = (RD==1)?memory[DAddr+1]:8'bz;
assign DataOut[31:24] = (RD == 1)?memory[DAddr]:8'bz;

//����MIPS�洢�����ô���ֽ�Ѱַ����˴洢����λ���ڵ�λ�����������棬�����ĵ�ַ���4���ֽ�
always @(negedge CLK)
begin
    if (WR==1) begin
        memory[DAddr]<=DataIn[31:24];
        memory[DAddr+1]<= DataIn[23:16];
        memory[DAddr+2]<=DataIn[15:8];
        memory[DAddr+3]<=DataIn[7:0];
        end
end

endmodule
