{
	"finish__design__instance__count__class:antenna_cell": 4,
	"finish__design__instance__area__class:antenna_cell": 22.5792,
	"finish__design__instance__count__class:buffer": 21,
	"finish__design__instance__area__class:buffer": 1270.08,
	"finish__design__instance__count__class:clock_buffer": 25,
	"finish__design__instance__area__class:clock_buffer": 3629.61,
	"finish__design__instance__count__class:timing_repair_buffer": 31,
	"finish__design__instance__area__class:timing_repair_buffer": 2336.95,
	"finish__design__instance__count__class:inverter": 6,
	"finish__design__instance__area__class:inverter": 101.606,
	"finish__design__instance__count__class:clock_inverter": 7,
	"finish__design__instance__area__class:clock_inverter": 214.502,
	"finish__design__instance__count__class:sequential_cell": 150,
	"finish__design__instance__area__class:sequential_cell": 14462,
	"finish__design__instance__count__class:multi_input_combinational_cell": 431,
	"finish__design__instance__area__class:multi_input_combinational_cell": 18179.1,
	"finish__design__instance__count": 675,
	"finish__design__instance__area": 40216.4,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.8023,
	"finish__clock__skew__setup": 0.00724498,
	"finish__clock__skew__hold": 0.00724498,
	"finish__timing__drv__max_slew_limit": 0.698046,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.904975,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0587779,
	"finish__power__switching__total": 0.0152671,
	"finish__power__leakage__total": 3.32625e-06,
	"finish__power__total": 0.0740484,
	"finish__design__io": 30,
	"finish__design__die__area": 6.15968e+06,
	"finish__design__core__area": 6.13632e+06,
	"finish__design__instance__count": 7573,
	"finish__design__instance__area": 79154.2,
	"finish__design__instance__count__stdcell": 7573,
	"finish__design__instance__area__stdcell": 79154.2,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0128993,
	"finish__design__instance__utilization__stdcell": 0.0128993,
	"finish__design__rows": 491,
	"finish__design__rows:GF018hv5v_green_sc9": 491,
	"finish__design__sites": 2174148,
	"finish__design__sites:GF018hv5v_green_sc9": 2174148,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}