#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 19 23:01:03 2022
# Process ID: 11084
# Current directory: D:/Courses/COD/CPU_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6708 D:\Courses\COD\CPU_2\CPU_2.xpr
# Log file: D:/Courses/COD/CPU_2/vivado.log
# Journal file: D:/Courses/COD/CPU_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Courses/COD/CPU_2/CPU_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/product/vivado2019.2/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 775.484 ; gain = 129.336
update_compile_order -fileset sources_1
reset_run I_mem_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem_1/D_mem.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'I_mem'...
[Thu May 19 23:09:08 2022] Launched I_mem_synth_1, synth_1...
Run output will be captured here:
I_mem_synth_1: D:/Courses/COD/CPU_2/CPU_2.runs/I_mem_synth_1/runme.log
synth_1: D:/Courses/COD/CPU_2/CPU_2.runs/synth_1/runme.log
[Thu May 19 23:09:08 2022] Launched impl_1...
Run output will be captured here: D:/Courses/COD/CPU_2/CPU_2.runs/impl_1/runme.log
generate_target Simulation [get_files D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem/I_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'I_mem'...
export_ip_user_files -of_objects [get_files D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem/I_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem/I_mem.xci] -directory D:/Courses/COD/CPU_2/CPU_2.ip_user_files/sim_scripts -ip_user_files_dir D:/Courses/COD/CPU_2/CPU_2.ip_user_files -ipstatic_source_dir D:/Courses/COD/CPU_2/CPU_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Courses/COD/CPU_2/CPU_2.cache/compile_simlib/modelsim} {questa=D:/Courses/COD/CPU_2/CPU_2.cache/compile_simlib/questa} {riviera=D:/Courses/COD/CPU_2/CPU_2.cache/compile_simlib/riviera} {activehdl=D:/Courses/COD/CPU_2/CPU_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/product/vivado2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim/I_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim/i.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem_1/sim/D_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem/sim/I_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/PCregister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCregister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Segment_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegmentRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/PDU_PL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PDU_PL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim'
"xelab -wto 2b5c652bcde54ceba383801e648fa955 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/product/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2b5c652bcde54ceba383801e648fa955 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PDU_PL
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.PCregister
Compiling module xil_defaultlib.add
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.I_mem
Compiling module xil_defaultlib.SegmentRegister
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.D_mem
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 110.406 ; gain = 17.949
INFO: [Common 17-206] Exiting Webtalk at Thu May 19 23:17:39 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 867.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 869.227 ; gain = 0.152
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 869.227 ; gain = 1.902
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1161.930 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/product/vivado2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim/I_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim/i.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim'
"xelab -wto 2b5c652bcde54ceba383801e648fa955 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/product/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2b5c652bcde54ceba383801e648fa955 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Courses/COD/CPU_2/CPU_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.930 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Courses/COD/CPU_2/CPU_2.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem_1/D_mem.xci' is already up-to-date
[Thu May 19 23:20:49 2022] Launched synth_1...
Run output will be captured here: D:/Courses/COD/CPU_2/CPU_2.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1543.980 ; gain = 227.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PDU_PL' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/pdu_pl.v:1]
INFO: [Synth 8-226] default block is never used [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/pdu_pl.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_2r_reg' and it is trimmed from '5' to '2' bits. [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/pdu_pl.v:78]
INFO: [Synth 8-6155] done synthesizing module 'PDU_PL' (1#1) [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/pdu_pl.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpu_pl' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/cpu_pl.v:22]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/mux2.v:1]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCregister' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/PCregister.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCregister' (3#1) [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/PCregister.v:23]
INFO: [Synth 8-6157] synthesizing module 'add' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/add.v:1]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'add' (4#1) [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/add.v:1]
INFO: [Synth 8-6157] synthesizing module 'I_mem' [D:/Courses/COD/CPU_2/.Xil/Vivado-11084-LAPTOP-47V1HNQK/realtime/I_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I_mem' (5#1) [D:/Courses/COD/CPU_2/.Xil/Vivado-11084-LAPTOP-47V1HNQK/realtime/I_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'SegmentRegister' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Segment_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SegmentRegister' (6#1) [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Segment_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/register.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (7#1) [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'Imm' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/imm.v:23]
	Parameter ADDI bound to: 7'b0010011 
	Parameter ADD bound to: 7'b0110011 
	Parameter JAL bound to: 7'b1101111 
	Parameter BEQ bound to: 7'b1100011 
	Parameter LW bound to: 7'b0000011 
	Parameter SW bound to: 7'b0100011 
INFO: [Synth 8-6155] done synthesizing module 'Imm' (8#1) [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/imm.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/control.v:23]
	Parameter ADDI bound to: 7'b0010011 
	Parameter ADD bound to: 7'b0110011 
	Parameter JAL bound to: 7'b1101111 
	Parameter BEQ bound to: 7'b1100011 
	Parameter LW bound to: 7'b0000011 
	Parameter SW bound to: 7'b0100011 
INFO: [Synth 8-6155] done synthesizing module 'control' (9#1) [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Detection_Unit' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/hazard_detection_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Detection_Unit' (10#1) [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/hazard_detection_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/mux3.v:1]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (11#1) [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/mux3.v:1]
INFO: [Synth 8-6157] synthesizing module 'Forwarding_Unit' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/forwarding_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding_Unit' (12#1) [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/forwarding_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/alu.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (13#1) [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'D_mem' [D:/Courses/COD/CPU_2/.Xil/Vivado-11084-LAPTOP-47V1HNQK/realtime/D_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'D_mem' (14#1) [D:/Courses/COD/CPU_2/.Xil/Vivado-11084-LAPTOP-47V1HNQK/realtime/D_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_pl' (15#1) [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/cpu_pl.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top' (16#1) [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1592.266 ; gain = 275.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1603.477 ; gain = 286.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1603.477 ; gain = 286.773
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem/I_mem.dcp' for cell 'top_cpu/Imem'
INFO: [Project 1-454] Reading design checkpoint 'd:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem_1/D_mem.dcp' for cell 'top_cpu/Dmem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1621.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Courses/COD/CPU_2/CPU_2.srcs/constrs_1/top.xdc]
Finished Parsing XDC File [D:/Courses/COD/CPU_2/CPU_2.srcs/constrs_1/top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1735.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1814.645 ; gain = 497.941
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1814.645 ; gain = 652.715
write_schematic -format pdf -orientation portrait C:/Users/HUAWEI/Desktop/schematic.pdf
C:/Users/HUAWEI/Desktop/schematic.pdf
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem_1/D_mem.dcp' for cell 'top_cpu/Dmem'
INFO: [Project 1-454] Reading design checkpoint 'd:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem/I_mem.dcp' for cell 'top_cpu/Imem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1920.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Courses/COD/CPU_2/CPU_2.srcs/constrs_1/top.xdc]
Finished Parsing XDC File [D:/Courses/COD/CPU_2/CPU_2.srcs/constrs_1/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1966.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 114 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2220.730 ; gain = 315.027
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem_1/D_mem.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2900.254 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2900.254 ; gain = 0.000
[Thu May 19 23:30:40 2022] Launched impl_1...
Run output will be captured here: D:/Courses/COD/CPU_2/CPU_2.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2900.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 2900.254 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 2900.254 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2900.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 114 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances

reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem_1/D_mem.xci' is already up-to-date
[Thu May 19 23:42:15 2022] Launched impl_1...
Run output will be captured here: D:/Courses/COD/CPU_2/CPU_2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 19 23:50:12 2022...
