{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637366304815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637366304815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 18:58:24 2021 " "Processing started: Fri Nov 19 18:58:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637366304815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366304815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pc5 -c pc5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pc5 -c pc5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366304815 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1637366305160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_test.v 0 0 " "Found 0 design units, including 0 entities, in source file skeleton_test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtender " "Found entity 1: signExtender" {  } { { "signExtender.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/signExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314084 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(28) " "Verilog HDL warning at regfile.v(28): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637366314084 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(29) " "Verilog HDL warning at regfile.v(29): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637366314084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/processor.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_5bit " "Found entity 1: mux_2_5bit" {  } { { "mux_2_5bit.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/mux_2_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1bit " "Found entity 1: mux_2_1bit" {  } { { "mux_2_1bit.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/mux_2_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqby2.v 1 1 " "Found 1 design units, including 1 entities, in source file freqby2.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqBy2 " "Found entity 1: freqBy2" {  } { { "freqBy2.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/freqBy2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_tb " "Found entity 1: basic_tb" {  } { { "basic_tb.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/basic_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv4.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkDiv4 " "Found entity 1: clkDiv4" {  } { { "clkDiv4.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/clkDiv4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314104 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "proc_ basic_tb.v(20) " "Verilog HDL Implicit Net warning at basic_tb.v(20): created implicit net for \"proc_\"" {  } { { "basic_tb.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/basic_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366314104 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "skeleton.v(26) " "Verilog HDL Instantiation warning at skeleton.v(26): instance has no name" {  } { { "skeleton.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1637366314104 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "skeleton.v(27) " "Verilog HDL Instantiation warning at skeleton.v(27): instance has no name" {  } { { "skeleton.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1637366314104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637366314164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDiv4 clkDiv4:comb_3 " "Elaborating entity \"clkDiv4\" for hierarchy \"clkDiv4:comb_3\"" {  } { { "skeleton.v" "comb_3" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366314174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 clkDiv4.v(16) " "Verilog HDL assignment warning at clkDiv4.v(16): truncated value with size 3 to match size of target (2)" {  } { { "clkDiv4.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/clkDiv4.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637366314174 "|skeleton|clkDiv4:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clkDiv4.v(30) " "Verilog HDL assignment warning at clkDiv4.v(30): truncated value with size 32 to match size of target (2)" {  } { { "clkDiv4.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/clkDiv4.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637366314174 "|skeleton|clkDiv4:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqBy2 freqBy2:comb_4 " "Elaborating entity \"freqBy2\" for hierarchy \"freqBy2:comb_4\"" {  } { { "skeleton.v" "comb_4" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366314174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366314174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366314224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366314224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_outputs/basicTestCases.mif " "Parameter \"init_file\" = \"./mif_outputs/basicTestCases.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314224 ""}  } { { "imem.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637366314224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ahb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ahb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ahb1 " "Found entity 1: altsyncram_ahb1" {  } { { "db/altsyncram_ahb1.tdf" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/db/altsyncram_ahb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ahb1 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_ahb1:auto_generated " "Elaborating entity \"altsyncram_ahb1\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_ahb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366314274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366314364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366314384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366314384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637366314384 ""}  } { { "dmem.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637366314384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0jf1 " "Found entity 1: altsyncram_0jf1" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/db/altsyncram_0jf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637366314424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366314424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0jf1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated " "Elaborating entity \"altsyncram_0jf1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366314424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366314434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/skeleton.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366314434 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neq processor.v(104) " "Verilog HDL or VHDL warning at processor.v(104): object \"neq\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/processor.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637366314434 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lt processor.v(104) " "Verilog HDL or VHDL warning at processor.v(104): object \"lt\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/processor.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637366314434 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 processor.v(154) " "Verilog HDL assignment warning at processor.v(154): truncated value with size 32 to match size of target (12)" {  } { { "processor.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/processor.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637366314434 "|skeleton|processor:my_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:alu1\"" {  } { { "processor.v" "alu1" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/processor.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366314444 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(25) " "Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/alu.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637366314444 "|skeleton_test|skeleton:student_skeleton|processor:my_processor|alu:alu1"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[31\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[30\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[29\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[28\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[27\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[26\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[25\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[24\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[23\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[22\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[21\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[20\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[19\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[18\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[17\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[16\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[15\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[14\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[13\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[12\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[11\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[10\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[9\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[8\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[7\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[6\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[5\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[4\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[3\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[2\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[1\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegA\[0\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegA\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[31\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[30\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[29\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[28\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[27\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[26\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[25\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[24\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[23\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[22\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[21\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[20\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[19\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[18\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[17\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[16\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[15\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[14\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[13\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[12\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[11\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[10\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[9\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[8\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[7\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[6\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[5\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[4\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[3\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[2\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[1\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile:my_regfile\|data_readRegB\[0\] " "Converted tri-state buffer \"regfile:my_regfile\|data_readRegB\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1637366314844 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1637366314844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637366320396 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/output_files/pc5.map.smsg " "Generated suppressed messages file C:/Users/Suryansh Jain/Desktop/Duke ECE/Semester 1/ECE 550D/Project Checkpoints/Project Checkpoint 5 with Git/output_files/pc5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366324245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637366324505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637366324505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3278 " "Implemented 3278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637366324715 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637366324715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3159 " "Implemented 3159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637366324715 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637366324715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637366324715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637366324745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 18:58:44 2021 " "Processing ended: Fri Nov 19 18:58:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637366324745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637366324745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637366324745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637366324745 ""}
