// Seed: 3426437274
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign #id_15 id_3 = id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input uwire id_2,
    output supply1 id_3
    , id_26,
    output tri id_4,
    input uwire id_5,
    input tri0 id_6,
    output wire id_7,
    input uwire id_8,
    input wire id_9,
    input wand id_10,
    input tri id_11,
    input uwire id_12,
    input uwire id_13,
    input tri1 id_14,
    input wor id_15,
    output tri0 id_16,
    input uwire id_17,
    output tri1 id_18,
    output uwire id_19,
    input tri1 id_20,
    input supply0 id_21,
    output wire id_22,
    input wor id_23,
    input tri0 id_24
);
  assign id_16 = 1;
  module_0(
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
endmodule
