Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Oct 16 14:01:13 2023
| Host         : DESKTOP-36HDTMR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file D:/Documents/SoC/lab/lab3/vivado/lab3/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.767        0.000                      0                  925        0.132        0.000                      0                  925        7.000        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            1.767        0.000                      0                  665        0.132        0.000                      0                  665        7.000        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                11.903        0.000                      0                  260        1.982        0.000                      0                  260  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.096ns  (logic 8.684ns (66.308%)  route 4.412ns (33.692%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.673    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.004 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.622    sum_r_reg[27]_i_7_n_4
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.929 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.929    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.305 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.305    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.636 r  sum_r_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    15.254    sum_r_reg[31]_i_3_n_4
                                                                      r  sum_r[31]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    15.553 r  sum_r[31]_i_2/O
                         net (fo=1, unplaced)         0.000    15.553    sum_w[31]
                         FDCE                                         r  sum_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[31]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[31]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.553    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.979ns  (logic 8.567ns (66.004%)  route 4.412ns (33.996%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.887 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.505    sum_r_reg[23]_i_7_n_4
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.812 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.812    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.188 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.188    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.519 r  sum_r_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    15.137    sum_r_reg[27]_i_2_n_4
                                                                      r  sum_r[27]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    15.436 r  sum_r[27]_i_1/O
                         net (fo=1, unplaced)         0.000    15.436    sum_w[27]
                         FDCE                                         r  sum_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[27]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[27]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.436    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.849ns  (logic 8.603ns (66.952%)  route 4.246ns (33.048%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.673    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.004 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.622    sum_r_reg[27]_i_7_n_4
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.929 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.929    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.305 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.305    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.561 r  sum_r_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    15.013    sum_r_reg[31]_i_3_n_5
                                                                      r  sum_r[30]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    15.306 r  sum_r[30]_i_1/O
                         net (fo=1, unplaced)         0.000    15.306    sum_w[30]
                         FDCE                                         r  sum_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[30]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[30]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.306    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.803ns  (logic 8.697ns (67.927%)  route 4.106ns (32.073%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.673    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.004 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.622    sum_r_reg[27]_i_7_n_4
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.929 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.929    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.305 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.305    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.642 r  sum_r_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    14.954    sum_r_reg[31]_i_3_n_6
                                                                      r  sum_r[29]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    15.260 r  sum_r[29]_i_1/O
                         net (fo=1, unplaced)         0.000    15.260    sum_w[29]
                         FDCE                                         r  sum_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[29]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[29]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.260    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.749ns  (logic 8.346ns (65.462%)  route 4.403ns (34.538%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.657 r  sum_r_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.275    sum_r_reg[19]_i_7_n_4
                                                                      r  sum_r[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.582 r  sum_r[19]_i_3/O
                         net (fo=1, unplaced)         0.000    13.582    sum_r[19]_i_3_n_0
                                                                      r  sum_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.958 r  sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.958    sum_r_reg[19]_i_2_n_0
                                                                      r  sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.289 r  sum_r_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    14.907    sum_r_reg[23]_i_2_n_4
                                                                      r  sum_r[23]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    15.206 r  sum_r[23]_i_1/O
                         net (fo=1, unplaced)         0.000    15.206    sum_w[23]
                         FDCE                                         r  sum_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[23]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[23]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.206    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.732ns  (logic 8.486ns (66.649%)  route 4.246ns (33.351%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.887 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.505    sum_r_reg[23]_i_7_n_4
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.812 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.812    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.188 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.188    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.444 r  sum_r_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    14.896    sum_r_reg[27]_i_2_n_5
                                                                      r  sum_r[26]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    15.189 r  sum_r[26]_i_1/O
                         net (fo=1, unplaced)         0.000    15.189    sum_w[26]
                         FDCE                                         r  sum_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[26]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[26]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.189    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.686ns  (logic 8.580ns (67.631%)  route 4.106ns (32.369%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.887 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.505    sum_r_reg[23]_i_7_n_4
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.812 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.812    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.188 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.188    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.525 r  sum_r_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    14.837    sum_r_reg[27]_i_2_n_6
                                                                      r  sum_r[25]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    15.143 r  sum_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000    15.143    sum_w[25]
                         FDCE                                         r  sum_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[25]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[25]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.143    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.686ns  (logic 8.581ns (67.639%)  route 4.105ns (32.361%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.673    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.004 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.622    sum_r_reg[27]_i_7_n_4
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.929 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.929    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.305 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.305    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.537 r  sum_r_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    14.848    sum_r_reg[31]_i_3_n_7
                                                                      r  sum_r[28]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    15.143 r  sum_r[28]_i_1/O
                         net (fo=1, unplaced)         0.000    15.143    sum_w[28]
                         FDCE                                         r  sum_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[28]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[28]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.143    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.569ns  (logic 8.464ns (67.338%)  route 4.105ns (32.662%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.547 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.556    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.887 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.505    sum_r_reg[23]_i_7_n_4
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.812 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.812    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.188 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.188    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.420 r  sum_r_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    14.731    sum_r_reg[27]_i_2_n_7
                                                                      r  sum_r[24]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    15.026 r  sum_r[24]_i_1/O
                         net (fo=1, unplaced)         0.000    15.026    sum_w[24]
                         FDCE                                         r  sum_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[24]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[24]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 tap_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sum_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 8.273ns (66.129%)  route 4.237ns (33.871%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[5]/Q
                         net (fo=5, unplaced)         0.993     3.927    tap_A_OBUF[5]
                                                                      r  sum_w1_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  sum_w1_i_18/O
                         net (fo=32, unplaced)        0.520     4.742    sum_w1_i_18_n_0
                                                                      r  sum_w1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  sum_w1_i_1/O
                         net (fo=2, unplaced)         0.800     5.666    sum_w1_i_1_n_0
                                                                      r  sum_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.517 r  sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.572    sum_w1__0_n_106
                                                                      r  sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.090 r  sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.890    sum_w1__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.014    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.657 r  sum_r_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.275    sum_r_reg[19]_i_7_n_4
                                                                      r  sum_r[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.582 r  sum_r[19]_i_3/O
                         net (fo=1, unplaced)         0.000    13.582    sum_r[19]_i_3_n_0
                                                                      r  sum_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.958 r  sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.958    sum_r_reg[19]_i_2_n_0
                                                                      r  sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.214 r  sum_r_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    14.666    sum_r_reg[23]_i_2_n_5
                                                                      r  sum_r[22]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    14.967 r  sum_r[22]_i_1/O
                         net (fo=1, unplaced)         0.000    14.967    sum_w[22]
                         FDCE                                         r  sum_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[22]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.044    17.320    sum_r_reg[22]
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                         -14.967    
  -------------------------------------------------------------------
                         slack                                  2.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[10]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[10]
                                                                      r  data_len_r[10]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[10]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[10]
                         FDCE                                         r  data_len_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[11]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[11]
                                                                      r  data_len_r[11]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[11]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[11]
                         FDCE                                         r  data_len_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[12]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[12]
                                                                      r  data_len_r[12]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[12]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[12]
                         FDCE                                         r  data_len_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[13]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[13]
                                                                      r  data_len_r[13]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[13]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[13]
                         FDCE                                         r  data_len_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[14]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[14]
                                                                      r  data_len_r[14]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[14]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[14]
                         FDCE                                         r  data_len_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[15]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[15]
                                                                      r  data_len_r[15]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[15]_i_2/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[15]
                         FDCE                                         r  data_len_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[1]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[1]
                                                                      r  data_len_r[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[1]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[1]
                         FDCE                                         r  data_len_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[2]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[2]
                                                                      r  data_len_r[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[2]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[2]
                         FDCE                                         r  data_len_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[3]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[3]
                                                                      r  data_len_r[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[3]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[3]
                         FDCE                                         r  data_len_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wdata_last_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_len_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  wdata_last_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  wdata_last_r_reg[4]/Q
                         net (fo=1, unplaced)         0.131     0.956    wdata_last_r[4]
                                                                      r  data_len_r[4]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  data_len_r[4]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    p_1_in[4]
                         FDCE                                         r  data_len_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_len_r_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_len_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               ap_done_r_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         15.000      14.000               ap_idle_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               ap_start_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               arready_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               awaddr_get_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               awaddr_last_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               awaddr_last_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               awaddr_last_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000               awaddr_last_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000                ap_done_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000                ap_done_r_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         7.500       7.000                ap_idle_r_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         7.500       7.000                ap_idle_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000                ap_start_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000                ap_start_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000                arready_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000                arready_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000                awaddr_get_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000                awaddr_get_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000                ap_done_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000                ap_done_r_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         7.500       7.000                ap_idle_r_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         7.500       7.000                ap_idle_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000                ap_start_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000                ap_start_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000                arready_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000                arready_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000                awaddr_get_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000                awaddr_get_r_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.982ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.903ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            ap_idle_r_reg/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.900     4.795    wdata_get_r_i_2_n_0
                         FDPE                                         f  ap_idle_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_r_reg/C
                         clock pessimism              0.000    17.128    
                         clock uncertainty           -0.035    17.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    16.698    ap_idle_r_reg
  -------------------------------------------------------------------
                         required time                         16.698    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                 11.903    

Slack (MET) :             11.945ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            ap_done_r_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.900     4.795    wdata_get_r_i_2_n_0
                         FDCE                                         f  ap_done_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_r_reg/C
                         clock pessimism              0.000    17.128    
                         clock uncertainty           -0.035    17.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    16.740    ap_done_r_reg
  -------------------------------------------------------------------
                         required time                         16.740    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                 11.945    

Slack (MET) :             11.945ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            ap_start_r_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.900     4.795    wdata_get_r_i_2_n_0
                         FDCE                                         f  ap_start_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_start_r_reg/C
                         clock pessimism              0.000    17.128    
                         clock uncertainty           -0.035    17.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    16.740    ap_start_r_reg
  -------------------------------------------------------------------
                         required time                         16.740    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                 11.945    

Slack (MET) :             11.945ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            arready_r_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.900     4.795    wdata_get_r_i_2_n_0
                         FDCE                                         f  arready_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_r_reg/C
                         clock pessimism              0.000    17.128    
                         clock uncertainty           -0.035    17.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    16.740    arready_r_reg
  -------------------------------------------------------------------
                         required time                         16.740    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                 11.945    

Slack (MET) :             11.945ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            awaddr_get_r_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.900     4.795    wdata_get_r_i_2_n_0
                         FDCE                                         f  awaddr_get_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_get_r_reg/C
                         clock pessimism              0.000    17.128    
                         clock uncertainty           -0.035    17.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    16.740    awaddr_get_r_reg
  -------------------------------------------------------------------
                         required time                         16.740    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                 11.945    

Slack (MET) :             11.945ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            awaddr_last_r_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.900     4.795    wdata_get_r_i_2_n_0
                         FDCE                                         f  awaddr_last_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[0]/C
                         clock pessimism              0.000    17.128    
                         clock uncertainty           -0.035    17.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    16.740    awaddr_last_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.740    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                 11.945    

Slack (MET) :             11.945ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            awaddr_last_r_reg[1]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.900     4.795    wdata_get_r_i_2_n_0
                         FDCE                                         f  awaddr_last_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[1]/C
                         clock pessimism              0.000    17.128    
                         clock uncertainty           -0.035    17.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    16.740    awaddr_last_r_reg[1]
  -------------------------------------------------------------------
                         required time                         16.740    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                 11.945    

Slack (MET) :             11.945ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            awaddr_last_r_reg[2]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.900     4.795    wdata_get_r_i_2_n_0
                         FDCE                                         f  awaddr_last_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[2]/C
                         clock pessimism              0.000    17.128    
                         clock uncertainty           -0.035    17.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    16.740    awaddr_last_r_reg[2]
  -------------------------------------------------------------------
                         required time                         16.740    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                 11.945    

Slack (MET) :             11.945ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            awaddr_last_r_reg[3]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.900     4.795    wdata_get_r_i_2_n_0
                         FDCE                                         f  awaddr_last_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[3]/C
                         clock pessimism              0.000    17.128    
                         clock uncertainty           -0.035    17.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    16.740    awaddr_last_r_reg[3]
  -------------------------------------------------------------------
                         required time                         16.740    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                 11.945    

Slack (MET) :             11.945ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            awaddr_last_r_reg[4]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk rise@15.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.900     4.795    wdata_get_r_i_2_n_0
                         FDCE                                         f  awaddr_last_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[4]/C
                         clock pessimism              0.000    17.128    
                         clock uncertainty           -0.035    17.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    16.740    awaddr_last_r_reg[4]
  -------------------------------------------------------------------
                         required time                         16.740    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                 11.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            ap_done_r_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.379     2.962    wdata_get_r_i_2_n_0
                         FDCE                                         f  ap_done_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_r_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    ap_done_r_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            ap_start_r_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.379     2.962    wdata_get_r_i_2_n_0
                         FDCE                                         f  ap_start_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_start_r_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    ap_start_r_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            arready_r_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.379     2.962    wdata_get_r_i_2_n_0
                         FDCE                                         f  arready_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_r_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    arready_r_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            awaddr_get_r_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.379     2.962    wdata_get_r_i_2_n_0
                         FDCE                                         f  awaddr_get_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_get_r_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    awaddr_get_r_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            awaddr_last_r_reg[0]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.379     2.962    wdata_get_r_i_2_n_0
                         FDCE                                         f  awaddr_last_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    awaddr_last_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            awaddr_last_r_reg[1]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.379     2.962    wdata_get_r_i_2_n_0
                         FDCE                                         f  awaddr_last_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[1]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    awaddr_last_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            awaddr_last_r_reg[2]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.379     2.962    wdata_get_r_i_2_n_0
                         FDCE                                         f  awaddr_last_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[2]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    awaddr_last_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            awaddr_last_r_reg[3]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.379     2.962    wdata_get_r_i_2_n_0
                         FDCE                                         f  awaddr_last_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[3]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    awaddr_last_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            awaddr_last_r_reg[4]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.379     2.962    wdata_get_r_i_2_n_0
                         FDCE                                         f  awaddr_last_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[4]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    awaddr_last_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            awaddr_last_r_reg[5]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  wdata_get_r_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  wdata_get_r_i_2/O
                         net (fo=260, unplaced)       0.379     2.962    wdata_get_r_i_2_n_0
                         FDCE                                         f  awaddr_last_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_last_r_reg[5]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    awaddr_last_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    





