

================================================================
== Vivado HLS Report for 'bresenham'
================================================================
* Date:           Wed Aug 22 22:14:43 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lineAlgorithms
* Solution:       bresenham
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.774|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   380|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    48|
|Register         |        -|      -|    193|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|    193|   428|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|      1|     5|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |slope_error_new_2_fu_134_p2  |     +    |      0|  0|  39|          32|          32|
    |slope_error_new_fu_111_p2    |     +    |      0|  0|  32|          32|          32|
    |x_1_fu_175_p2                |     +    |      0|  0|  39|          32|           1|
    |y_2_fu_147_p2                |     +    |      0|  0|  39|          32|           1|
    |slope_error_new_3_fu_153_p2  |     -    |      0|  0|  39|          32|          32|
    |tmp_1_fu_105_p2              |     -    |      0|  0|  32|          32|          32|
    |tmp_3_fu_117_p2              |     -    |      0|  0|  39|          32|          32|
    |tmp_fu_94_p2                 |     -    |      0|  0|  39|          32|          32|
    |tmp_5_fu_129_p2              |   icmp   |      0|  0|  18|          32|          32|
    |slope_error_new_1_fu_158_p3  |  select  |      0|  0|  32|           1|          32|
    |y_1_fu_166_p3                |  select  |      0|  0|  32|           1|          32|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 380|         290|         290|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |slope_error_new1_reg_66  |   9|          2|   32|         64|
    |x_reg_75                 |   9|          2|   32|         64|
    |y_reg_85                 |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  48|         10|   97|        196|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |m_new_reg_201            |  31|   0|   32|          1|
    |slope_error_new1_reg_66  |  32|   0|   32|          0|
    |tmp_4_reg_211            |  31|   0|   32|          1|
    |tmp_reg_186              |  32|   0|   32|          0|
    |x_reg_75                 |  32|   0|   32|          0|
    |y_reg_85                 |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 193|   0|  195|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   bresenham  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   bresenham  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   bresenham  | return value |
|ap_done    | out |    1| ap_ctrl_hs |   bresenham  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   bresenham  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   bresenham  | return value |
|x0         |  in |   32|   ap_none  |      x0      |    scalar    |
|y0         |  in |   32|   ap_none  |      y0      |    scalar    |
|x1         |  in |   32|   ap_none  |      x1      |    scalar    |
|y1         |  in |   32|   ap_none  |      y1      |    scalar    |
|xp         | out |   32|   ap_vld   |      xp      |    pointer   |
|xp_ap_vld  | out |    1|   ap_vld   |      xp      |    pointer   |
|yp         | out |   32|   ap_vld   |      yp      |    pointer   |
|yp_ap_vld  | out |    1|   ap_vld   |      yp      |    pointer   |
+-----------+-----+-----+------------+--------------+--------------+

