==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe_ROM.cpp' ... 
WARNING: [HLS 207-903] extra tokens at end of #include directive: CONV_LAYER/conv.h:8:21
WARNING: [HLS 207-3891] the 'dim' option to 'Stream' pragma is not supported and will be ignored: CONV_LAYER/buf2pe_ROM.cpp:40:54
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:58:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:124:9
ERROR: [HLS 207-7] expected '}': CONV_LAYER/buf2pe_ROM.cpp:127:2
INFO: [HLS 207-66] to match this '{': CONV_LAYER/buf2pe_ROM.cpp:32:1
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe_ROM.cpp' ... 
WARNING: [HLS 207-903] extra tokens at end of #include directive: CONV_LAYER/conv.h:8:21
WARNING: [HLS 207-3891] the 'dim' option to 'Stream' pragma is not supported and will be ignored: CONV_LAYER/buf2pe_ROM.cpp:40:54
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:58:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:124:9
ERROR: [HLS 207-7] expected '}': CONV_LAYER/buf2pe_ROM.cpp:127:2
INFO: [HLS 207-66] to match this '{': CONV_LAYER/buf2pe_ROM.cpp:32:1
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe_ROM.cpp' ... 
WARNING: [HLS 207-903] extra tokens at end of #include directive: CONV_LAYER/conv.h:8:21
WARNING: [HLS 207-3891] the 'dim' option to 'Stream' pragma is not supported and will be ignored: CONV_LAYER/buf2pe_ROM.cpp:40:54
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:58:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:124:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'init_index_table(ap_uint<8>*)' (CONV_LAYER/buf2pe_ROM.cpp:23:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'init_index_table(ap_uint<8>*)' (CONV_LAYER/buf2pe_ROM.cpp:23:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:34:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:104:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:98:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:95:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:76:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:76:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:74:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:72:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:70:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:70:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:68:54)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:57:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:57:85)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:39:26)
WARNING: [HLS 214-182] Conflict with INTERFACE pragma: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe_ROM.cpp:32:44)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe_ROM.cpp:32:44)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe_ROM.cpp:33:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1031.590 ; gain = 912.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1031.590 ; gain = 912.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1031.590 ; gain = 912.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1031.590 ; gain = 912.758
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PIPELINE' (CONV_LAYER/buf2pe_ROM.cpp:49) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe_ROM.cpp:49) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_62_3' (CONV_LAYER/buf2pe_ROM.cpp:49) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:39) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pe_input_stream.V' (CONV_LAYER/buf2pe_ROM.cpp:31) .
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe_ROM.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe_ROM.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe_ROM.cpp:34) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe_ROM.cpp:69:33) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe_ROM.cpp:94:44) in function 'pe'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe_ROM.cpp:94:44) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe_ROM.cpp:94:44) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) in function 'pe'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1031.590 ; gain = 912.758
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_2' (CONV_LAYER/buf2pe_ROM.cpp:49:17) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (CONV_LAYER/buf2pe_ROM.cpp:49:17) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe_ROM.cpp:45:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1031.590 ; gain = 912.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_50_2_PIPELINE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('input_registers[1][3].V') on array 'input_buffers' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buffers'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.455 seconds; current allocated memory: 183.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 184.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/input_buffers' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pe' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Setting dangling out port 'pe/input_buffers_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pe/input_buffers_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pe/input_buffers_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pe/input_buffers_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 186.161 MB.
INFO: [RTMG 210-279] Implementing memory 'pe_index_table_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1031.590 ; gain = 912.758
INFO: [VHDL 208-304] Generating VHDL RTL for pe.
INFO: [VLOG 209-307] Generating Verilog RTL for pe.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 500.44 MHz
INFO: [HLS 200-112] Total elapsed time: 19.568 seconds; peak allocated memory: 186.161 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe_ROM.cpp' ... 
WARNING: [HLS 207-903] extra tokens at end of #include directive: CONV_LAYER/conv.h:8:21
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:68:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:134:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'init_index_table(ap_uint<8>*)' (CONV_LAYER/buf2pe_ROM.cpp:23:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'init_index_table(ap_uint<8>*)' (CONV_LAYER/buf2pe_ROM.cpp:23:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:36:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:114:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:108:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:105:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:86:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:86:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:84:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:82:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:80:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:80:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:78:54)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:67:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:67:85)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:44:26)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe_ROM.cpp:33:9)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (CONV_LAYER/buf2pe_ROM.cpp:32:44)
INFO: [HLS 214-178] Inlining function 'init_index_table(ap_uint<8>*)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:32:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1032.273 ; gain = 914.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1032.273 ; gain = 914.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1032.273 ; gain = 914.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1032.273 ; gain = 914.082
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_4' (CONV_LAYER/buf2pe_ROM.cpp:15) in function 'pe' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PIPELINE' (CONV_LAYER/buf2pe_ROM.cpp:58) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe_ROM.cpp:58) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_72_3' (CONV_LAYER/buf2pe_ROM.cpp:58) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:44) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pe_input_stream.V' (CONV_LAYER/buf2pe_ROM.cpp:31) .
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe_ROM.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_table'  in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe_ROM.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe_ROM.cpp:36) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:44) in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][0].V.V' (CONV_LAYER/buf2pe_ROM.cpp:44) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][1].V.V' (CONV_LAYER/buf2pe_ROM.cpp:44) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[0][2].V.V' (CONV_LAYER/buf2pe_ROM.cpp:44) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][0].V.V' (CONV_LAYER/buf2pe_ROM.cpp:44) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][1].V.V' (CONV_LAYER/buf2pe_ROM.cpp:44) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inner_fifos[1][2].V.V' (CONV_LAYER/buf2pe_ROM.cpp:44) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe_ROM.cpp:79:33) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe_ROM.cpp:104:44) in function 'pe'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe_ROM.cpp:104:44) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe_ROM.cpp:104:44) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) in function 'pe'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.273 ; gain = 914.082
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_2' (CONV_LAYER/buf2pe_ROM.cpp:58:17) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_1' (CONV_LAYER/buf2pe_ROM.cpp:58:17) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe_ROM.cpp:54:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.273 ; gain = 914.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln110) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_59_2_PIPELINE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('input_registers[1][3].V') on array 'input_buffers' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buffers'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 18.
WARNING: [HLS 200-871] Estimated clock period (3ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
WARNING: [HLS 200-1016] The critical path in module 'pe' consists of the following:	'add' operation of DSP[258] ('add_ln110', CONV_LAYER/buf2pe_ROM.cpp:110) [256]  (2 ns)
	'mul' operation of DSP[258] ('mul_ln78_1', CONV_LAYER/buf2pe_ROM.cpp:78) [258]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.423 seconds; current allocated memory: 185.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 187.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/input_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pe' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_1ns_10ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_964_8_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_5ns_7_11_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 191.211 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pe_urem_7ns_5ns_7_11_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'pe_mul_7ns_9ns_15_1_1_Multiplier_0'
INFO: [RTMG 210-279] Implementing memory 'pe_index_table_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pe_index_table_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pe_index_table_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pe_index_table_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pe_index_table_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pe_index_table_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pe_index_table_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pe_index_table_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pe_index_table_8_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(pe_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1032.273 ; gain = 914.082
INFO: [VHDL 208-304] Generating VHDL RTL for pe.
INFO: [VLOG 209-307] Generating Verilog RTL for pe.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 333.33 MHz
INFO: [HLS 200-112] Total elapsed time: 24.184 seconds; peak allocated memory: 191.211 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe_ROM.cpp' ... 
WARNING: [HLS 207-903] extra tokens at end of #include directive: CONV_LAYER/conv.h:8:21
WARNING: [HLS 207-3891] the 'dim' option to 'Stream' pragma is not supported and will be ignored: CONV_LAYER/buf2pe_ROM.cpp:40:54
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:60:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:126:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'init_index_table(ap_uint<8>*)' (CONV_LAYER/buf2pe_ROM.cpp:23:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'init_index_table(ap_uint<8>*)' (CONV_LAYER/buf2pe_ROM.cpp:23:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:33:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:106:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:100:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:97:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:78:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:78:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:76:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:74:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:72:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:72:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:70:54)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:59:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:59:85)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:39:26)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1031.785 ; gain = 912.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1031.785 ; gain = 912.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1031.785 ; gain = 912.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1031.785 ; gain = 912.840
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PIPELINE' (CONV_LAYER/buf2pe_ROM.cpp:50) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe_ROM.cpp:50) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_3' (CONV_LAYER/buf2pe_ROM.cpp:50) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe_ROM.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V.0' (CONV_LAYER/buf2pe_ROM.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V.1' (CONV_LAYER/buf2pe_ROM.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V.2' (CONV_LAYER/buf2pe_ROM.cpp:33) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:39) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pe_input_stream.V' (CONV_LAYER/buf2pe_ROM.cpp:31) .
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe_ROM.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe_ROM.cpp:71:33) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe_ROM.cpp:96:44) in function 'pe'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe_ROM.cpp:96:44) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) to (CONV_LAYER/buf2pe_ROM.cpp:96:44) in function 'pe'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167:9) in function 'pe'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1031.785 ; gain = 912.840
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (CONV_LAYER/buf2pe_ROM.cpp:50:17) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_1' (CONV_LAYER/buf2pe_ROM.cpp:50:17) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe_ROM.cpp:46:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1031.785 ; gain = 912.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_51_2_PIPELINE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('input_registers[1][3].V') on array 'input_buffers' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buffers'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.259 seconds; current allocated memory: 183.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 184.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/input_buffers' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_input_stream_V_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pe/pe_weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pe' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 185.857 MB.
INFO: [RTMG 210-279] Implementing memory 'pe_index_table_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(pe_fifo_w8_d6_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1031.785 ; gain = 912.840
INFO: [VHDL 208-304] Generating VHDL RTL for pe.
INFO: [VLOG 209-307] Generating Verilog RTL for pe.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 500.44 MHz
INFO: [HLS 200-112] Total elapsed time: 19.193 seconds; peak allocated memory: 185.857 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe_ROM.cpp' ... 
WARNING: [HLS 207-903] extra tokens at end of #include directive: CONV_LAYER/conv.h:8:21
WARNING: [HLS 207-3891] the 'dim' option to 'Stream' pragma is not supported and will be ignored: CONV_LAYER/buf2pe_ROM.cpp:47:60
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:67:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:133:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'init_index_table(ap_uint<8>*)' (CONV_LAYER/buf2pe_ROM.cpp:30:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'init_index_table(ap_uint<8>*)' (CONV_LAYER/buf2pe_ROM.cpp:30:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:40:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:113:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:107:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:104:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:85:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:85:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:83:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:81:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:79:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:79:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:77:54)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:66:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:66:85)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:46:26)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'top(hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:7:90)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1032.684 ; gain = 934.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1032.684 ; gain = 934.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1032.684 ; gain = 934.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1032.684 ; gain = 934.879
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PIPELINE' (CONV_LAYER/buf2pe_ROM.cpp:57) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe_ROM.cpp:57) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_71_3' (CONV_LAYER/buf2pe_ROM.cpp:57) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe_ROM.cpp:40) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V.0' (CONV_LAYER/buf2pe_ROM.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V.1' (CONV_LAYER/buf2pe_ROM.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V.2' (CONV_LAYER/buf2pe_ROM.cpp:40) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pe_input_stream.V' (CONV_LAYER/buf2pe_ROM.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:46) .
INFO: [XFORM 203-101] Partitioning array 'input_buffers.V' (CONV_LAYER/buf2pe_ROM.cpp:7) in dimension 1 with a block factor 9.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe_ROM.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:46) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (CONV_LAYER/buf2pe_ROM.cpp:78:33) to (CONV_LAYER/buf2pe_ROM.cpp:103:44) in function 'pe'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.684 ; gain = 934.879
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (CONV_LAYER/buf2pe_ROM.cpp:57:17) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (CONV_LAYER/buf2pe_ROM.cpp:57:17) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe_ROM.cpp:53:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffers[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.684 ; gain = 934.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_58_2_PIPELINE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('input_buffers_V_load_3') on array 'input_buffers_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_buffers_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.833 seconds; current allocated memory: 196.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 198.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 198.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 198.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_98_8_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_4ns_6_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 202.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 1.149 seconds; current allocated memory: 209.073 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_urem_6ns_4ns_6_10_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_6ns_8ns_13_1_1_Multiplier_0'
INFO: [RTMG 210-279] Implementing memory 'top_pe_index_table_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'top_input_buffers_0_V_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'top_input_buffers_1_V' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_input_buffers_1_V_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1032.684 ; gain = 934.879
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 461.47 MHz
INFO: [HLS 200-112] Total elapsed time: 23.293 seconds; peak allocated memory: 209.073 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe_ROM.cpp' ... 
WARNING: [HLS 207-903] extra tokens at end of #include directive: CONV_LAYER/conv.h:8:21
WARNING: [HLS 207-3891] the 'dim' option to 'Stream' pragma is not supported and will be ignored: CONV_LAYER/buf2pe_ROM.cpp:47:60
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:67:9
WARNING: [HLS 207-1017] unknown pragma ignored: CONV_LAYER/buf2pe_ROM.cpp:133:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'init_index_table(ap_uint<8>*)' (CONV_LAYER/buf2pe_ROM.cpp:30:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'init_index_table(ap_uint<8>*)' (CONV_LAYER/buf2pe_ROM.cpp:30:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read(ap_int<8>&)' into 'hls::stream<ap_int<8>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:40:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:113:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:107:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::write(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:104:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:85:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:85:91)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:83:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:81:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:79:63)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:79:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:77:54)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::operator=(ap_int<8> const&)' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:66:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::read()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:66:85)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<8>, 0>::stream()' into 'pe(ap_int<8>*, hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:46:26)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'top(hls::stream<ap_int<8>, 0>&, hls::stream<ap_int<8>, 0>*, hls::stream<ap_int<8>, 0>&)' (CONV_LAYER/buf2pe_ROM.cpp:7:90)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1032.375 ; gain = 918.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1032.375 ; gain = 918.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1032.375 ; gain = 918.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1032.375 ; gain = 918.098
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PIPELINE' (CONV_LAYER/buf2pe_ROM.cpp:57) in function 'pe' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CONCURRENT' (CONV_LAYER/buf2pe_ROM.cpp:57) in function 'pe' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_71_3' (CONV_LAYER/buf2pe_ROM.cpp:57) in function 'pe' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V' (CONV_LAYER/buf2pe_ROM.cpp:40) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V.0' (CONV_LAYER/buf2pe_ROM.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V.1' (CONV_LAYER/buf2pe_ROM.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_registers.V.2' (CONV_LAYER/buf2pe_ROM.cpp:40) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pe_input_stream.V' (CONV_LAYER/buf2pe_ROM.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:46) .
INFO: [XFORM 203-101] Partitioning array 'input_buffers.V' (CONV_LAYER/buf2pe_ROM.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_input_stream.V' (CONV_LAYER/buf2pe_ROM.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inner_fifos.V.V' (CONV_LAYER/buf2pe_ROM.cpp:46) in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'input_buffers.V' (CONV_LAYER/buf2pe_ROM.cpp:7) accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1032.375 ; gain = 918.098
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (CONV_LAYER/buf2pe_ROM.cpp:57:17) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (CONV_LAYER/buf2pe_ROM.cpp:57:17) in function 'pe'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (CONV_LAYER/buf2pe_ROM.cpp:53:14) in function 'pe'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_registers.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.375 ; gain = 918.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_VITIS_LOOP_58_2_PIPELINE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.729 seconds; current allocated memory: 229.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 236.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.289 seconds; current allocated memory: 237.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 238.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 239.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_input_stream_V_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/pe_weight_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 249.766 MB.
INFO: [RTMG 210-279] Implementing memory 'top_pe_index_table_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_pe_weight_registers_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_0_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_1_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_0_2_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_0_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_1_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inner_fifos_1_2_V_V_U(top_fifo_w8_d6_S)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1032.375 ; gain = 918.098
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 493.22 MHz
INFO: [HLS 200-112] Total elapsed time: 28.818 seconds; peak allocated memory: 249.766 MB.
