[05/25 19:44:12      0s] 
[05/25 19:44:12      0s] Cadence Innovus(TM) Implementation System.
[05/25 19:44:12      0s] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/25 19:44:12      0s] 
[05/25 19:44:12      0s] Version:	v16.20-p002_1, built Tue Nov 8 11:31:23 PST 2016
[05/25 19:44:12      0s] Options:	
[05/25 19:44:12      0s] Date:		Sat May 25 19:44:12 2024
[05/25 19:44:12      0s] Host:		gordon.ece.northwestern.edu (x86_64 w/Linux 4.18.0-553.el8_10.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
[05/25 19:44:12      0s] OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)
[05/25 19:44:12      0s] 
[05/25 19:44:12      0s] License:
[05/25 19:44:12      0s] 		invs	Innovus Implementation System	16.2	checkout succeeded
[05/25 19:44:12      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/25 19:44:17      4s] @(#)CDS: Innovus v16.20-p002_1 (64bit) 11/08/2016 11:31 (Linux 2.6.18-194.el5)
[05/25 19:44:17      4s] @(#)CDS: NanoRoute 16.20-p002_1 NR161103-1425/16_20-UB (database version 2.30, 354.6.1) {superthreading v1.34}
[05/25 19:44:17      4s] @(#)CDS: AAE 16.20-p004 (64bit) 11/08/2016 (Linux 2.6.18-194.el5)
[05/25 19:44:17      4s] @(#)CDS: CTE 16.20-p008_1 () Oct 29 2016 08:26:57 ( )
[05/25 19:44:17      4s] @(#)CDS: SYNTECH 16.20-p001_1 () Oct 27 2016 11:33:00 ( )
[05/25 19:44:17      4s] @(#)CDS: CPE v16.20-p011
[05/25 19:44:17      4s] @(#)CDS: IQRC/TQRC 15.2.5-s803 (64bit) Tue Sep 13 18:23:58 PDT 2016 (Linux 2.6.18-194.el5)
[05/25 19:44:17      4s] @(#)CDS: OA 22.50-p051 Thu Aug  4 00:05:16 2016
[05/25 19:44:17      4s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/25 19:44:17      4s] @(#)CDS: RCDB 11.8
[05/25 19:44:17      4s] --- Running on gordon.ece.northwestern.edu (x86_64 w/Linux 4.18.0-553.el8_10.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB) ---
[05/25 19:44:17      4s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0.

[05/25 19:44:17      4s] 
[05/25 19:44:17      4s] **INFO:  MMMC transition support version v31-84 
[05/25 19:44:17      4s] 
[05/25 19:44:17      4s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/25 19:44:17      4s] <CMD> suppressMessage ENCEXT-2799
[05/25 19:44:17      4s] <CMD> getDrawView
[05/25 19:44:17      4s] <CMD> loadWorkspace -name Physical
[05/25 19:44:17      4s] <CMD> win
[05/25 19:45:33      7s] <CMD> save_global Default.globals
[05/25 19:45:34      7s] <CMD> set init_gnd_net VSS
[05/25 19:45:34      7s] <CMD> set init_lef_file /vol/ece303/genus_tutorial/NangateOpenCellLibrary.lef
[05/25 19:45:34      7s] <CMD> set init_verilog ../synth/Top_mapped.v
[05/25 19:45:34      7s] <CMD> set init_mmmc_file ../key_generation.view
[05/25 19:45:34      7s] <CMD> set init_pwr_net VDD
[05/25 19:45:34      7s] <CMD> init_design
[05/25 19:45:34      7s] #- Begin Load MMMC data ... (date=05/25 19:45:34, mem=504.7M)
[05/25 19:45:34      7s] #- End Load MMMC data ... (date=05/25 19:45:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=109.1M, current mem=504.7M)
[05/25 19:45:34      7s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[05/25 19:45:34      7s] 
[05/25 19:45:34      7s] Loading LEF file /vol/ece303/genus_tutorial/NangateOpenCellLibrary.lef ...
[05/25 19:45:34      7s] Set DBUPerIGU to M2 pitch 380.
[05/25 19:45:34      7s] 
[05/25 19:45:34      7s] viaInitial starts at Sat May 25 19:45:34 2024
viaInitial ends at Sat May 25 19:45:34 2024
Loading view definition file from ../key_generation.view
[05/25 19:45:34      7s] Reading lib timing library '/vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib' ...
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:45:34      7s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/25 19:45:35      8s] Read 134 cells in library 'NangateOpenCellLibrary' 
[05/25 19:45:35      8s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.14min, fe_real=1.38min, fe_mem=523.9M) ***
[05/25 19:45:35      8s] #- Begin Load netlist data ... (date=05/25 19:45:35, mem=523.9M)
[05/25 19:45:35      8s] *** Begin netlist parsing (mem=523.9M) ***
[05/25 19:45:35      8s] Created 134 new cells from 1 timing libraries.
[05/25 19:45:35      8s] Reading netlist ...
[05/25 19:45:35      8s] Backslashed names will retain backslash and a trailing blank character.
[05/25 19:45:35      8s] Reading verilog netlist '../synth/Top_mapped.v'
[05/25 19:45:35      8s] 
[05/25 19:45:35      8s] *** Memory Usage v#1 (Current mem = 536.887M, initial mem = 183.527M) ***
[05/25 19:45:35      8s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=536.9M) ***
[05/25 19:45:35      8s] #- End Load netlist data ... (date=05/25 19:45:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=137.4M, current mem=536.9M)
[05/25 19:45:35      8s] Top level cell is key_generation.
[05/25 19:45:35      8s] Hooked 134 DB cells to tlib cells.
[05/25 19:45:35      8s] Starting recursive module instantiation check.
[05/25 19:45:35      8s] No recursion found.
[05/25 19:45:35      8s] Building hierarchical netlist for Cell key_generation ...
[05/25 19:45:35      8s] *** Netlist is unique.
[05/25 19:45:35      8s] ** info: there are 135 modules.
[05/25 19:45:35      8s] ** info: there are 21151 stdCell insts.
[05/25 19:45:35      8s] 
[05/25 19:45:35      8s] *** Memory Usage v#1 (Current mem = 579.051M, initial mem = 183.527M) ***
[05/25 19:45:35      8s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/25 19:45:35      8s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/25 19:45:35      8s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/25 19:45:35      8s] Set Default Net Delay as 1000 ps.
[05/25 19:45:35      8s] Set Default Net Load as 0.5 pF. 
[05/25 19:45:35      8s] Set Default Input Pin Transition as 0.1 ps.
[05/25 19:45:35      8s] Extraction setup Delayed 
[05/25 19:45:35      8s] *Info: initialize multi-corner CTS.
[05/25 19:45:35      8s] Reading timing constraints file '../key_generation.sdc' ...
[05/25 19:45:35      8s] Current (total cpu=0:00:08.4, real=0:01:23, peak res=295.0M, current mem=690.9M)
[05/25 19:45:35      8s] INFO (CTE): Constraints read successfully.
[05/25 19:45:35      8s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=302.2M, current mem=697.4M)
[05/25 19:45:35      8s] Current (total cpu=0:00:08.5, real=0:01:23, peak res=302.2M, current mem=697.4M)
[05/25 19:45:35      8s] Summary for sequential cells identification: 
[05/25 19:45:35      8s] Identified SBFF number: 16
[05/25 19:45:35      8s] Identified MBFF number: 0
[05/25 19:45:35      8s] Identified SB Latch number: 0
[05/25 19:45:35      8s] Identified MB Latch number: 0
[05/25 19:45:35      8s] Not identified SBFF number: 0
[05/25 19:45:35      8s] Not identified MBFF number: 0
[05/25 19:45:35      8s] Not identified SB Latch number: 0
[05/25 19:45:35      8s] Not identified MB Latch number: 0
[05/25 19:45:35      8s] Number of sequential cells which are not FFs: 13
[05/25 19:45:35      8s] 
[05/25 19:45:35      8s] Total number of combinational cells: 99
[05/25 19:45:35      8s] Total number of sequential cells: 29
[05/25 19:45:35      8s] Total number of tristate cells: 6
[05/25 19:45:35      8s] Total number of level shifter cells: 0
[05/25 19:45:35      8s] Total number of power gating cells: 0
[05/25 19:45:35      8s] Total number of isolation cells: 0
[05/25 19:45:35      8s] Total number of power switch cells: 0
[05/25 19:45:35      8s] Total number of pulse generator cells: 0
[05/25 19:45:35      8s] Total number of always on buffers: 0
[05/25 19:45:35      8s] Total number of retention cells: 0
[05/25 19:45:35      8s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[05/25 19:45:35      8s] Total number of usable buffers: 9
[05/25 19:45:35      8s] List of unusable buffers:
[05/25 19:45:35      8s] Total number of unusable buffers: 0
[05/25 19:45:35      8s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[05/25 19:45:35      8s] Total number of usable inverters: 6
[05/25 19:45:35      8s] List of unusable inverters:
[05/25 19:45:35      8s] Total number of unusable inverters: 0
[05/25 19:45:35      8s] List of identified usable delay cells:
[05/25 19:45:35      8s] Total number of identified usable delay cells: 0
[05/25 19:45:35      8s] List of identified unusable delay cells:
[05/25 19:45:35      8s] Total number of identified unusable delay cells: 0
[05/25 19:45:35      8s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/25 19:45:35      8s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[05/25 19:45:35      8s] Extraction setup Started 
[05/25 19:45:35      8s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/25 19:45:35      8s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:45:35      8s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:45:35      8s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:45:35      8s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:45:35      8s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:45:35      8s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:45:35      8s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:45:35      8s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:45:35      8s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:45:35      8s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:45:35      8s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:45:35      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:45:35      8s] Summary of Active RC-Corners : 
[05/25 19:45:35      8s]  
[05/25 19:45:35      8s]  Analysis View: an
[05/25 19:45:35      8s]     RC-Corner Name        : rc
[05/25 19:45:35      8s]     RC-Corner Index       : 0
[05/25 19:45:35      8s]     RC-Corner Temperature : 25 Celsius
[05/25 19:45:35      8s]     RC-Corner Cap Table   : ''
[05/25 19:45:35      8s]     RC-Corner PreRoute Res Factor         : 1
[05/25 19:45:35      8s]     RC-Corner PreRoute Cap Factor         : 1
[05/25 19:45:35      8s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/25 19:45:35      8s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/25 19:45:35      8s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/25 19:45:35      8s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/25 19:45:35      8s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/25 19:45:35      8s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/25 19:45:35      8s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/25 19:45:35      8s] 
[05/25 19:45:35      8s] *** Summary of all messages that are not suppressed in this session:
[05/25 19:45:35      8s] Severity  ID               Count  Summary                                  
[05/25 19:45:35      8s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[05/25 19:45:35      8s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[05/25 19:45:35      8s] *** Message Summary: 20 warning(s), 0 error(s)
[05/25 19:45:35      8s] 
[05/25 19:45:40      8s] <CMD> pan -8.591 -0.515
[05/25 19:46:38     10s] <CMD> setDesignMode -process 45
[05/25 19:46:38     10s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/25 19:46:38     10s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[05/25 19:46:38     10s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/25 19:46:38     10s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/25 19:46:38     10s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/25 19:46:38     10s] Updating process node dependent CCOpt properties for the 45nm process node.
[05/25 19:46:38     10s] <CMD> fit
[05/25 19:46:38     10s] <CMD> setDrawView fplan
[05/25 19:46:38     10s] <CMD> getIoFlowFlag
[05/25 19:46:38     10s] <CMD> floorPlan -r 1.0 0.6 3 3 3 3
[05/25 19:46:38     10s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/25 19:46:38     10s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/25 19:46:38     10s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/25 19:46:38     10s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/25 19:46:38     10s] <CMD> uiSetTool select
[05/25 19:46:38     10s] <CMD> getIoFlowFlag
[05/25 19:46:38     10s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[05/25 19:46:38     10s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[05/25 19:46:38     10s] <CMD> globalNetConnect VDD -type tiehi
[05/25 19:46:38     10s] <CMD> globalNetConnect VSS -type tielo
[05/25 19:46:38     10s] <CMD> saveDesign Top.enc
[05/25 19:46:38     10s] #- Begin Save netlist data ... (date=05/25 19:46:38, mem=1109.4M)
[05/25 19:46:38     10s] Writing Binary DB to Top.enc.dat.tmp/key_generation.v.bin ...
[05/25 19:46:38     10s] #- End Save netlist data ... (date=05/25 19:46:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=486.0M, current mem=1623.4M)
[05/25 19:46:38     10s] #- Begin Save AAE data ... (date=05/25 19:46:38, mem=1623.4M)
[05/25 19:46:38     10s] Saving AAE Data ...
[05/25 19:46:38     10s] #- End Save AAE data ... (date=05/25 19:46:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=486.0M, current mem=1623.4M)
[05/25 19:46:38     10s] #- Begin Save clock tree data ... (date=05/25 19:46:38, mem=1623.4M)
[05/25 19:46:38     10s] #- End Save clock tree data ... (date=05/25 19:46:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=486.0M, current mem=1623.4M)
[05/25 19:46:38     10s] Saving preference file Top.enc.dat.tmp/gui.pref.tcl ...
[05/25 19:46:38     10s] Saving mode setting ...
[05/25 19:46:38     10s] Saving global file ...
[05/25 19:46:38     10s] #- Begin Save floorplan data ... (date=05/25 19:46:38, mem=1623.4M)
[05/25 19:46:38     10s] Saving floorplan file ...
[05/25 19:46:38     10s] #- End Save floorplan data ... (date=05/25 19:46:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=486.2M, current mem=1623.4M)
[05/25 19:46:38     10s] Saving Drc markers ...
[05/25 19:46:38     10s] ... No Drc file written since there is no markers found.
[05/25 19:46:38     10s] #- Begin Save placement data ... (date=05/25 19:46:38, mem=1623.4M)
[05/25 19:46:38     10s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/25 19:46:38     10s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1623.4M) ***
[05/25 19:46:38     10s] #- End Save placement data ... (date=05/25 19:46:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=486.2M, current mem=1623.4M)
[05/25 19:46:38     10s] #- Begin Save routing data ... (date=05/25 19:46:38, mem=1623.4M)
[05/25 19:46:38     10s] Saving route file ...
[05/25 19:46:38     10s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1623.4M) ***
[05/25 19:46:38     10s] #- End Save routing data ... (date=05/25 19:46:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=485.7M, current mem=1623.4M)
[05/25 19:46:38     10s] Saving property file Top.enc.dat.tmp/key_generation.prop
[05/25 19:46:38     10s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1623.4M) ***
[05/25 19:46:38     10s] #- Begin Save power constraints data ... (date=05/25 19:46:38, mem=1623.4M)
[05/25 19:46:38     10s] #- End Save power constraints data ... (date=05/25 19:46:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=487.7M, current mem=1623.4M)
[05/25 19:46:38     10s] No integration constraint in the design.
[05/25 19:46:38     10s] Generated self-contained design Top.enc.dat.tmp
[05/25 19:46:38     10s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 19:46:38     10s] 
[05/25 19:46:57     11s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 19:47:20     12s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:47:20     12s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 0.56 -pin {{addr_rd_out[0]} {addr_rd_out[1]} {addr_rd_out[2]} {addr_rd_out[3]} {addr_rd_out[4]} {addr_rd_out[5]} {addr_rd_out[6]} {addr_rd_out[7]} {addr_rd_out[8]} {addr_rd_out[9]} {addr_rd_out[10]} {addr_rd_out[11]} {addr_rd_out[12]} {addr_rd_out[13]} {addr_rd_out[14]} {addr_rd_out[15]} {addr_rd_out[16]} {addr_rd_out[17]} {addr_rd_out[18]} {addr_rd_out[19]} {addr_rd_out[20]} {addr_rd_out[21]} {addr_rd_out[22]} {addr_rd_out[23]} {addr_rd_out[24]} {addr_rd_out[25]} {addr_rd_out[26]} {addr_rd_out[27]} {addr_rd_out[28]} {addr_rd_out[29]} {addr_rd_out[30]} {addr_rd_out[31]} {addr_rd_out[32]} {addr_rd_out[33]} {addr_rd_out[34]} {addr_rd_out[35]} {addr_rd_out[36]} {addr_rd_out[37]} {addr_rd_out[38]} {addr_rd_out[39]} {addr_rd_out[40]} {addr_rd_out[41]} {addr_rd_out[42]} {addr_rd_out[43]} {addr_rd_out[44]} {addr_rd_out[45]} {addr_rd_out[46]} {addr_rd_out[47]} {addr_rd_out[48]} {addr_rd_out[49]} {addr_rd_out[50]} {addr_rd_out[51]} {addr_rd_out[52]} {addr_rd_out[53]} {addr_rd_out[54]} {addr_rd_out[55]} {addr_rd_out[56]} {addr_rd_out[57]} {addr_rd_out[58]} {addr_rd_out[59]} {addr_rd_out[60]} {addr_rd_out[61]} {addr_rd_out[62]} {addr_rd_out[63]}}
[05/25 19:47:20     12s] Successfully spread [64] pins.
[05/25 19:47:20     12s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:47:34     12s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:47:34     12s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 0.76 -pin {{addr_wr_out[0]} {addr_wr_out[1]} {addr_wr_out[2]} {addr_wr_out[3]} {addr_wr_out[4]} {addr_wr_out[5]} {addr_wr_out[6]} {addr_wr_out[7]} {addr_wr_out[8]} {addr_wr_out[9]} {addr_wr_out[10]} {addr_wr_out[11]} {addr_wr_out[12]} {addr_wr_out[13]} {addr_wr_out[14]} {addr_wr_out[15]} {addr_wr_out[16]} {addr_wr_out[17]} {addr_wr_out[18]} {addr_wr_out[19]} {addr_wr_out[20]} {addr_wr_out[21]} {addr_wr_out[22]} {addr_wr_out[23]} {addr_wr_out[24]} {addr_wr_out[25]} {addr_wr_out[26]} {addr_wr_out[27]} {addr_wr_out[28]} {addr_wr_out[29]} {addr_wr_out[30]} {addr_wr_out[31]} {addr_wr_out[32]} {addr_wr_out[33]} {addr_wr_out[34]} {addr_wr_out[35]} {addr_wr_out[36]} {addr_wr_out[37]} {addr_wr_out[38]} {addr_wr_out[39]} {addr_wr_out[40]} {addr_wr_out[41]} {addr_wr_out[42]} {addr_wr_out[43]} {addr_wr_out[44]} {addr_wr_out[45]} {addr_wr_out[46]} {addr_wr_out[47]} {addr_wr_out[48]} {addr_wr_out[49]} {addr_wr_out[50]} {addr_wr_out[51]} {addr_wr_out[52]} {addr_wr_out[53]} {addr_wr_out[54]} {addr_wr_out[55]} {addr_wr_out[56]} {addr_wr_out[57]} {addr_wr_out[58]} {addr_wr_out[59]} {addr_wr_out[60]} {addr_wr_out[61]} {addr_wr_out[62]} {addr_wr_out[63]}}
[05/25 19:47:34     12s] Successfully spread [64] pins.
[05/25 19:47:34     12s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:47:54     13s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:47:54     13s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.56 -pin {{g_out[0]} {g_out[1]} {g_out[2]} {g_out[3]} {g_out[4]} {g_out[5]} {g_out[6]} {g_out[7]} {g_out[8]} {g_out[9]} {g_out[10]} {g_out[11]} {g_out[12]} {g_out[13]} {g_out[14]} {g_out[15]} {g_out[16]} {g_out[17]} {g_out[18]} {g_out[19]} {g_out[20]} {g_out[21]} {g_out[22]} {g_out[23]} {g_out[24]} {g_out[25]} {g_out[26]} {g_out[27]} {g_out[28]} {g_out[29]} {g_out[30]} {g_out[31]} {g_out[32]} {g_out[33]} {g_out[34]} {g_out[35]} {g_out[36]} {g_out[37]} {g_out[38]} {g_out[39]} {g_out[40]} {g_out[41]} {g_out[42]} {g_out[43]} {g_out[44]} {g_out[45]} {g_out[46]} {g_out[47]} {g_out[48]} {g_out[49]} {g_out[50]} {g_out[51]} {g_out[52]} {g_out[53]} {g_out[54]} {g_out[55]} {g_out[56]} {g_out[57]} {g_out[58]} {g_out[59]} {g_out[60]} {g_out[61]} {g_out[62]} {g_out[63]} {g_out[64]} {g_out[65]} {g_out[66]} {g_out[67]} {g_out[68]} {g_out[69]} {g_out[70]} {g_out[71]} {g_out[72]} {g_out[73]} {g_out[74]} {g_out[75]} {g_out[76]} {g_out[77]} {g_out[78]} {g_out[79]} {g_out[80]} {g_out[81]} {g_out[82]} {g_out[83]} {g_out[84]} {g_out[85]} {g_out[86]} {g_out[87]} {g_out[88]} {g_out[89]} {g_out[90]} {g_out[91]} {g_out[92]} {g_out[93]} {g_out[94]} {g_out[95]} {g_out[96]} {g_out[97]} {g_out[98]} {g_out[99]} {g_out[100]} {g_out[101]} {g_out[102]} {g_out[103]} {g_out[104]} {g_out[105]} {g_out[106]} {g_out[107]} {g_out[108]} {g_out[109]} {g_out[110]} {g_out[111]} {g_out[112]} {g_out[113]} {g_out[114]} {g_out[115]} {g_out[116]} {g_out[117]} {g_out[118]} {g_out[119]} {g_out[120]} {g_out[121]} {g_out[122]} {g_out[123]} {g_out[124]} {g_out[125]} {g_out[126]} {g_out[127]}}
[05/25 19:47:54     13s] Successfully spread [128] pins.
[05/25 19:47:54     13s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:48:09     14s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:48:09     14s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 0.56 -pin {{lambda_out[0]} {lambda_out[1]} {lambda_out[2]} {lambda_out[3]} {lambda_out[4]} {lambda_out[5]} {lambda_out[6]} {lambda_out[7]} {lambda_out[8]} {lambda_out[9]} {lambda_out[10]} {lambda_out[11]} {lambda_out[12]} {lambda_out[13]} {lambda_out[14]} {lambda_out[15]} {lambda_out[16]} {lambda_out[17]} {lambda_out[18]} {lambda_out[19]} {lambda_out[20]} {lambda_out[21]} {lambda_out[22]} {lambda_out[23]} {lambda_out[24]} {lambda_out[25]} {lambda_out[26]} {lambda_out[27]} {lambda_out[28]} {lambda_out[29]} {lambda_out[30]} {lambda_out[31]} {lambda_out[32]} {lambda_out[33]} {lambda_out[34]} {lambda_out[35]} {lambda_out[36]} {lambda_out[37]} {lambda_out[38]} {lambda_out[39]} {lambda_out[40]} {lambda_out[41]} {lambda_out[42]} {lambda_out[43]} {lambda_out[44]} {lambda_out[45]} {lambda_out[46]} {lambda_out[47]} {lambda_out[48]} {lambda_out[49]} {lambda_out[50]} {lambda_out[51]} {lambda_out[52]} {lambda_out[53]} {lambda_out[54]} {lambda_out[55]} {lambda_out[56]} {lambda_out[57]} {lambda_out[58]} {lambda_out[59]} {lambda_out[60]} {lambda_out[61]} {lambda_out[62]} {lambda_out[63]} {lambda_out[64]} {lambda_out[65]} {lambda_out[66]} {lambda_out[67]} {lambda_out[68]} {lambda_out[69]} {lambda_out[70]} {lambda_out[71]} {lambda_out[72]} {lambda_out[73]} {lambda_out[74]} {lambda_out[75]} {lambda_out[76]} {lambda_out[77]} {lambda_out[78]} {lambda_out[79]} {lambda_out[80]} {lambda_out[81]} {lambda_out[82]} {lambda_out[83]} {lambda_out[84]} {lambda_out[85]} {lambda_out[86]} {lambda_out[87]} {lambda_out[88]} {lambda_out[89]} {lambda_out[90]} {lambda_out[91]} {lambda_out[92]} {lambda_out[93]} {lambda_out[94]} {lambda_out[95]} {lambda_out[96]} {lambda_out[97]} {lambda_out[98]} {lambda_out[99]} {lambda_out[100]} {lambda_out[101]} {lambda_out[102]} {lambda_out[103]} {lambda_out[104]} {lambda_out[105]} {lambda_out[106]} {lambda_out[107]} {lambda_out[108]} {lambda_out[109]} {lambda_out[110]} {lambda_out[111]} {lambda_out[112]} {lambda_out[113]} {lambda_out[114]} {lambda_out[115]} {lambda_out[116]} {lambda_out[117]} {lambda_out[118]} {lambda_out[119]} {lambda_out[120]} {lambda_out[121]} {lambda_out[122]} {lambda_out[123]} {lambda_out[124]} {lambda_out[125]} {lambda_out[126]} {lambda_out[127]}}
[05/25 19:48:09     14s] Successfully spread [128] pins.
[05/25 19:48:09     14s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:48:22     14s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:48:22     14s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing -0.56 -pin {{n_out[0]} {n_out[1]} {n_out[2]} {n_out[3]} {n_out[4]} {n_out[5]} {n_out[6]} {n_out[7]} {n_out[8]} {n_out[9]} {n_out[10]} {n_out[11]} {n_out[12]} {n_out[13]} {n_out[14]} {n_out[15]} {n_out[16]} {n_out[17]} {n_out[18]} {n_out[19]} {n_out[20]} {n_out[21]} {n_out[22]} {n_out[23]} {n_out[24]} {n_out[25]} {n_out[26]} {n_out[27]} {n_out[28]} {n_out[29]} {n_out[30]} {n_out[31]} {n_out[32]} {n_out[33]} {n_out[34]} {n_out[35]} {n_out[36]} {n_out[37]} {n_out[38]} {n_out[39]} {n_out[40]} {n_out[41]} {n_out[42]} {n_out[43]} {n_out[44]} {n_out[45]} {n_out[46]} {n_out[47]} {n_out[48]} {n_out[49]} {n_out[50]} {n_out[51]} {n_out[52]} {n_out[53]} {n_out[54]} {n_out[55]} {n_out[56]} {n_out[57]} {n_out[58]} {n_out[59]} {n_out[60]} {n_out[61]} {n_out[62]} {n_out[63]} {n_out[64]} {n_out[65]} {n_out[66]} {n_out[67]} {n_out[68]} {n_out[69]} {n_out[70]} {n_out[71]} {n_out[72]} {n_out[73]} {n_out[74]} {n_out[75]} {n_out[76]} {n_out[77]} {n_out[78]} {n_out[79]} {n_out[80]} {n_out[81]} {n_out[82]} {n_out[83]} {n_out[84]} {n_out[85]} {n_out[86]} {n_out[87]} {n_out[88]} {n_out[89]} {n_out[90]} {n_out[91]} {n_out[92]} {n_out[93]} {n_out[94]} {n_out[95]} {n_out[96]} {n_out[97]} {n_out[98]} {n_out[99]} {n_out[100]} {n_out[101]} {n_out[102]} {n_out[103]} {n_out[104]} {n_out[105]} {n_out[106]} {n_out[107]} {n_out[108]} {n_out[109]} {n_out[110]} {n_out[111]} {n_out[112]} {n_out[113]} {n_out[114]} {n_out[115]} {n_out[116]} {n_out[117]} {n_out[118]} {n_out[119]} {n_out[120]} {n_out[121]} {n_out[122]} {n_out[123]} {n_out[124]} {n_out[125]} {n_out[126]} {n_out[127]}}
[05/25 19:48:22     14s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[05/25 19:48:26     15s] <CMD> set ptngSprNoRefreshPins 1
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[0]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[1]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[2]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[3]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[4]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[5]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[6]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[7]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[8]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[9]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[10]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[11]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[12]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[13]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[14]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[15]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[16]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[17]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[18]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[19]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[20]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[21]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[22]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[23]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[24]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[25]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[26]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[27]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[28]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[29]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[30]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[31]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[32]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[33]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[34]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[35]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[36]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[37]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[38]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[39]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[40]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[41]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[42]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[43]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[44]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[45]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[46]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[47]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[48]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[49]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[50]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[51]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[52]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[53]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[54]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[55]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[56]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[57]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[58]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[59]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[60]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[61]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[62]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[63]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[64]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[65]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[66]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[67]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[68]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[69]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[70]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[71]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[72]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[73]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[74]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[75]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[76]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[77]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[78]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[79]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[80]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[81]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[82]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[83]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[84]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[85]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[86]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[87]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[88]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[89]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[90]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[91]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[92]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[93]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[94]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[95]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[96]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[97]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[98]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[99]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[100]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[101]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[102]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[103]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[104]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[105]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[106]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[107]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[108]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[109]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[110]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[111]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[112]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[113]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[114]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[115]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[116]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[117]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[118]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[119]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[120]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[121]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[122]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[123]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[124]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[125]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[126]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[127]} -status unplaced -silent
[05/25 19:48:26     15s] <CMD> set ptngSprNoRefreshPins 0
[05/25 19:48:26     15s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[05/25 19:48:27     15s] <CMD> set ptngSprNoRefreshPins 1
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[0]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[1]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[2]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[3]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[4]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[5]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[6]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[7]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[8]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[9]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[10]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[11]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[12]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[13]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[14]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[15]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[16]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[17]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[18]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[19]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[20]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[21]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[22]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[23]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[24]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[25]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[26]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[27]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[28]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[29]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[30]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[31]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[32]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[33]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[34]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[35]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[36]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[37]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[38]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[39]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[40]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[41]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[42]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[43]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[44]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[45]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[46]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[47]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[48]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[49]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[50]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[51]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[52]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[53]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[54]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[55]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[56]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[57]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[58]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[59]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[60]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[61]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[62]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[63]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[64]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[65]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[66]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[67]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[68]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[69]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[70]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[71]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[72]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[73]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[74]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[75]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[76]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[77]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[78]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[79]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[80]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[81]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[82]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[83]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[84]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[85]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[86]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[87]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[88]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[89]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[90]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[91]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[92]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[93]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[94]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[95]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[96]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[97]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[98]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[99]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[100]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[101]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[102]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[103]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[104]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[105]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[106]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[107]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[108]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[109]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[110]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[111]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[112]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[113]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[114]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[115]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[116]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[117]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[118]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[119]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[120]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[121]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[122]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[123]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[124]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[125]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[126]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> setPtnPinStatus -cell key_generation -pin {n_out[127]} -status unplaced -silent
[05/25 19:48:27     15s] <CMD> set ptngSprNoRefreshPins 0
[05/25 19:48:27     15s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[05/25 19:48:43     15s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:48:43     15s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 0.56 -pin {{n_out[0]} {n_out[1]} {n_out[2]} {n_out[3]} {n_out[4]} {n_out[5]} {n_out[6]} {n_out[7]} {n_out[8]} {n_out[9]} {n_out[10]} {n_out[11]} {n_out[12]} {n_out[13]} {n_out[14]} {n_out[15]} {n_out[16]} {n_out[17]} {n_out[18]} {n_out[19]} {n_out[20]} {n_out[21]} {n_out[22]} {n_out[23]} {n_out[24]} {n_out[25]} {n_out[26]} {n_out[27]} {n_out[28]} {n_out[29]} {n_out[30]} {n_out[31]} {n_out[32]} {n_out[33]} {n_out[34]} {n_out[35]} {n_out[36]} {n_out[37]} {n_out[38]} {n_out[39]} {n_out[40]} {n_out[41]} {n_out[42]} {n_out[43]} {n_out[44]} {n_out[45]} {n_out[46]} {n_out[47]} {n_out[48]} {n_out[49]} {n_out[50]} {n_out[51]} {n_out[52]} {n_out[53]} {n_out[54]} {n_out[55]} {n_out[56]} {n_out[57]} {n_out[58]} {n_out[59]} {n_out[60]} {n_out[61]} {n_out[62]} {n_out[63]} {n_out[64]} {n_out[65]} {n_out[66]} {n_out[67]} {n_out[68]} {n_out[69]} {n_out[70]} {n_out[71]} {n_out[72]} {n_out[73]} {n_out[74]} {n_out[75]} {n_out[76]} {n_out[77]} {n_out[78]} {n_out[79]} {n_out[80]} {n_out[81]} {n_out[82]} {n_out[83]} {n_out[84]} {n_out[85]} {n_out[86]} {n_out[87]} {n_out[88]} {n_out[89]} {n_out[90]} {n_out[91]} {n_out[92]} {n_out[93]} {n_out[94]} {n_out[95]} {n_out[96]} {n_out[97]} {n_out[98]} {n_out[99]} {n_out[100]} {n_out[101]} {n_out[102]} {n_out[103]} {n_out[104]} {n_out[105]} {n_out[106]} {n_out[107]} {n_out[108]} {n_out[109]} {n_out[110]} {n_out[111]} {n_out[112]} {n_out[113]} {n_out[114]} {n_out[115]} {n_out[116]} {n_out[117]} {n_out[118]} {n_out[119]} {n_out[120]} {n_out[121]} {n_out[122]} {n_out[123]} {n_out[124]} {n_out[125]} {n_out[126]} {n_out[127]}}
[05/25 19:48:43     15s] Successfully spread [128] pins.
[05/25 19:48:43     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:48:52     16s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:48:52     16s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 0.57 -pin {{p[0]} {p[1]} {p[2]} {p[3]} {p[4]} {p[5]} {p[6]} {p[7]} {p[8]} {p[9]} {p[10]} {p[11]} {p[12]} {p[13]} {p[14]} {p[15]} {p[16]} {p[17]} {p[18]} {p[19]} {p[20]} {p[21]} {p[22]} {p[23]} {p[24]} {p[25]} {p[26]} {p[27]} {p[28]} {p[29]} {p[30]} {p[31]} {p[32]} {p[33]} {p[34]} {p[35]} {p[36]} {p[37]} {p[38]} {p[39]} {p[40]} {p[41]} {p[42]} {p[43]} {p[44]} {p[45]} {p[46]} {p[47]} {p[48]} {p[49]} {p[50]} {p[51]} {p[52]} {p[53]} {p[54]} {p[55]} {p[56]} {p[57]} {p[58]} {p[59]} {p[60]} {p[61]} {p[62]} {p[63]}}
[05/25 19:48:52     16s] Successfully spread [64] pins.
[05/25 19:48:52     16s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:49:03     16s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:49:03     16s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 2 -spreadType center -spacing 0.57 -pin {{q[0]} {q[1]} {q[2]} {q[3]} {q[4]} {q[5]} {q[6]} {q[7]} {q[8]} {q[9]} {q[10]} {q[11]} {q[12]} {q[13]} {q[14]} {q[15]} {q[16]} {q[17]} {q[18]} {q[19]} {q[20]} {q[21]} {q[22]} {q[23]} {q[24]} {q[25]} {q[26]} {q[27]} {q[28]} {q[29]} {q[30]} {q[31]} {q[32]} {q[33]} {q[34]} {q[35]} {q[36]} {q[37]} {q[38]} {q[39]} {q[40]} {q[41]} {q[42]} {q[43]} {q[44]} {q[45]} {q[46]} {q[47]} {q[48]} {q[49]} {q[50]} {q[51]} {q[52]} {q[53]} {q[54]} {q[55]} {q[56]} {q[57]} {q[58]} {q[59]} {q[60]} {q[61]} {q[62]} {q[63]}}
[05/25 19:49:03     16s] Successfully spread [64] pins.
[05/25 19:49:03     16s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:49:23     17s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:49:23     17s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 0.56 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 19:49:23     17s] Successfully spread [128] pins.
[05/25 19:49:23     17s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:49:40     17s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:49:40     17s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 0.56 -pin {{addr_wr_out[0]} {addr_wr_out[1]} {addr_wr_out[2]} {addr_wr_out[3]} {addr_wr_out[4]} {addr_wr_out[5]} {addr_wr_out[6]} {addr_wr_out[7]} {addr_wr_out[8]} {addr_wr_out[9]} {addr_wr_out[10]} {addr_wr_out[11]} {addr_wr_out[12]} {addr_wr_out[13]} {addr_wr_out[14]} {addr_wr_out[15]} {addr_wr_out[16]} {addr_wr_out[17]} {addr_wr_out[18]} {addr_wr_out[19]} {addr_wr_out[20]} {addr_wr_out[21]} {addr_wr_out[22]} {addr_wr_out[23]} {addr_wr_out[24]} {addr_wr_out[25]} {addr_wr_out[26]} {addr_wr_out[27]} {addr_wr_out[28]} {addr_wr_out[29]} {addr_wr_out[30]} {addr_wr_out[31]} {addr_wr_out[32]} {addr_wr_out[33]} {addr_wr_out[34]} {addr_wr_out[35]} {addr_wr_out[36]} {addr_wr_out[37]} {addr_wr_out[38]} {addr_wr_out[39]} {addr_wr_out[40]} {addr_wr_out[41]} {addr_wr_out[42]} {addr_wr_out[43]} {addr_wr_out[44]} {addr_wr_out[45]} {addr_wr_out[46]} {addr_wr_out[47]} {addr_wr_out[48]} {addr_wr_out[49]} {addr_wr_out[50]} {addr_wr_out[51]} {addr_wr_out[52]} {addr_wr_out[53]} {addr_wr_out[54]} {addr_wr_out[55]} {addr_wr_out[56]} {addr_wr_out[57]} {addr_wr_out[58]} {addr_wr_out[59]} {addr_wr_out[60]} {addr_wr_out[61]} {addr_wr_out[62]} {addr_wr_out[63]}}
[05/25 19:49:40     17s] Successfully spread [64] pins.
[05/25 19:49:40     17s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:49:58     18s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:49:58     18s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1.14 -pin {{addr_wr_out[0]} {addr_wr_out[1]} {addr_wr_out[2]} {addr_wr_out[3]} {addr_wr_out[4]} {addr_wr_out[5]} {addr_wr_out[6]} {addr_wr_out[7]} {addr_wr_out[8]} {addr_wr_out[9]} {addr_wr_out[10]} {addr_wr_out[11]} {addr_wr_out[12]} {addr_wr_out[13]} {addr_wr_out[14]} {addr_wr_out[15]} {addr_wr_out[16]} {addr_wr_out[17]} {addr_wr_out[18]} {addr_wr_out[19]} {addr_wr_out[20]} {addr_wr_out[21]} {addr_wr_out[22]} {addr_wr_out[23]} {addr_wr_out[24]} {addr_wr_out[25]} {addr_wr_out[26]} {addr_wr_out[27]} {addr_wr_out[28]} {addr_wr_out[29]} {addr_wr_out[30]} {addr_wr_out[31]} {addr_wr_out[32]} {addr_wr_out[33]} {addr_wr_out[34]} {addr_wr_out[35]} {addr_wr_out[36]} {addr_wr_out[37]} {addr_wr_out[38]} {addr_wr_out[39]} {addr_wr_out[40]} {addr_wr_out[41]} {addr_wr_out[42]} {addr_wr_out[43]} {addr_wr_out[44]} {addr_wr_out[45]} {addr_wr_out[46]} {addr_wr_out[47]} {addr_wr_out[48]} {addr_wr_out[49]} {addr_wr_out[50]} {addr_wr_out[51]} {addr_wr_out[52]} {addr_wr_out[53]} {addr_wr_out[54]} {addr_wr_out[55]} {addr_wr_out[56]} {addr_wr_out[57]} {addr_wr_out[58]} {addr_wr_out[59]} {addr_wr_out[60]} {addr_wr_out[61]} {addr_wr_out[62]} {addr_wr_out[63]}}
[05/25 19:49:58     18s] Successfully spread [64] pins.
[05/25 19:49:58     18s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:50:05     18s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:50:05     18s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 1.14 -pin {{addr_rd_out[0]} {addr_rd_out[1]} {addr_rd_out[2]} {addr_rd_out[3]} {addr_rd_out[4]} {addr_rd_out[5]} {addr_rd_out[6]} {addr_rd_out[7]} {addr_rd_out[8]} {addr_rd_out[9]} {addr_rd_out[10]} {addr_rd_out[11]} {addr_rd_out[12]} {addr_rd_out[13]} {addr_rd_out[14]} {addr_rd_out[15]} {addr_rd_out[16]} {addr_rd_out[17]} {addr_rd_out[18]} {addr_rd_out[19]} {addr_rd_out[20]} {addr_rd_out[21]} {addr_rd_out[22]} {addr_rd_out[23]} {addr_rd_out[24]} {addr_rd_out[25]} {addr_rd_out[26]} {addr_rd_out[27]} {addr_rd_out[28]} {addr_rd_out[29]} {addr_rd_out[30]} {addr_rd_out[31]} {addr_rd_out[32]} {addr_rd_out[33]} {addr_rd_out[34]} {addr_rd_out[35]} {addr_rd_out[36]} {addr_rd_out[37]} {addr_rd_out[38]} {addr_rd_out[39]} {addr_rd_out[40]} {addr_rd_out[41]} {addr_rd_out[42]} {addr_rd_out[43]} {addr_rd_out[44]} {addr_rd_out[45]} {addr_rd_out[46]} {addr_rd_out[47]} {addr_rd_out[48]} {addr_rd_out[49]} {addr_rd_out[50]} {addr_rd_out[51]} {addr_rd_out[52]} {addr_rd_out[53]} {addr_rd_out[54]} {addr_rd_out[55]} {addr_rd_out[56]} {addr_rd_out[57]} {addr_rd_out[58]} {addr_rd_out[59]} {addr_rd_out[60]} {addr_rd_out[61]} {addr_rd_out[62]} {addr_rd_out[63]}}
[05/25 19:50:05     18s] Successfully spread [64] pins.
[05/25 19:50:05     18s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:50:13     19s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:50:13     19s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 1.14 -pin {{g_out[0]} {g_out[1]} {g_out[2]} {g_out[3]} {g_out[4]} {g_out[5]} {g_out[6]} {g_out[7]} {g_out[8]} {g_out[9]} {g_out[10]} {g_out[11]} {g_out[12]} {g_out[13]} {g_out[14]} {g_out[15]} {g_out[16]} {g_out[17]} {g_out[18]} {g_out[19]} {g_out[20]} {g_out[21]} {g_out[22]} {g_out[23]} {g_out[24]} {g_out[25]} {g_out[26]} {g_out[27]} {g_out[28]} {g_out[29]} {g_out[30]} {g_out[31]} {g_out[32]} {g_out[33]} {g_out[34]} {g_out[35]} {g_out[36]} {g_out[37]} {g_out[38]} {g_out[39]} {g_out[40]} {g_out[41]} {g_out[42]} {g_out[43]} {g_out[44]} {g_out[45]} {g_out[46]} {g_out[47]} {g_out[48]} {g_out[49]} {g_out[50]} {g_out[51]} {g_out[52]} {g_out[53]} {g_out[54]} {g_out[55]} {g_out[56]} {g_out[57]} {g_out[58]} {g_out[59]} {g_out[60]} {g_out[61]} {g_out[62]} {g_out[63]} {g_out[64]} {g_out[65]} {g_out[66]} {g_out[67]} {g_out[68]} {g_out[69]} {g_out[70]} {g_out[71]} {g_out[72]} {g_out[73]} {g_out[74]} {g_out[75]} {g_out[76]} {g_out[77]} {g_out[78]} {g_out[79]} {g_out[80]} {g_out[81]} {g_out[82]} {g_out[83]} {g_out[84]} {g_out[85]} {g_out[86]} {g_out[87]} {g_out[88]} {g_out[89]} {g_out[90]} {g_out[91]} {g_out[92]} {g_out[93]} {g_out[94]} {g_out[95]} {g_out[96]} {g_out[97]} {g_out[98]} {g_out[99]} {g_out[100]} {g_out[101]} {g_out[102]} {g_out[103]} {g_out[104]} {g_out[105]} {g_out[106]} {g_out[107]} {g_out[108]} {g_out[109]} {g_out[110]} {g_out[111]} {g_out[112]} {g_out[113]} {g_out[114]} {g_out[115]} {g_out[116]} {g_out[117]} {g_out[118]} {g_out[119]} {g_out[120]} {g_out[121]} {g_out[122]} {g_out[123]} {g_out[124]} {g_out[125]} {g_out[126]} {g_out[127]}}
[05/25 19:50:13     19s] Successfully spread [128] pins.
[05/25 19:50:13     19s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:50:18     19s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:50:18     19s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 1.14 -pin {{lambda_out[0]} {lambda_out[1]} {lambda_out[2]} {lambda_out[3]} {lambda_out[4]} {lambda_out[5]} {lambda_out[6]} {lambda_out[7]} {lambda_out[8]} {lambda_out[9]} {lambda_out[10]} {lambda_out[11]} {lambda_out[12]} {lambda_out[13]} {lambda_out[14]} {lambda_out[15]} {lambda_out[16]} {lambda_out[17]} {lambda_out[18]} {lambda_out[19]} {lambda_out[20]} {lambda_out[21]} {lambda_out[22]} {lambda_out[23]} {lambda_out[24]} {lambda_out[25]} {lambda_out[26]} {lambda_out[27]} {lambda_out[28]} {lambda_out[29]} {lambda_out[30]} {lambda_out[31]} {lambda_out[32]} {lambda_out[33]} {lambda_out[34]} {lambda_out[35]} {lambda_out[36]} {lambda_out[37]} {lambda_out[38]} {lambda_out[39]} {lambda_out[40]} {lambda_out[41]} {lambda_out[42]} {lambda_out[43]} {lambda_out[44]} {lambda_out[45]} {lambda_out[46]} {lambda_out[47]} {lambda_out[48]} {lambda_out[49]} {lambda_out[50]} {lambda_out[51]} {lambda_out[52]} {lambda_out[53]} {lambda_out[54]} {lambda_out[55]} {lambda_out[56]} {lambda_out[57]} {lambda_out[58]} {lambda_out[59]} {lambda_out[60]} {lambda_out[61]} {lambda_out[62]} {lambda_out[63]} {lambda_out[64]} {lambda_out[65]} {lambda_out[66]} {lambda_out[67]} {lambda_out[68]} {lambda_out[69]} {lambda_out[70]} {lambda_out[71]} {lambda_out[72]} {lambda_out[73]} {lambda_out[74]} {lambda_out[75]} {lambda_out[76]} {lambda_out[77]} {lambda_out[78]} {lambda_out[79]} {lambda_out[80]} {lambda_out[81]} {lambda_out[82]} {lambda_out[83]} {lambda_out[84]} {lambda_out[85]} {lambda_out[86]} {lambda_out[87]} {lambda_out[88]} {lambda_out[89]} {lambda_out[90]} {lambda_out[91]} {lambda_out[92]} {lambda_out[93]} {lambda_out[94]} {lambda_out[95]} {lambda_out[96]} {lambda_out[97]} {lambda_out[98]} {lambda_out[99]} {lambda_out[100]} {lambda_out[101]} {lambda_out[102]} {lambda_out[103]} {lambda_out[104]} {lambda_out[105]} {lambda_out[106]} {lambda_out[107]} {lambda_out[108]} {lambda_out[109]} {lambda_out[110]} {lambda_out[111]} {lambda_out[112]} {lambda_out[113]} {lambda_out[114]} {lambda_out[115]} {lambda_out[116]} {lambda_out[117]} {lambda_out[118]} {lambda_out[119]} {lambda_out[120]} {lambda_out[121]} {lambda_out[122]} {lambda_out[123]} {lambda_out[124]} {lambda_out[125]} {lambda_out[126]} {lambda_out[127]}}
[05/25 19:50:18     19s] Successfully spread [128] pins.
[05/25 19:50:18     19s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:50:37     20s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:50:37     20s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 0.57 -pin {{n_out[0]} {n_out[1]} {n_out[2]} {n_out[3]} {n_out[4]} {n_out[5]} {n_out[6]} {n_out[7]} {n_out[8]} {n_out[9]} {n_out[10]} {n_out[11]} {n_out[12]} {n_out[13]} {n_out[14]} {n_out[15]} {n_out[16]} {n_out[17]} {n_out[18]} {n_out[19]} {n_out[20]} {n_out[21]} {n_out[22]} {n_out[23]} {n_out[24]} {n_out[25]} {n_out[26]} {n_out[27]} {n_out[28]} {n_out[29]} {n_out[30]} {n_out[31]} {n_out[32]} {n_out[33]} {n_out[34]} {n_out[35]} {n_out[36]} {n_out[37]} {n_out[38]} {n_out[39]} {n_out[40]} {n_out[41]} {n_out[42]} {n_out[43]} {n_out[44]} {n_out[45]} {n_out[46]} {n_out[47]} {n_out[48]} {n_out[49]} {n_out[50]} {n_out[51]} {n_out[52]} {n_out[53]} {n_out[54]} {n_out[55]} {n_out[56]} {n_out[57]} {n_out[58]} {n_out[59]} {n_out[60]} {n_out[61]} {n_out[62]} {n_out[63]} {n_out[64]} {n_out[65]} {n_out[66]} {n_out[67]} {n_out[68]} {n_out[69]} {n_out[70]} {n_out[71]} {n_out[72]} {n_out[73]} {n_out[74]} {n_out[75]} {n_out[76]} {n_out[77]} {n_out[78]} {n_out[79]} {n_out[80]} {n_out[81]} {n_out[82]} {n_out[83]} {n_out[84]} {n_out[85]} {n_out[86]} {n_out[87]} {n_out[88]} {n_out[89]} {n_out[90]} {n_out[91]} {n_out[92]} {n_out[93]} {n_out[94]} {n_out[95]} {n_out[96]} {n_out[97]} {n_out[98]} {n_out[99]} {n_out[100]} {n_out[101]} {n_out[102]} {n_out[103]} {n_out[104]} {n_out[105]} {n_out[106]} {n_out[107]} {n_out[108]} {n_out[109]} {n_out[110]} {n_out[111]} {n_out[112]} {n_out[113]} {n_out[114]} {n_out[115]} {n_out[116]} {n_out[117]} {n_out[118]} {n_out[119]} {n_out[120]} {n_out[121]} {n_out[122]} {n_out[123]} {n_out[124]} {n_out[125]} {n_out[126]} {n_out[127]}}
[05/25 19:50:37     20s] Successfully spread [128] pins.
[05/25 19:50:37     20s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:50:41     20s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:50:41     20s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing -0.57 -pin {{p[0]} {p[1]} {p[2]} {p[3]} {p[4]} {p[5]} {p[6]} {p[7]} {p[8]} {p[9]} {p[10]} {p[11]} {p[12]} {p[13]} {p[14]} {p[15]} {p[16]} {p[17]} {p[18]} {p[19]} {p[20]} {p[21]} {p[22]} {p[23]} {p[24]} {p[25]} {p[26]} {p[27]} {p[28]} {p[29]} {p[30]} {p[31]} {p[32]} {p[33]} {p[34]} {p[35]} {p[36]} {p[37]} {p[38]} {p[39]} {p[40]} {p[41]} {p[42]} {p[43]} {p[44]} {p[45]} {p[46]} {p[47]} {p[48]} {p[49]} {p[50]} {p[51]} {p[52]} {p[53]} {p[54]} {p[55]} {p[56]} {p[57]} {p[58]} {p[59]} {p[60]} {p[61]} {p[62]} {p[63]}}
[05/25 19:50:41     20s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[05/25 19:50:47     20s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:50:47     20s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 0.57 -pin {{p[0]} {p[1]} {p[2]} {p[3]} {p[4]} {p[5]} {p[6]} {p[7]} {p[8]} {p[9]} {p[10]} {p[11]} {p[12]} {p[13]} {p[14]} {p[15]} {p[16]} {p[17]} {p[18]} {p[19]} {p[20]} {p[21]} {p[22]} {p[23]} {p[24]} {p[25]} {p[26]} {p[27]} {p[28]} {p[29]} {p[30]} {p[31]} {p[32]} {p[33]} {p[34]} {p[35]} {p[36]} {p[37]} {p[38]} {p[39]} {p[40]} {p[41]} {p[42]} {p[43]} {p[44]} {p[45]} {p[46]} {p[47]} {p[48]} {p[49]} {p[50]} {p[51]} {p[52]} {p[53]} {p[54]} {p[55]} {p[56]} {p[57]} {p[58]} {p[59]} {p[60]} {p[61]} {p[62]} {p[63]}}
[05/25 19:50:47     20s] Successfully spread [64] pins.
[05/25 19:50:47     20s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:50:55     20s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:50:55     20s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 2 -spreadType center -spacing 0.56 -pin {{q[0]} {q[1]} {q[2]} {q[3]} {q[4]} {q[5]} {q[6]} {q[7]} {q[8]} {q[9]} {q[10]} {q[11]} {q[12]} {q[13]} {q[14]} {q[15]} {q[16]} {q[17]} {q[18]} {q[19]} {q[20]} {q[21]} {q[22]} {q[23]} {q[24]} {q[25]} {q[26]} {q[27]} {q[28]} {q[29]} {q[30]} {q[31]} {q[32]} {q[33]} {q[34]} {q[35]} {q[36]} {q[37]} {q[38]} {q[39]} {q[40]} {q[41]} {q[42]} {q[43]} {q[44]} {q[45]} {q[46]} {q[47]} {q[48]} {q[49]} {q[50]} {q[51]} {q[52]} {q[53]} {q[54]} {q[55]} {q[56]} {q[57]} {q[58]} {q[59]} {q[60]} {q[61]} {q[62]} {q[63]}}
[05/25 19:50:55     20s] Successfully spread [64] pins.
[05/25 19:50:55     20s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:51:30     22s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:51:30     22s] <CMD> editPin -use CLOCK -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 4 -spreadType center -spacing 0.14 -pin clk
[05/25 19:51:30     22s] Successfully spread [1] pins.
[05/25 19:51:30     22s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:51:53     22s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:51:53     22s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 4 -spreadType center -spacing 1.2 -pin {done start rst}
[05/25 19:51:53     22s] Successfully spread [3] pins.
[05/25 19:51:53     22s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:52:08     23s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:52:08     23s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 4 -spreadType center -spacing 0.14 -pin mem_wr_en
[05/25 19:52:08     23s] Successfully spread [1] pins.
[05/25 19:52:08     23s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:52:17     23s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:52:17     23s] <CMD> editPin -use POWER -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.14 -pin VDD
[05/25 19:52:17     23s] Successfully spread [1] pins.
[05/25 19:52:17     23s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:52:31     24s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:52:31     24s] <CMD> editPin -use GROUND -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 10 -spreadType center -spacing 0.14 -pin VSS
[05/25 19:52:31     24s] Successfully spread [1] pins.
[05/25 19:52:31     24s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:53:18     26s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:53:18     26s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 7 -spreadType center -spacing 0.57 -pin {{n_out[0]} {n_out[1]} {n_out[2]} {n_out[3]} {n_out[4]} {n_out[5]} {n_out[6]} {n_out[7]} {n_out[8]} {n_out[9]} {n_out[10]} {n_out[11]} {n_out[12]} {n_out[13]} {n_out[14]} {n_out[15]} {n_out[16]} {n_out[17]} {n_out[18]} {n_out[19]} {n_out[20]} {n_out[21]} {n_out[22]} {n_out[23]} {n_out[24]} {n_out[25]} {n_out[26]} {n_out[27]} {n_out[28]} {n_out[29]} {n_out[30]} {n_out[31]} {n_out[32]} {n_out[33]} {n_out[34]} {n_out[35]} {n_out[36]} {n_out[37]} {n_out[38]} {n_out[39]} {n_out[40]} {n_out[41]} {n_out[42]} {n_out[43]} {n_out[44]} {n_out[45]} {n_out[46]} {n_out[47]} {n_out[48]} {n_out[49]} {n_out[50]} {n_out[51]} {n_out[52]} {n_out[53]} {n_out[54]} {n_out[55]} {n_out[56]} {n_out[57]} {n_out[58]} {n_out[59]} {n_out[60]} {n_out[61]} {n_out[62]} {n_out[63]} {n_out[64]} {n_out[65]} {n_out[66]} {n_out[67]} {n_out[68]} {n_out[69]} {n_out[70]} {n_out[71]} {n_out[72]} {n_out[73]} {n_out[74]} {n_out[75]} {n_out[76]} {n_out[77]} {n_out[78]} {n_out[79]} {n_out[80]} {n_out[81]} {n_out[82]} {n_out[83]} {n_out[84]} {n_out[85]} {n_out[86]} {n_out[87]} {n_out[88]} {n_out[89]} {n_out[90]} {n_out[91]} {n_out[92]} {n_out[93]} {n_out[94]} {n_out[95]} {n_out[96]} {n_out[97]} {n_out[98]} {n_out[99]} {n_out[100]} {n_out[101]} {n_out[102]} {n_out[103]} {n_out[104]} {n_out[105]} {n_out[106]} {n_out[107]} {n_out[108]} {n_out[109]} {n_out[110]} {n_out[111]} {n_out[112]} {n_out[113]} {n_out[114]} {n_out[115]} {n_out[116]} {n_out[117]} {n_out[118]} {n_out[119]} {n_out[120]} {n_out[121]} {n_out[122]} {n_out[123]} {n_out[124]} {n_out[125]} {n_out[126]} {n_out[127]}}
[05/25 19:53:18     26s] Successfully spread [128] pins.
[05/25 19:53:18     26s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:53:21     26s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:53:21     26s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 7 -spreadType center -spacing -0.57 -pin {{p[0]} {p[1]} {p[2]} {p[3]} {p[4]} {p[5]} {p[6]} {p[7]} {p[8]} {p[9]} {p[10]} {p[11]} {p[12]} {p[13]} {p[14]} {p[15]} {p[16]} {p[17]} {p[18]} {p[19]} {p[20]} {p[21]} {p[22]} {p[23]} {p[24]} {p[25]} {p[26]} {p[27]} {p[28]} {p[29]} {p[30]} {p[31]} {p[32]} {p[33]} {p[34]} {p[35]} {p[36]} {p[37]} {p[38]} {p[39]} {p[40]} {p[41]} {p[42]} {p[43]} {p[44]} {p[45]} {p[46]} {p[47]} {p[48]} {p[49]} {p[50]} {p[51]} {p[52]} {p[53]} {p[54]} {p[55]} {p[56]} {p[57]} {p[58]} {p[59]} {p[60]} {p[61]} {p[62]} {p[63]}}
[05/25 19:53:21     26s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[05/25 19:53:28     26s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:53:28     26s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 7 -spreadType center -spacing 0.57 -pin {{p[0]} {p[1]} {p[2]} {p[3]} {p[4]} {p[5]} {p[6]} {p[7]} {p[8]} {p[9]} {p[10]} {p[11]} {p[12]} {p[13]} {p[14]} {p[15]} {p[16]} {p[17]} {p[18]} {p[19]} {p[20]} {p[21]} {p[22]} {p[23]} {p[24]} {p[25]} {p[26]} {p[27]} {p[28]} {p[29]} {p[30]} {p[31]} {p[32]} {p[33]} {p[34]} {p[35]} {p[36]} {p[37]} {p[38]} {p[39]} {p[40]} {p[41]} {p[42]} {p[43]} {p[44]} {p[45]} {p[46]} {p[47]} {p[48]} {p[49]} {p[50]} {p[51]} {p[52]} {p[53]} {p[54]} {p[55]} {p[56]} {p[57]} {p[58]} {p[59]} {p[60]} {p[61]} {p[62]} {p[63]}}
[05/25 19:53:28     26s] Successfully spread [64] pins.
[05/25 19:53:28     26s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:53:36     27s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:53:36     27s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 7 -spreadType center -spacing 0.42 -pin {{q[0]} {q[1]} {q[2]} {q[3]} {q[4]} {q[5]} {q[6]} {q[7]} {q[8]} {q[9]} {q[10]} {q[11]} {q[12]} {q[13]} {q[14]} {q[15]} {q[16]} {q[17]} {q[18]} {q[19]} {q[20]} {q[21]} {q[22]} {q[23]} {q[24]} {q[25]} {q[26]} {q[27]} {q[28]} {q[29]} {q[30]} {q[31]} {q[32]} {q[33]} {q[34]} {q[35]} {q[36]} {q[37]} {q[38]} {q[39]} {q[40]} {q[41]} {q[42]} {q[43]} {q[44]} {q[45]} {q[46]} {q[47]} {q[48]} {q[49]} {q[50]} {q[51]} {q[52]} {q[53]} {q[54]} {q[55]} {q[56]} {q[57]} {q[58]} {q[59]} {q[60]} {q[61]} {q[62]} {q[63]}}
[05/25 19:53:36     27s] Successfully spread [64] pins.
[05/25 19:53:36     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:53:49     27s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:53:49     27s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 7 -spreadType center -spacing 1.12 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 19:53:49     27s] Successfully spread [128] pins.
[05/25 19:53:49     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:53:56     27s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:53:56     27s] <CMD> editPin -pinWidth 0.4 -pinDepth 0.4 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 7 -spreadType center -spacing 0.56 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 19:53:56     27s] Successfully spread [128] pins.
[05/25 19:53:56     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 883.2M).
[05/25 19:54:10     28s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:54:10     28s] <CMD> editPin -pinWidth 0.4 -pinDepth 0.4 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 7 -spreadType center -spacing -0.84 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 19:54:10     28s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[05/25 19:54:10     28s] <CMD> setPinAssignMode -pinEditInBatch false
[05/25 19:54:19     28s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 19:54:40     29s] <CMD> pan -99.618 -46.026
[05/25 19:54:46     30s] <CMD> pan 238.369 -3.153
[05/25 19:55:04     30s] <CMD> pan -0.957 -1.938
[05/25 19:55:12     31s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 19:55:24     31s] <CMD> pan -26.213 25.107
[05/25 19:55:24     31s] <CMD> pan -10.784 11.337
[05/25 19:55:25     32s] <CMD> pan -132.963 178.450
[05/25 19:55:30     32s] <CMD> pan -35.499 -19.070
[05/25 19:55:31     32s] <CMD> pan -17.603 -15.110
[05/25 19:55:32     32s] <CMD> pan -45.624 -60.502
[05/25 19:55:42     32s] <CMD> pan 0.069 -0.218
[05/25 19:55:51     33s] <CMD> pan -3.018 -32.703
[05/25 19:55:58     33s] <CMD> pan 14.780 -197.684
[05/25 19:56:05     34s] <CMD> pan 79.525 158.125
[05/25 19:56:47     35s] **ERROR: (IMPSYT-16250):	Choose the pin list first.
[05/25 19:56:52     36s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:56:52     36s] <CMD> editPin -pinWidth 0.4 -pinDepth 0.4 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 7 -spreadType center -spacing -0.84 -pin {}
[05/25 19:56:52     36s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[05/25 19:56:52     36s] <CMD> setPinAssignMode -pinEditInBatch false
[05/25 19:57:07     36s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 19:57:18     37s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:57:18     37s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1.71 -pin {{addr_wr_out[0]} {addr_wr_out[1]} {addr_wr_out[2]} {addr_wr_out[3]} {addr_wr_out[4]} {addr_wr_out[5]} {addr_wr_out[6]} {addr_wr_out[7]} {addr_wr_out[8]} {addr_wr_out[9]} {addr_wr_out[10]} {addr_wr_out[11]} {addr_wr_out[12]} {addr_wr_out[13]} {addr_wr_out[14]} {addr_wr_out[15]} {addr_wr_out[16]} {addr_wr_out[17]} {addr_wr_out[18]} {addr_wr_out[19]} {addr_wr_out[20]} {addr_wr_out[21]} {addr_wr_out[22]} {addr_wr_out[23]} {addr_wr_out[24]} {addr_wr_out[25]} {addr_wr_out[26]} {addr_wr_out[27]} {addr_wr_out[28]} {addr_wr_out[29]} {addr_wr_out[30]} {addr_wr_out[31]} {addr_wr_out[32]} {addr_wr_out[33]} {addr_wr_out[34]} {addr_wr_out[35]} {addr_wr_out[36]} {addr_wr_out[37]} {addr_wr_out[38]} {addr_wr_out[39]} {addr_wr_out[40]} {addr_wr_out[41]} {addr_wr_out[42]} {addr_wr_out[43]} {addr_wr_out[44]} {addr_wr_out[45]} {addr_wr_out[46]} {addr_wr_out[47]} {addr_wr_out[48]} {addr_wr_out[49]} {addr_wr_out[50]} {addr_wr_out[51]} {addr_wr_out[52]} {addr_wr_out[53]} {addr_wr_out[54]} {addr_wr_out[55]} {addr_wr_out[56]} {addr_wr_out[57]} {addr_wr_out[58]} {addr_wr_out[59]} {addr_wr_out[60]} {addr_wr_out[61]} {addr_wr_out[62]} {addr_wr_out[63]}}
[05/25 19:57:18     37s] Successfully spread [64] pins.
[05/25 19:57:18     37s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 19:57:42     38s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:57:42     38s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 1.26 -pin {{lambda_out[0]} {lambda_out[1]} {lambda_out[2]} {lambda_out[3]} {lambda_out[4]} {lambda_out[5]} {lambda_out[6]} {lambda_out[7]} {lambda_out[8]} {lambda_out[9]} {lambda_out[10]} {lambda_out[11]} {lambda_out[12]} {lambda_out[13]} {lambda_out[14]} {lambda_out[15]} {lambda_out[16]} {lambda_out[17]} {lambda_out[18]} {lambda_out[19]} {lambda_out[20]} {lambda_out[21]} {lambda_out[22]} {lambda_out[23]} {lambda_out[24]} {lambda_out[25]} {lambda_out[26]} {lambda_out[27]} {lambda_out[28]} {lambda_out[29]} {lambda_out[30]} {lambda_out[31]} {lambda_out[32]} {lambda_out[33]} {lambda_out[34]} {lambda_out[35]} {lambda_out[36]} {lambda_out[37]} {lambda_out[38]} {lambda_out[39]} {lambda_out[40]} {lambda_out[41]} {lambda_out[42]} {lambda_out[43]} {lambda_out[44]} {lambda_out[45]} {lambda_out[46]} {lambda_out[47]} {lambda_out[48]} {lambda_out[49]} {lambda_out[50]} {lambda_out[51]} {lambda_out[52]} {lambda_out[53]} {lambda_out[54]} {lambda_out[55]} {lambda_out[56]} {lambda_out[57]} {lambda_out[58]} {lambda_out[59]} {lambda_out[60]} {lambda_out[61]} {lambda_out[62]} {lambda_out[63]} {lambda_out[64]} {lambda_out[65]} {lambda_out[66]} {lambda_out[67]} {lambda_out[68]} {lambda_out[69]} {lambda_out[70]} {lambda_out[71]} {lambda_out[72]} {lambda_out[73]} {lambda_out[74]} {lambda_out[75]} {lambda_out[76]} {lambda_out[77]} {lambda_out[78]} {lambda_out[79]} {lambda_out[80]} {lambda_out[81]} {lambda_out[82]} {lambda_out[83]} {lambda_out[84]} {lambda_out[85]} {lambda_out[86]} {lambda_out[87]} {lambda_out[88]} {lambda_out[89]} {lambda_out[90]} {lambda_out[91]} {lambda_out[92]} {lambda_out[93]} {lambda_out[94]} {lambda_out[95]} {lambda_out[96]} {lambda_out[97]} {lambda_out[98]} {lambda_out[99]} {lambda_out[100]} {lambda_out[101]} {lambda_out[102]} {lambda_out[103]} {lambda_out[104]} {lambda_out[105]} {lambda_out[106]} {lambda_out[107]} {lambda_out[108]} {lambda_out[109]} {lambda_out[110]} {lambda_out[111]} {lambda_out[112]} {lambda_out[113]} {lambda_out[114]} {lambda_out[115]} {lambda_out[116]} {lambda_out[117]} {lambda_out[118]} {lambda_out[119]} {lambda_out[120]} {lambda_out[121]} {lambda_out[122]} {lambda_out[123]} {lambda_out[124]} {lambda_out[125]} {lambda_out[126]} {lambda_out[127]}}
[05/25 19:57:42     38s] Successfully spread [128] pins.
[05/25 19:57:42     38s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 19:57:53     38s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:57:53     38s] <CMD> editPin -pinWidth 0.4 -pinDepth 0.4 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 7 -spreadType center -spacing 0.84 -pin {{p[0]} {p[1]} {p[2]} {p[3]} {p[4]} {p[5]} {p[6]} {p[7]} {p[8]} {p[9]} {p[10]} {p[11]} {p[12]} {p[13]} {p[14]} {p[15]} {p[16]} {p[17]} {p[18]} {p[19]} {p[20]} {p[21]} {p[22]} {p[23]} {p[24]} {p[25]} {p[26]} {p[27]} {p[28]} {p[29]} {p[30]} {p[31]} {p[32]} {p[33]} {p[34]} {p[35]} {p[36]} {p[37]} {p[38]} {p[39]} {p[40]} {p[41]} {p[42]} {p[43]} {p[44]} {p[45]} {p[46]} {p[47]} {p[48]} {p[49]} {p[50]} {p[51]} {p[52]} {p[53]} {p[54]} {p[55]} {p[56]} {p[57]} {p[58]} {p[59]} {p[60]} {p[61]} {p[62]} {p[63]}}
[05/25 19:57:53     38s] Successfully spread [64] pins.
[05/25 19:57:53     38s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 19:58:00     38s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:58:00     38s] <CMD> editPin -pinWidth 0.4 -pinDepth 0.4 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 7 -spreadType center -spacing 0.84 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 19:58:00     38s] Successfully spread [128] pins.
[05/25 19:58:00     38s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 19:58:11     39s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:58:11     39s] <CMD> editPin -pinWidth 0.4 -pinDepth 0.4 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 7 -spreadType center -spacing 0.84 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 19:58:11     39s] Successfully spread [128] pins.
[05/25 19:58:11     39s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 19:58:12     39s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:58:12     39s] <CMD> editPin -pinWidth 0.4 -pinDepth 0.4 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 7 -spreadType center -spacing -1.68 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 19:58:12     39s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[05/25 19:58:12     39s] <CMD> setPinAssignMode -pinEditInBatch false
[05/25 19:58:25     40s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 19:58:32     40s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:58:32     40s] <CMD> editPin -pinWidth 0.4 -pinDepth 0.4 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 7 -spreadType center -spacing 0.84 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 19:58:32     40s] Successfully spread [128] pins.
[05/25 19:58:32     40s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 19:58:44     40s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:58:44     40s] <CMD> editPin -pinWidth 0.4 -pinDepth 0.4 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 7 -spreadType center -spacing 0.86 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 19:58:44     40s] Successfully spread [128] pins.
[05/25 19:58:44     40s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 19:58:56     41s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:58:56     41s] <CMD> editPin -pinWidth 0.4 -pinDepth 0.4 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 7 -spreadType center -spacing 0.84 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 19:58:56     41s] Successfully spread [128] pins.
[05/25 19:58:56     41s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 19:59:05     41s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:59:05     41s] <CMD> editPin -pinWidth 0.4 -pinDepth 0.4 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 7 -spreadType center -spacing 1.68 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 19:59:05     41s] Selected [128] pin for spreading. Could not spread (20 out of 128) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[05/25 19:59:05     41s] 
[05/25 19:59:05     41s] Following pins are not spread:
[05/25 19:59:05     41s]   u_out[0]
[05/25 19:59:05     41s]   u_out[1]
[05/25 19:59:05     41s]   u_out[2]
[05/25 19:59:05     41s]   u_out[3]
[05/25 19:59:05     41s]   u_out[4]
[05/25 19:59:05     41s]   u_out[5]
[05/25 19:59:05     41s]   u_out[6]
[05/25 19:59:05     41s]   u_out[7]
[05/25 19:59:05     41s]   u_out[8]
[05/25 19:59:05     41s]   u_out[9]
[05/25 19:59:05     41s]   u_out[118]
[05/25 19:59:05     41s]   u_out[119]
[05/25 19:59:05     41s]   u_out[120]
[05/25 19:59:05     41s]   u_out[121]
[05/25 19:59:05     41s]   u_out[122]
[05/25 19:59:05     41s]   u_out[123]
[05/25 19:59:05     41s]   u_out[124]
[05/25 19:59:05     41s]   u_out[125]
[05/25 19:59:05     41s]   u_out[126]
[05/25 19:59:05     41s]   u_out[127]
[05/25 19:59:05     41s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 19:59:30     42s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:59:30     42s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 1.0 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 19:59:31     42s] Successfully spread [128] pins.
[05/25 19:59:31     42s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 885.2M).
[05/25 19:59:33     43s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:59:33     43s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing -1.52 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 19:59:33     43s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[05/25 19:59:33     43s] <CMD> setPinAssignMode -pinEditInBatch false
[05/25 19:59:37     43s] <CMD> pan 175.988 3.200
[05/25 19:59:45     43s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/25 19:59:57     44s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 19:59:57     44s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 1.7 -pin {{addr_wr_out[0]} {addr_wr_out[1]} {addr_wr_out[2]} {addr_wr_out[3]} {addr_wr_out[4]} {addr_wr_out[5]} {addr_wr_out[6]} {addr_wr_out[7]} {addr_wr_out[8]} {addr_wr_out[9]} {addr_wr_out[10]} {addr_wr_out[11]} {addr_wr_out[12]} {addr_wr_out[13]} {addr_wr_out[14]} {addr_wr_out[15]} {addr_wr_out[16]} {addr_wr_out[17]} {addr_wr_out[18]} {addr_wr_out[19]} {addr_wr_out[20]} {addr_wr_out[21]} {addr_wr_out[22]} {addr_wr_out[23]} {addr_wr_out[24]} {addr_wr_out[25]} {addr_wr_out[26]} {addr_wr_out[27]} {addr_wr_out[28]} {addr_wr_out[29]} {addr_wr_out[30]} {addr_wr_out[31]} {addr_wr_out[32]} {addr_wr_out[33]} {addr_wr_out[34]} {addr_wr_out[35]} {addr_wr_out[36]} {addr_wr_out[37]} {addr_wr_out[38]} {addr_wr_out[39]} {addr_wr_out[40]} {addr_wr_out[41]} {addr_wr_out[42]} {addr_wr_out[43]} {addr_wr_out[44]} {addr_wr_out[45]} {addr_wr_out[46]} {addr_wr_out[47]} {addr_wr_out[48]} {addr_wr_out[49]} {addr_wr_out[50]} {addr_wr_out[51]} {addr_wr_out[52]} {addr_wr_out[53]} {addr_wr_out[54]} {addr_wr_out[55]} {addr_wr_out[56]} {addr_wr_out[57]} {addr_wr_out[58]} {addr_wr_out[59]} {addr_wr_out[60]} {addr_wr_out[61]} {addr_wr_out[62]} {addr_wr_out[63]}}
[05/25 19:59:57     44s] Successfully spread [64] pins.
[05/25 19:59:57     44s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 20:00:02     44s] <CMD> pan -86.588 -0.753
[05/25 20:00:14     44s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 20:00:14     44s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing -1.26 -pin {{lambda_out[0]} {lambda_out[1]} {lambda_out[2]} {lambda_out[3]} {lambda_out[4]} {lambda_out[5]} {lambda_out[6]} {lambda_out[7]} {lambda_out[8]} {lambda_out[9]} {lambda_out[10]} {lambda_out[11]} {lambda_out[12]} {lambda_out[13]} {lambda_out[14]} {lambda_out[15]} {lambda_out[16]} {lambda_out[17]} {lambda_out[18]} {lambda_out[19]} {lambda_out[20]} {lambda_out[21]} {lambda_out[22]} {lambda_out[23]} {lambda_out[24]} {lambda_out[25]} {lambda_out[26]} {lambda_out[27]} {lambda_out[28]} {lambda_out[29]} {lambda_out[30]} {lambda_out[31]} {lambda_out[32]} {lambda_out[33]} {lambda_out[34]} {lambda_out[35]} {lambda_out[36]} {lambda_out[37]} {lambda_out[38]} {lambda_out[39]} {lambda_out[40]} {lambda_out[41]} {lambda_out[42]} {lambda_out[43]} {lambda_out[44]} {lambda_out[45]} {lambda_out[46]} {lambda_out[47]} {lambda_out[48]} {lambda_out[49]} {lambda_out[50]} {lambda_out[51]} {lambda_out[52]} {lambda_out[53]} {lambda_out[54]} {lambda_out[55]} {lambda_out[56]} {lambda_out[57]} {lambda_out[58]} {lambda_out[59]} {lambda_out[60]} {lambda_out[61]} {lambda_out[62]} {lambda_out[63]} {lambda_out[64]} {lambda_out[65]} {lambda_out[66]} {lambda_out[67]} {lambda_out[68]} {lambda_out[69]} {lambda_out[70]} {lambda_out[71]} {lambda_out[72]} {lambda_out[73]} {lambda_out[74]} {lambda_out[75]} {lambda_out[76]} {lambda_out[77]} {lambda_out[78]} {lambda_out[79]} {lambda_out[80]} {lambda_out[81]} {lambda_out[82]} {lambda_out[83]} {lambda_out[84]} {lambda_out[85]} {lambda_out[86]} {lambda_out[87]} {lambda_out[88]} {lambda_out[89]} {lambda_out[90]} {lambda_out[91]} {lambda_out[92]} {lambda_out[93]} {lambda_out[94]} {lambda_out[95]} {lambda_out[96]} {lambda_out[97]} {lambda_out[98]} {lambda_out[99]} {lambda_out[100]} {lambda_out[101]} {lambda_out[102]} {lambda_out[103]} {lambda_out[104]} {lambda_out[105]} {lambda_out[106]} {lambda_out[107]} {lambda_out[108]} {lambda_out[109]} {lambda_out[110]} {lambda_out[111]} {lambda_out[112]} {lambda_out[113]} {lambda_out[114]} {lambda_out[115]} {lambda_out[116]} {lambda_out[117]} {lambda_out[118]} {lambda_out[119]} {lambda_out[120]} {lambda_out[121]} {lambda_out[122]} {lambda_out[123]} {lambda_out[124]} {lambda_out[125]} {lambda_out[126]} {lambda_out[127]}}
[05/25 20:00:14     44s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[05/25 20:00:19     45s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 20:00:19     45s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 1.26 -pin {{lambda_out[0]} {lambda_out[1]} {lambda_out[2]} {lambda_out[3]} {lambda_out[4]} {lambda_out[5]} {lambda_out[6]} {lambda_out[7]} {lambda_out[8]} {lambda_out[9]} {lambda_out[10]} {lambda_out[11]} {lambda_out[12]} {lambda_out[13]} {lambda_out[14]} {lambda_out[15]} {lambda_out[16]} {lambda_out[17]} {lambda_out[18]} {lambda_out[19]} {lambda_out[20]} {lambda_out[21]} {lambda_out[22]} {lambda_out[23]} {lambda_out[24]} {lambda_out[25]} {lambda_out[26]} {lambda_out[27]} {lambda_out[28]} {lambda_out[29]} {lambda_out[30]} {lambda_out[31]} {lambda_out[32]} {lambda_out[33]} {lambda_out[34]} {lambda_out[35]} {lambda_out[36]} {lambda_out[37]} {lambda_out[38]} {lambda_out[39]} {lambda_out[40]} {lambda_out[41]} {lambda_out[42]} {lambda_out[43]} {lambda_out[44]} {lambda_out[45]} {lambda_out[46]} {lambda_out[47]} {lambda_out[48]} {lambda_out[49]} {lambda_out[50]} {lambda_out[51]} {lambda_out[52]} {lambda_out[53]} {lambda_out[54]} {lambda_out[55]} {lambda_out[56]} {lambda_out[57]} {lambda_out[58]} {lambda_out[59]} {lambda_out[60]} {lambda_out[61]} {lambda_out[62]} {lambda_out[63]} {lambda_out[64]} {lambda_out[65]} {lambda_out[66]} {lambda_out[67]} {lambda_out[68]} {lambda_out[69]} {lambda_out[70]} {lambda_out[71]} {lambda_out[72]} {lambda_out[73]} {lambda_out[74]} {lambda_out[75]} {lambda_out[76]} {lambda_out[77]} {lambda_out[78]} {lambda_out[79]} {lambda_out[80]} {lambda_out[81]} {lambda_out[82]} {lambda_out[83]} {lambda_out[84]} {lambda_out[85]} {lambda_out[86]} {lambda_out[87]} {lambda_out[88]} {lambda_out[89]} {lambda_out[90]} {lambda_out[91]} {lambda_out[92]} {lambda_out[93]} {lambda_out[94]} {lambda_out[95]} {lambda_out[96]} {lambda_out[97]} {lambda_out[98]} {lambda_out[99]} {lambda_out[100]} {lambda_out[101]} {lambda_out[102]} {lambda_out[103]} {lambda_out[104]} {lambda_out[105]} {lambda_out[106]} {lambda_out[107]} {lambda_out[108]} {lambda_out[109]} {lambda_out[110]} {lambda_out[111]} {lambda_out[112]} {lambda_out[113]} {lambda_out[114]} {lambda_out[115]} {lambda_out[116]} {lambda_out[117]} {lambda_out[118]} {lambda_out[119]} {lambda_out[120]} {lambda_out[121]} {lambda_out[122]} {lambda_out[123]} {lambda_out[124]} {lambda_out[125]} {lambda_out[126]} {lambda_out[127]}}
[05/25 20:00:19     45s] Successfully spread [128] pins.
[05/25 20:00:19     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 20:00:27     45s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 20:00:27     45s] <CMD> editPin -pinWidth 0.4 -pinDepth 0.4 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 7 -spreadType center -spacing 0.84 -pin {{p[0]} {p[1]} {p[2]} {p[3]} {p[4]} {p[5]} {p[6]} {p[7]} {p[8]} {p[9]} {p[10]} {p[11]} {p[12]} {p[13]} {p[14]} {p[15]} {p[16]} {p[17]} {p[18]} {p[19]} {p[20]} {p[21]} {p[22]} {p[23]} {p[24]} {p[25]} {p[26]} {p[27]} {p[28]} {p[29]} {p[30]} {p[31]} {p[32]} {p[33]} {p[34]} {p[35]} {p[36]} {p[37]} {p[38]} {p[39]} {p[40]} {p[41]} {p[42]} {p[43]} {p[44]} {p[45]} {p[46]} {p[47]} {p[48]} {p[49]} {p[50]} {p[51]} {p[52]} {p[53]} {p[54]} {p[55]} {p[56]} {p[57]} {p[58]} {p[59]} {p[60]} {p[61]} {p[62]} {p[63]}}
[05/25 20:00:27     45s] Successfully spread [64] pins.
[05/25 20:00:27     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 20:00:36     45s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 20:00:36     45s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 1 -spreadType center -spacing 1.52 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 20:00:36     45s] Successfully spread [128] pins.
[05/25 20:00:36     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 20:00:43     46s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 20:00:43     46s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 1 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 20:00:43     46s] Successfully spread [128] pins.
[05/25 20:00:43     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 20:00:47     46s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 20:00:47     46s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 1 -spreadType center -spacing 1 -pin {{u_out[0]} {u_out[1]} {u_out[2]} {u_out[3]} {u_out[4]} {u_out[5]} {u_out[6]} {u_out[7]} {u_out[8]} {u_out[9]} {u_out[10]} {u_out[11]} {u_out[12]} {u_out[13]} {u_out[14]} {u_out[15]} {u_out[16]} {u_out[17]} {u_out[18]} {u_out[19]} {u_out[20]} {u_out[21]} {u_out[22]} {u_out[23]} {u_out[24]} {u_out[25]} {u_out[26]} {u_out[27]} {u_out[28]} {u_out[29]} {u_out[30]} {u_out[31]} {u_out[32]} {u_out[33]} {u_out[34]} {u_out[35]} {u_out[36]} {u_out[37]} {u_out[38]} {u_out[39]} {u_out[40]} {u_out[41]} {u_out[42]} {u_out[43]} {u_out[44]} {u_out[45]} {u_out[46]} {u_out[47]} {u_out[48]} {u_out[49]} {u_out[50]} {u_out[51]} {u_out[52]} {u_out[53]} {u_out[54]} {u_out[55]} {u_out[56]} {u_out[57]} {u_out[58]} {u_out[59]} {u_out[60]} {u_out[61]} {u_out[62]} {u_out[63]} {u_out[64]} {u_out[65]} {u_out[66]} {u_out[67]} {u_out[68]} {u_out[69]} {u_out[70]} {u_out[71]} {u_out[72]} {u_out[73]} {u_out[74]} {u_out[75]} {u_out[76]} {u_out[77]} {u_out[78]} {u_out[79]} {u_out[80]} {u_out[81]} {u_out[82]} {u_out[83]} {u_out[84]} {u_out[85]} {u_out[86]} {u_out[87]} {u_out[88]} {u_out[89]} {u_out[90]} {u_out[91]} {u_out[92]} {u_out[93]} {u_out[94]} {u_out[95]} {u_out[96]} {u_out[97]} {u_out[98]} {u_out[99]} {u_out[100]} {u_out[101]} {u_out[102]} {u_out[103]} {u_out[104]} {u_out[105]} {u_out[106]} {u_out[107]} {u_out[108]} {u_out[109]} {u_out[110]} {u_out[111]} {u_out[112]} {u_out[113]} {u_out[114]} {u_out[115]} {u_out[116]} {u_out[117]} {u_out[118]} {u_out[119]} {u_out[120]} {u_out[121]} {u_out[122]} {u_out[123]} {u_out[124]} {u_out[125]} {u_out[126]} {u_out[127]}}
[05/25 20:00:47     46s] Successfully spread [128] pins.
[05/25 20:00:47     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 20:00:57     46s] <CMD> setPinAssignMode -pinEditInBatch true
[05/25 20:00:57     46s] <CMD> editPin -pinWidth 0.4 -pinDepth 0.4 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 7 -spreadType center -spacing 0.84 -pin {{q[0]} {q[1]} {q[2]} {q[3]} {q[4]} {q[5]} {q[6]} {q[7]} {q[8]} {q[9]} {q[10]} {q[11]} {q[12]} {q[13]} {q[14]} {q[15]} {q[16]} {q[17]} {q[18]} {q[19]} {q[20]} {q[21]} {q[22]} {q[23]} {q[24]} {q[25]} {q[26]} {q[27]} {q[28]} {q[29]} {q[30]} {q[31]} {q[32]} {q[33]} {q[34]} {q[35]} {q[36]} {q[37]} {q[38]} {q[39]} {q[40]} {q[41]} {q[42]} {q[43]} {q[44]} {q[45]} {q[46]} {q[47]} {q[48]} {q[49]} {q[50]} {q[51]} {q[52]} {q[53]} {q[54]} {q[55]} {q[56]} {q[57]} {q[58]} {q[59]} {q[60]} {q[61]} {q[62]} {q[63]}}
[05/25 20:00:57     46s] Successfully spread [64] pins.
[05/25 20:00:57     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 885.2M).
[05/25 20:00:57     47s] <CMD> setPinAssignMode -pinEditInBatch false
[05/25 20:01:08     47s] <CMD> pan 1.504 -0.212
[05/25 20:01:13     47s] <CMD> pan 3.635 -0.163
[05/25 20:01:14     47s] <CMD> pan 3.770 0.041
[05/25 20:01:17     47s] <CMD> pan -7.022 -75.310
[05/25 20:01:19     48s] <CMD> pan 236.281 -41.735
[05/25 20:01:32     48s] <CMD> saveDesign Top.enc
[05/25 20:01:32     48s] #- Begin Save netlist data ... (date=05/25 20:01:32, mem=885.2M)
[05/25 20:01:32     48s] Writing Binary DB to Top.enc.dat.tmp/key_generation.v.bin ...
[05/25 20:01:32     48s] #- End Save netlist data ... (date=05/25 20:01:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=577.9M, current mem=1399.2M)
[05/25 20:01:32     48s] #- Begin Save AAE data ... (date=05/25 20:01:32, mem=1399.2M)
[05/25 20:01:32     48s] Saving AAE Data ...
[05/25 20:01:32     48s] #- End Save AAE data ... (date=05/25 20:01:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=577.9M, current mem=1399.2M)
[05/25 20:01:32     48s] #- Begin Save clock tree data ... (date=05/25 20:01:32, mem=1399.2M)
[05/25 20:01:32     48s] #- End Save clock tree data ... (date=05/25 20:01:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=577.9M, current mem=1399.2M)
[05/25 20:01:32     48s] Saving preference file Top.enc.dat.tmp/gui.pref.tcl ...
[05/25 20:01:32     48s] Saving mode setting ...
[05/25 20:01:32     48s] Saving global file ...
[05/25 20:01:33     48s] #- Begin Save floorplan data ... (date=05/25 20:01:33, mem=1399.2M)
[05/25 20:01:33     48s] Saving floorplan file ...
[05/25 20:01:33     48s] #- End Save floorplan data ... (date=05/25 20:01:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=580.1M, current mem=1399.2M)
[05/25 20:01:33     48s] Saving Drc markers ...
[05/25 20:01:33     48s] ... No Drc file written since there is no markers found.
[05/25 20:01:33     48s] #- Begin Save placement data ... (date=05/25 20:01:33, mem=1399.2M)
[05/25 20:01:33     48s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/25 20:01:33     48s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1399.2M) ***
[05/25 20:01:33     48s] #- End Save placement data ... (date=05/25 20:01:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=580.2M, current mem=1399.2M)
[05/25 20:01:33     48s] #- Begin Save routing data ... (date=05/25 20:01:33, mem=1399.2M)
[05/25 20:01:33     48s] Saving route file ...
[05/25 20:01:33     48s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1399.2M) ***
[05/25 20:01:33     48s] #- End Save routing data ... (date=05/25 20:01:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=580.4M, current mem=1399.2M)
[05/25 20:01:33     48s] Saving property file Top.enc.dat.tmp/key_generation.prop
[05/25 20:01:33     48s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1399.2M) ***
[05/25 20:01:33     48s] #- Begin Save power constraints data ... (date=05/25 20:01:33, mem=1399.2M)
[05/25 20:01:33     48s] #- End Save power constraints data ... (date=05/25 20:01:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=580.4M, current mem=1399.2M)
[05/25 20:01:33     48s] No integration constraint in the design.
[05/25 20:01:33     48s] Generated self-contained design Top.enc.dat.tmp
[05/25 20:01:33     48s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 20:01:33     48s] 
[05/25 20:01:33     48s] <CMD> addRing -nets {VSS VDD} -type core_rings -follow io -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 0 bottom 0 left 0 right 0} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/25 20:01:33     48s] #- Begin addRing (date=05/25 20:01:33, mem=886.2M)
[05/25 20:01:33     48s] 
[05/25 20:01:33     48s] The power planner will calculate offsets from I/O rows.
[05/25 20:01:33     48s] Ring generation is complete.
[05/25 20:01:33     48s] vias are now being generated.
[05/25 20:01:33     48s] addRing created 9 wires.
[05/25 20:01:33     48s] ViaGen created 14 vias and deleted 0 via to avoid violation.
[05/25 20:01:33     48s] +--------+----------------+----------------+
[05/25 20:01:33     48s] |  Layer |     Created    |     Deleted    |
[05/25 20:01:33     48s] +--------+----------------+----------------+
[05/25 20:01:33     48s] | metal4 |        5       |       NA       |
[05/25 20:01:33     48s] |  via4  |        9       |        0       |
[05/25 20:01:33     48s] | metal5 |        4       |       NA       |
[05/25 20:01:33     48s] |  via5  |        1       |        0       |
[05/25 20:01:33     48s] |  via6  |        1       |        0       |
[05/25 20:01:33     48s] |  via7  |        1       |        0       |
[05/25 20:01:33     48s] |  via8  |        1       |        0       |
[05/25 20:01:33     48s] |  via9  |        1       |        0       |
[05/25 20:01:33     48s] +--------+----------------+----------------+
[05/25 20:01:33     48s] #- End addRing (date=05/25 20:01:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=574.9M, current mem=886.2M)
[05/25 20:01:33     48s] <CMD> addStripe -block_ring_top_layer_limit metal5 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal3 -set_to_set_distance 5 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal5 -spacing 1 -xleft_offset 1 -merge_stripes_value 0.095 -layer metal4 -block_ring_bottom_layer_limit metal3 -width 1 -nets {VSS VDD} -stacked_via_bottom_layer metal1
[05/25 20:01:33     48s] #- Begin addStripe (date=05/25 20:01:33, mem=886.2M)
[05/25 20:01:33     48s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[05/25 20:01:33     48s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[05/25 20:01:33     48s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[05/25 20:01:33     48s] 
[05/25 20:01:33     48s] Starting stripe generation ...
[05/25 20:01:33     48s] Non-Default setAddStripeOption Settings :
[05/25 20:01:33     48s]   NONE
[05/25 20:01:33     48s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 269.540 0.000 269.540 271.160 with width 1.000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[05/25 20:01:33     48s] Stripe generation is complete.
[05/25 20:01:33     48s] vias are now being generated.
[05/25 20:01:33     48s] addStripe created 106 wires.
[05/25 20:01:33     48s] ViaGen created 212 vias and deleted 0 via to avoid violation.
[05/25 20:01:33     48s] +--------+----------------+----------------+
[05/25 20:01:33     48s] |  Layer |     Created    |     Deleted    |
[05/25 20:01:33     48s] +--------+----------------+----------------+
[05/25 20:01:33     48s] | metal4 |       106      |       NA       |
[05/25 20:01:33     48s] |  via4  |       212      |        0       |
[05/25 20:01:33     48s] +--------+----------------+----------------+
[05/25 20:01:33     48s] #- End addStripe (date=05/25 20:01:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=574.9M, current mem=887.3M)
[05/25 20:01:33     48s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { 1 10 } -blockPinTarget {nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 10 -crossoverViaTopLayer 10 -targetViaBottomLayer 1 -nets { VDD VSS }
[05/25 20:01:33     48s] #- Begin sroute (date=05/25 20:01:33, mem=887.3M)
[05/25 20:01:33     48s] **WARN: (IMPSR-4054):	Option -checkAlignedSecondaryPin is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -checkAlignedSecondaryPin from the script.
[05/25 20:01:33     48s] **WARN: (IMPSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[05/25 20:01:33     48s] **WARN: (IMPSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[05/25 20:01:33     48s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[05/25 20:01:33     48s] **WARN: (IMPSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[05/25 20:01:33     48s] *** Begin SPECIAL ROUTE on Sat May 25 20:01:33 2024 ***
[05/25 20:01:33     48s] SPECIAL ROUTE ran on directory: /home/sfs6562/CE392/backend/innovus
[05/25 20:01:33     48s] SPECIAL ROUTE ran on machine: gordon.ece.northwestern.edu (Linux 4.18.0-553.el8_10.x86_64 x86_64 3.00Ghz)
[05/25 20:01:33     48s] 
[05/25 20:01:33     48s] Begin option processing ...
[05/25 20:01:33     48s] srouteConnectPowerBump set to false
[05/25 20:01:33     48s] routeSelectNet set to "VDD VSS"
[05/25 20:01:33     48s] routeSpecial set to true
[05/25 20:01:33     48s] srouteBlockPin set to "useLef"
[05/25 20:01:33     48s] srouteBottomLayerLimit set to 1
[05/25 20:01:33     48s] srouteBottomTargetLayerLimit set to 1
[05/25 20:01:33     48s] srouteConnectConverterPin set to false
[05/25 20:01:33     48s] srouteCrossoverViaBottomLayer set to 1
[05/25 20:01:33     48s] srouteCrossoverViaTopLayer set to 10
[05/25 20:01:33     48s] srouteFollowCorePinEnd set to 3
[05/25 20:01:33     48s] srouteJogControl set to "preferWithChanges differentLayer"
[05/25 20:01:33     48s] srouteLevelShifterMaxGap set to 1
[05/25 20:01:33     48s] sroutePadPinAllPorts set to true
[05/25 20:01:33     48s] sroutePreserveExistingRoutes set to true
[05/25 20:01:33     48s] srouteRoutePowerBarPortOnBothDir set to true
[05/25 20:01:33     48s] srouteStopBlockPin set to "nearestTarget"
[05/25 20:01:33     48s] srouteTopLayerLimit set to 10
[05/25 20:01:33     48s] srouteTopTargetLayerLimit set to 10
[05/25 20:01:33     48s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1627.00 megs.
[05/25 20:01:33     48s] 
[05/25 20:01:33     48s] Reading DB technology information...
[05/25 20:01:33     48s] Finished reading DB technology information.
[05/25 20:01:33     48s] Reading floorplan and netlist information...
[05/25 20:01:33     48s] Finished reading floorplan and netlist information.
[05/25 20:01:33     49s] Read in 20 layers, 10 routing layers, 1 overlap layer
[05/25 20:01:33     49s] Read in 134 macros, 44 used
[05/25 20:01:33     49s] Read in 44 components
[05/25 20:01:33     49s]   44 core components: 44 unplaced, 0 placed, 0 fixed
[05/25 20:01:33     49s] Read in 828 physical pins
[05/25 20:01:33     49s]   828 physical pins: 0 unplaced, 774 placed, 54 fixed
[05/25 20:01:33     49s] Read in 774 nets
[05/25 20:01:33     49s] Read in 2 special nets, 2 routed
[05/25 20:01:33     49s] Read in 916 terminals
[05/25 20:01:33     49s] 2 nets selected.
[05/25 20:01:33     49s] 
[05/25 20:01:33     49s] Begin power routing ...
[05/25 20:01:33     49s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[05/25 20:01:33     49s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/25 20:01:33     49s] Type 'man IMPSR-1256' for more detail.
[05/25 20:01:33     49s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/25 20:01:33     49s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[05/25 20:01:33     49s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/25 20:01:33     49s] Type 'man IMPSR-1256' for more detail.
[05/25 20:01:33     49s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/25 20:01:33     49s] CPU time for FollowPin 0 seconds
[05/25 20:01:34     49s] CPU time for FollowPin 0 seconds
[05/25 20:01:34     49s]   Number of IO ports routed: 0
[05/25 20:01:34     49s]   Number of Block ports routed: 0
[05/25 20:01:34     49s]   Number of Stripe ports routed: 0
[05/25 20:01:34     49s]   Number of Core ports routed: 382
[05/25 20:01:34     49s]   Number of Pad ports routed: 0
[05/25 20:01:34     49s]   Number of Power Bump ports routed: 0
[05/25 20:01:34     49s]   Number of Followpin connections: 191
[05/25 20:01:34     49s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 1647.00 megs.
[05/25 20:01:34     49s] 
[05/25 20:01:34     49s] 
[05/25 20:01:34     49s] 
[05/25 20:01:34     49s]  Begin updating DB with routing results ...
[05/25 20:01:34     49s]  Updating DB with 43 via definition ...
[05/25 20:01:34     49s]  Updating DB with 828 io pins ...Extracting standard cell pins and blockage ...... 
[05/25 20:01:34     49s] Pin and blockage extraction finished
[05/25 20:01:34     49s] 
[05/25 20:01:34     49s] 
sroute post-processing starts at Sat May 25 20:01:34 2024
The viaGen is rebuilding shadow vias for net VSS.
[05/25 20:01:34     49s] sroute post-processing ends at Sat May 25 20:01:34 2024
sroute created 574 wires.
[05/25 20:01:34     49s] ViaGen created 31515 vias and deleted 0 via to avoid violation.
[05/25 20:01:34     49s] +--------+----------------+----------------+
[05/25 20:01:34     49s] |  Layer |     Created    |     Deleted    |
[05/25 20:01:34     49s] +--------+----------------+----------------+
[05/25 20:01:34     49s] | metal1 |       573      |       NA       |
[05/25 20:01:34     49s] |  via1  |      10505     |        0       |
[05/25 20:01:34     49s] | metal2 |        1       |       NA       |
[05/25 20:01:34     49s] |  via2  |      10505     |        0       |
[05/25 20:01:34     49s] |  via3  |      10505     |        0       |
[05/25 20:01:34     49s] +--------+----------------+----------------+
[05/25 20:01:34     49s] #- End sroute (date=05/25 20:01:34, total cpu=0:00:00.9, real=0:00:01.0, peak res=596.4M, current mem=906.8M)
[05/25 20:01:34     49s] <CMD> saveDesign Top_power.enc
[05/25 20:01:34     49s] #- Begin Save netlist data ... (date=05/25 20:01:34, mem=906.8M)
[05/25 20:01:34     49s] Writing Binary DB to Top_power.enc.dat.tmp/key_generation.v.bin ...
[05/25 20:01:34     49s] #- End Save netlist data ... (date=05/25 20:01:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=600.2M, current mem=1420.8M)
[05/25 20:01:34     49s] #- Begin Save AAE data ... (date=05/25 20:01:34, mem=1420.8M)
[05/25 20:01:34     49s] Saving AAE Data ...
[05/25 20:01:34     49s] #- End Save AAE data ... (date=05/25 20:01:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=600.2M, current mem=1420.8M)
[05/25 20:01:34     49s] #- Begin Save clock tree data ... (date=05/25 20:01:34, mem=1420.8M)
[05/25 20:01:34     49s] #- End Save clock tree data ... (date=05/25 20:01:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=600.2M, current mem=1420.8M)
[05/25 20:01:34     49s] Saving preference file Top_power.enc.dat.tmp/gui.pref.tcl ...
[05/25 20:01:34     49s] Saving mode setting ...
[05/25 20:01:34     49s] Saving global file ...
[05/25 20:01:34     49s] #- Begin Save floorplan data ... (date=05/25 20:01:34, mem=1420.8M)
[05/25 20:01:34     49s] Saving floorplan file ...
[05/25 20:01:34     49s] #- End Save floorplan data ... (date=05/25 20:01:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=600.2M, current mem=1420.8M)
[05/25 20:01:34     49s] Saving Drc markers ...
[05/25 20:01:34     49s] ... No Drc file written since there is no markers found.
[05/25 20:01:34     49s] #- Begin Save placement data ... (date=05/25 20:01:34, mem=1420.8M)
[05/25 20:01:34     49s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/25 20:01:34     49s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1420.8M) ***
[05/25 20:01:34     49s] #- End Save placement data ... (date=05/25 20:01:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=600.1M, current mem=1420.8M)
[05/25 20:01:34     49s] #- Begin Save routing data ... (date=05/25 20:01:34, mem=1420.8M)
[05/25 20:01:34     49s] Saving route file ...
[05/25 20:01:34     49s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1420.8M) ***
[05/25 20:01:34     49s] #- End Save routing data ... (date=05/25 20:01:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=600.0M, current mem=1420.8M)
[05/25 20:01:34     49s] Saving property file Top_power.enc.dat.tmp/key_generation.prop
[05/25 20:01:34     49s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1420.8M) ***
[05/25 20:01:34     49s] #- Begin Save power constraints data ... (date=05/25 20:01:34, mem=1420.8M)
[05/25 20:01:34     49s] #- End Save power constraints data ... (date=05/25 20:01:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=600.0M, current mem=1420.8M)
[05/25 20:01:34     49s] No integration constraint in the design.
[05/25 20:01:34     50s] Generated self-contained design Top_power.enc.dat.tmp
[05/25 20:01:34     50s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 20:01:34     50s] 
[05/25 20:01:34     50s] <CMD> editPowerVia -skip_via_on_pin Standardcell -bottom_layer metal1 -add_vias 1 -top_layer metal8
[05/25 20:01:34     50s] #- Begin editPowerVia (date=05/25 20:01:34, mem=905.7M)
[05/25 20:01:34     50s] 
[05/25 20:01:34     50s] The editPowerVia process is running on the entire design.
[05/25 20:01:34     50s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (3.04, 2.99) (270.37, 3.00)
[05/25 20:01:34     50s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (2.00, 2.99) (3.04, 3.00)
[05/25 20:01:34     50s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (270.37, 2.99) (271.41, 3.00)
[05/25 20:01:35     50s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (3.04, 269.16) (270.37, 269.17)
[05/25 20:01:35     50s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (2.00, 269.16) (3.04, 269.17)
[05/25 20:01:35     50s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (270.37, 269.16) (271.41, 269.17)
[05/25 20:01:35     50s] ViaGen created 0 via and deleted 0 via to avoid violation.
[05/25 20:01:35     50s] #- End editPowerVia (date=05/25 20:01:35, total cpu=0:00:00.3, real=0:00:01.0, peak res=584.7M, current mem=905.7M)
[05/25 20:01:35     50s] <CMD> setEndCapMode -reset
[05/25 20:01:35     50s] <CMD> setEndCapMode -boundary_tap false
[05/25 20:01:35     50s] <CMD> setPlaceMode -reset
[05/25 20:01:35     50s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/25 20:01:35     50s] <CMD> setPlaceMode -fp false
[05/25 20:01:35     50s] <CMD> placeDesign
[05/25 20:01:35     50s] *** Starting placeDesign default flow ***
[05/25 20:01:35     50s] *** Start deleteBufferTree ***
[05/25 20:01:35     50s] Info: Detect buffers to remove automatically.
[05/25 20:01:35     50s] Analyzing netlist ...
[05/25 20:01:35     50s] Updating netlist
[05/25 20:01:35     50s] AAE DB initialization (MEM=963.355 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/25 20:01:35     51s] siFlow : Timing analysis mode is single, using late cdB files
[05/25 20:01:35     51s] Start AAE Lib Loading. (MEM=963.355)
[05/25 20:01:35     51s] End AAE Lib Loading. (MEM=1164.64 CPU=0:00:00.0 Real=0:00:00.0)
[05/25 20:01:35     51s] 
[05/25 20:01:35     51s] *summary: 16 instances (buffers/inverters) removed
[05/25 20:01:35     51s] *** Finish deleteBufferTree (0:00:00.7) ***
[05/25 20:01:35     51s] **INFO: Enable pre-place timing setting for timing analysis
[05/25 20:01:35     51s] Set Using Default Delay Limit as 101.
[05/25 20:01:35     51s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/25 20:01:35     51s] Set Default Net Delay as 0 ps.
[05/25 20:01:35     51s] Set Default Net Load as 0 pF. 
[05/25 20:01:35     51s] **INFO: Analyzing IO path groups for slack adjustment
[05/25 20:01:36     51s] Effort level <high> specified for reg2reg_tmp.158381 path_group
[05/25 20:01:36     51s] #################################################################################
[05/25 20:01:36     51s] # Design Stage: PreRoute
[05/25 20:01:36     51s] # Design Name: key_generation
[05/25 20:01:36     51s] # Design Mode: 45nm
[05/25 20:01:36     51s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:01:36     51s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:01:36     51s] # Signoff Settings: SI Off 
[05/25 20:01:36     51s] #################################################################################
[05/25 20:01:36     51s] Calculate delays in Single mode...
[05/25 20:01:36     51s] Topological Sorting (REAL = 0:00:00.0, MEM = 1170.9M, InitMEM = 1167.6M)
[05/25 20:01:36     51s] End AAE Lib Interpolated Model. (MEM=1187.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:01:38     53s] Total number of fetched objects 26433
[05/25 20:01:38     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:01:38     53s] End delay calculation. (MEM=1311.34 CPU=0:00:01.9 REAL=0:00:02.0)
[05/25 20:01:38     53s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1311.3M) ***
[05/25 20:01:38     53s] **INFO: Disable pre-place timing setting for timing analysis
[05/25 20:01:38     53s] Set Using Default Delay Limit as 1000.
[05/25 20:01:38     53s] Set Default Net Delay as 1000 ps.
[05/25 20:01:38     53s] Set Default Net Load as 0.5 pF. 
[05/25 20:01:38     53s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/25 20:01:38     53s] Deleted 0 physical inst  (cell - / prefix -).
[05/25 20:01:38     53s] *** Starting "NanoPlace(TM) placement v#3 (mem=1296.9M)" ...
[05/25 20:01:38     54s] *** Build Buffered Sizing Timing Model
[05/25 20:01:38     54s] (cpu=0:00:00.2 mem=1296.9M) ***
[05/25 20:01:38     54s] *** Build Virtual Sizing Timing Model
[05/25 20:01:38     54s] (cpu=0:00:00.3 mem=1296.9M) ***
[05/25 20:01:38     54s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/25 20:01:38     54s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[05/25 20:01:38     54s] Define the scan chains before using this option.
[05/25 20:01:38     54s] Type 'man IMPSP-9042' for more detail.
[05/25 20:01:38     54s] #spOpts: N=45 
[05/25 20:01:38     54s] #std cell=21136 (0 fixed + 21136 movable) #block=0 (0 floating + 0 preplaced)
[05/25 20:01:38     54s] #ioInst=0 #net=25748 #term=90638 #term/net=3.52, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=773
[05/25 20:01:38     54s] stdCell: 21136 single + 0 double + 0 multi
[05/25 20:01:38     54s] Total standard cell length = 30.4462 (mm), area = 0.0426 (mm^2)
[05/25 20:01:38     54s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:01:38     54s] Estimated cell power/ground rail width = 0.197 um
[05/25 20:01:38     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:01:38     54s] Apply auto density screen in pre-place stage.
[05/25 20:01:39     54s] Auto density screen increases utilization from 0.599 to 0.608
[05/25 20:01:39     54s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:01.0 mem = 1296.9M
[05/25 20:01:39     54s] Average module density = 0.608.
[05/25 20:01:39     54s] Density for the design = 0.608.
[05/25 20:01:39     54s]        = stdcell_area 160243 sites (42625 um^2) / alloc_area 263546 sites (70103 um^2).
[05/25 20:01:39     54s] Pin Density = 0.3390.
[05/25 20:01:39     54s]             = total # of pins 90638 / total area 267330.
[05/25 20:01:39     54s] Initial padding reaches pin density 0.583 for top
[05/25 20:01:39     54s] Initial padding increases density from 0.608 to 0.779 for top
[05/25 20:01:39     54s] === lastAutoLevel = 9 
[05/25 20:01:39     54s] === macro end level: 6 ===
[05/25 20:01:40     55s] Clock gating cells determined by native netlist tracing.
[05/25 20:01:40     55s] Effort level <high> specified for reg2reg path_group
[05/25 20:01:42     56s] Iteration  1: Total net bbox = 2.358e+05 (1.03e+05 1.32e+05)
[05/25 20:01:42     56s]               Est.  stn bbox = 2.629e+05 (1.15e+05 1.48e+05)
[05/25 20:01:42     56s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1311.3M
[05/25 20:01:42     56s] Iteration  2: Total net bbox = 2.358e+05 (1.03e+05 1.32e+05)
[05/25 20:01:42     56s]               Est.  stn bbox = 2.629e+05 (1.15e+05 1.48e+05)
[05/25 20:01:42     56s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1311.3M
[05/25 20:01:42     56s] exp_mt_sequential is set from setPlaceMode option to 1
[05/25 20:01:42     56s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/25 20:01:42     56s] place_exp_mt_interval set to default 32
[05/25 20:01:42     56s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/25 20:01:42     56s] Iteration  3: Total net bbox = 2.125e+05 (1.06e+05 1.06e+05)
[05/25 20:01:42     56s]               Est.  stn bbox = 2.648e+05 (1.32e+05 1.33e+05)
[05/25 20:01:42     56s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1327.3M
[05/25 20:01:42     56s] Total number of setup views is 1.
[05/25 20:01:42     56s] Total number of active setup views is 1.
[05/25 20:01:42     56s] Active setup views:
[05/25 20:01:42     56s]     an
[05/25 20:01:44     58s] Iteration  4: Total net bbox = 3.469e+05 (1.77e+05 1.70e+05)
[05/25 20:01:44     58s]               Est.  stn bbox = 4.607e+05 (2.34e+05 2.27e+05)
[05/25 20:01:44     58s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1327.3M
[05/25 20:01:47     60s] Iteration  5: Total net bbox = 3.693e+05 (1.82e+05 1.88e+05)
[05/25 20:01:47     60s]               Est.  stn bbox = 5.077e+05 (2.49e+05 2.59e+05)
[05/25 20:01:47     60s]               cpu = 0:00:02.1 real = 0:00:03.0 mem = 1327.3M
[05/25 20:01:48     62s] Iteration  6: Total net bbox = 3.736e+05 (1.87e+05 1.87e+05)
[05/25 20:01:48     62s]               Est.  stn bbox = 5.217e+05 (2.60e+05 2.62e+05)
[05/25 20:01:48     62s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 1359.3M
[05/25 20:01:48     62s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[05/25 20:01:48     62s] enableMT= 3
[05/25 20:01:48     62s] useHNameCompare= 3 (lazy mode)
[05/25 20:01:48     62s] doMTMainInit= 1
[05/25 20:01:48     62s] doMTFlushLazyWireDelete= 1
[05/25 20:01:48     62s] useFastLRoute= 0
[05/25 20:01:48     62s] useFastCRoute= 1
[05/25 20:01:48     62s] doMTNetInitAdjWires= 1
[05/25 20:01:48     62s] wireMPoolNoThreadCheck= 1
[05/25 20:01:48     62s] allMPoolNoThreadCheck= 1
[05/25 20:01:48     62s] doNotUseMPoolInCRoute= 1
[05/25 20:01:48     62s] doMTSprFixZeroViaCodes= 1
[05/25 20:01:48     62s] doMTDtrRoute1CleanupA= 1
[05/25 20:01:48     62s] doMTDtrRoute1CleanupB= 1
[05/25 20:01:48     62s] doMTWireLenCalc= 0
[05/25 20:01:48     62s] doSkipQALenRecalc= 1
[05/25 20:01:48     62s] doMTMainCleanup= 1
[05/25 20:01:48     62s] doMTMoveCellTermsToMSLayer= 1
[05/25 20:01:48     62s] doMTConvertWiresToNewViaCode= 1
[05/25 20:01:48     62s] doMTRemoveAntenna= 1
[05/25 20:01:48     62s] doMTCheckConnectivity= 1
[05/25 20:01:48     62s] enableRuntimeLog= 0
[05/25 20:01:48     62s] Congestion driven padding in post-place stage.
[05/25 20:01:49     62s] Congestion driven padding increases utilization from 0.779 to 0.779
[05/25 20:01:49     62s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:01.0 mem = 1343.3M
[05/25 20:01:49     62s] Global placement CDP skipped at cutLevel 7.
[05/25 20:01:49     62s] Iteration  7: Total net bbox = 3.747e+05 (1.87e+05 1.87e+05)
[05/25 20:01:49     62s]               Est.  stn bbox = 5.229e+05 (2.60e+05 2.63e+05)
[05/25 20:01:49     62s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1343.3M
[05/25 20:01:51     64s] nrCritNet: 4.53% ( 1166 / 25748 ) cutoffSlk: -31.2ps stdDelay: 7.8ps
[05/25 20:01:53     67s] nrCritNet: 1.62% ( 417 / 25748 ) cutoffSlk: -37.9ps stdDelay: 7.8ps
[05/25 20:01:53     67s] Iteration  8: Total net bbox = 3.812e+05 (1.90e+05 1.91e+05)
[05/25 20:01:53     67s]               Est.  stn bbox = 5.293e+05 (2.63e+05 2.66e+05)
[05/25 20:01:53     67s]               cpu = 0:00:04.3 real = 0:00:04.0 mem = 1343.3M
[05/25 20:01:56     69s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[05/25 20:01:56     69s] Congestion driven padding in post-place stage.
[05/25 20:01:56     69s] Congestion driven padding increases utilization from 0.779 to 0.779
[05/25 20:01:56     69s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1343.3M
[05/25 20:01:56     69s] Global placement CDP skipped at cutLevel 9.
[05/25 20:01:56     69s] Iteration  9: Total net bbox = 3.697e+05 (1.86e+05 1.83e+05)
[05/25 20:01:56     69s]               Est.  stn bbox = 5.211e+05 (2.62e+05 2.59e+05)
[05/25 20:01:56     69s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 1343.3M
[05/25 20:01:59     72s] nrCritNet: 4.74% ( 1221 / 25748 ) cutoffSlk: 95.7ps stdDelay: 7.8ps
[05/25 20:02:01     74s] nrCritNet: 1.98% ( 509 / 25748 ) cutoffSlk: 73.7ps stdDelay: 7.8ps
[05/25 20:02:01     74s] Iteration 10: Total net bbox = 3.719e+05 (1.88e+05 1.84e+05)
[05/25 20:02:01     74s]               Est.  stn bbox = 5.233e+05 (2.63e+05 2.60e+05)
[05/25 20:02:01     74s]               cpu = 0:00:04.3 real = 0:00:05.0 mem = 1343.3M
[05/25 20:02:02     75s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[05/25 20:02:03     75s] Congestion driven padding in post-place stage.
[05/25 20:02:03     76s] Congestion driven padding increases utilization from 0.779 to 0.780
[05/25 20:02:03     76s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1343.3M
[05/25 20:02:03     76s] Global placement CDP skipped at cutLevel 11.
[05/25 20:02:03     76s] Iteration 11: Total net bbox = 3.665e+05 (1.86e+05 1.81e+05)
[05/25 20:02:03     76s]               Est.  stn bbox = 5.170e+05 (2.61e+05 2.56e+05)
[05/25 20:02:03     76s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1343.3M
[05/25 20:02:05     78s] nrCritNet: 4.99% ( 1286 / 25748 ) cutoffSlk: 125.4ps stdDelay: 7.8ps
[05/25 20:02:07     80s] nrCritNet: 1.99% ( 512 / 25748 ) cutoffSlk: 146.5ps stdDelay: 7.8ps
[05/25 20:02:07     80s] Iteration 12: Total net bbox = 3.725e+05 (1.88e+05 1.84e+05)
[05/25 20:02:07     80s]               Est.  stn bbox = 5.231e+05 (2.63e+05 2.60e+05)
[05/25 20:02:07     80s]               cpu = 0:00:04.3 real = 0:00:04.0 mem = 1343.3M
[05/25 20:02:12     84s] Iteration 13: Total net bbox = 3.812e+05 (1.93e+05 1.88e+05)
[05/25 20:02:12     84s]               Est.  stn bbox = 5.318e+05 (2.69e+05 2.63e+05)
[05/25 20:02:12     84s]               cpu = 0:00:04.4 real = 0:00:05.0 mem = 1343.3M
[05/25 20:02:12     84s] Iteration 14: Total net bbox = 3.812e+05 (1.93e+05 1.88e+05)
[05/25 20:02:12     84s]               Est.  stn bbox = 5.318e+05 (2.69e+05 2.63e+05)
[05/25 20:02:12     84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1343.3M
[05/25 20:02:12     84s] *** cost = 3.812e+05 (1.93e+05 1.88e+05) (cpu for global=0:00:28.9) real=0:00:32.0***
[05/25 20:02:12     84s] Info: 0 clock gating cells identified, 0 (on average) moved
[05/25 20:02:12     84s] Solver runtime cpu: 0:00:13.7 real: 0:00:15.0
[05/25 20:02:12     84s] Core Placement runtime cpu: 0:00:14.9 real: 0:00:16.0
[05/25 20:02:12     84s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/25 20:02:12     84s] Type 'man IMPSP-9025' for more detail.
[05/25 20:02:12     84s] #spOpts: N=45 mergeVia=F 
[05/25 20:02:12     84s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:02:12     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:02:12     85s] *** Starting refinePlace (0:01:25 mem=1277.8M) ***
[05/25 20:02:12     85s] Total net bbox length = 3.812e+05 (1.933e+05 1.879e+05) (ext = 4.932e+04)
[05/25 20:02:12     85s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:02:12     85s] Starting refinePlace ...
[05/25 20:02:12     85s] default core: bins with density >  0.75 = 0.263 % ( 1 / 380 )
[05/25 20:02:12     85s] Density distribution unevenness ratio = 6.195%
[05/25 20:02:12     85s]   Spread Effort: high, standalone mode, useDDP on.
[05/25 20:02:12     85s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1279.9MB) @(0:01:25 - 0:01:25).
[05/25 20:02:12     85s] Move report: preRPlace moves 21136 insts, mean move: 0.42 um, max move: 2.80 um
[05/25 20:02:12     85s] 	Max move on inst (mul_82_18_g86896): (52.45, 99.93) --> (51.30, 98.28)
[05/25 20:02:12     85s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[05/25 20:02:12     85s] wireLenOptFixPriorityInst 0 inst fixed
[05/25 20:02:12     85s] Placement tweakage begins.
[05/25 20:02:12     85s] wire length = 4.565e+05
[05/25 20:02:14     87s] wire length = 4.470e+05
[05/25 20:02:14     87s] Placement tweakage ends.
[05/25 20:02:14     87s] Move report: tweak moves 3727 insts, mean move: 2.24 um, max move: 28.35 um
[05/25 20:02:14     87s] 	Max move on inst (mul_83_27_drc_bufs87922): (119.89, 194.88) --> (99.94, 186.48)
[05/25 20:02:14     87s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=1281.9MB) @(0:01:25 - 0:01:27).
[05/25 20:02:15     87s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:02:15     87s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1281.9MB) @(0:01:27 - 0:01:28).
[05/25 20:02:15     87s] Move report: Detail placement moves 21136 insts, mean move: 0.78 um, max move: 28.23 um
[05/25 20:02:15     87s] 	Max move on inst (mul_83_27_drc_bufs87922): (119.98, 194.66) --> (99.94, 186.48)
[05/25 20:02:15     87s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1281.9MB
[05/25 20:02:15     87s] Statistics of distance of Instance movement in refine placement:
[05/25 20:02:15     87s]   maximum (X+Y) =        28.23 um
[05/25 20:02:15     87s]   inst (mul_83_27_drc_bufs87922) with max move: (119.984, 194.662) -> (99.94, 186.48)
[05/25 20:02:15     87s]   mean    (X+Y) =         0.78 um
[05/25 20:02:15     87s] Total instances flipped for WireLenOpt: 1956
[05/25 20:02:15     87s] Summary Report:
[05/25 20:02:15     87s] Instances move: 21136 (out of 21136 movable)
[05/25 20:02:15     87s] Instances flipped: 0
[05/25 20:02:15     87s] Mean displacement: 0.78 um
[05/25 20:02:15     87s] Max displacement: 28.23 um (Instance: mul_83_27_drc_bufs87922) (119.984, 194.662) -> (99.94, 186.48)
[05/25 20:02:15     87s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X2
[05/25 20:02:15     87s] Total instances moved : 21136
[05/25 20:02:15     87s] Total net bbox length = 3.744e+05 (1.856e+05 1.888e+05) (ext = 4.897e+04)
[05/25 20:02:15     87s] Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1281.9MB
[05/25 20:02:15     87s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:03.0, mem=1281.9MB) @(0:01:25 - 0:01:28).
[05/25 20:02:15     87s] *** Finished refinePlace (0:01:28 mem=1281.9M) ***
[05/25 20:02:15     87s] *** End of Placement (cpu=0:00:33.9, real=0:00:37.0, mem=1281.9M) ***
[05/25 20:02:15     87s] #spOpts: N=45 mergeVia=F 
[05/25 20:02:15     87s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:02:15     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:02:15     87s] default core: bins with density >  0.75 = 0.263 % ( 1 / 380 )
[05/25 20:02:15     87s] Density distribution unevenness ratio = 6.182%
[05/25 20:02:15     87s] *** Free Virtual Timing Model ...(mem=1281.9M)
[05/25 20:02:15     87s] Starting congestion repair ...
[05/25 20:02:15     87s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[05/25 20:02:15     87s] Starting Early Global Route congestion estimation: mem = 1281.9M
[05/25 20:02:15     87s] (I)       Reading DB...
[05/25 20:02:15     87s] (I)       congestionReportName   : 
[05/25 20:02:15     87s] (I)       layerRangeFor2DCongestion : 
[05/25 20:02:15     87s] (I)       buildTerm2TermWires    : 1
[05/25 20:02:15     87s] (I)       doTrackAssignment      : 1
[05/25 20:02:15     87s] (I)       dumpBookshelfFiles     : 0
[05/25 20:02:15     87s] (I)       numThreads             : 1
[05/25 20:02:15     87s] (I)       bufferingAwareRouting  : false
[05/25 20:02:15     87s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 20:02:15     87s] (I)       honorPin               : false
[05/25 20:02:15     87s] (I)       honorPinGuide          : true
[05/25 20:02:15     87s] (I)       honorPartition         : false
[05/25 20:02:15     87s] (I)       allowPartitionCrossover: false
[05/25 20:02:15     87s] (I)       honorSingleEntry       : true
[05/25 20:02:15     87s] (I)       honorSingleEntryStrong : true
[05/25 20:02:15     87s] (I)       handleViaSpacingRule   : false
[05/25 20:02:15     87s] (I)       handleEolSpacingRule   : false
[05/25 20:02:15     87s] (I)       PDConstraint           : none
[05/25 20:02:15     87s] (I)       expBetterNDRHandling   : false
[05/25 20:02:15     87s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 20:02:15     87s] (I)       routingEffortLevel     : 3
[05/25 20:02:15     87s] (I)       effortLevel            : standard
[05/25 20:02:15     87s] [NR-eGR] minRouteLayer          : 2
[05/25 20:02:15     87s] [NR-eGR] maxRouteLayer          : 127
[05/25 20:02:15     87s] (I)       relaxedTopLayerCeiling : 127
[05/25 20:02:15     87s] (I)       relaxedBottomLayerFloor: 2
[05/25 20:02:15     87s] (I)       numRowsPerGCell        : 1
[05/25 20:02:15     87s] (I)       speedUpLargeDesign     : 0
[05/25 20:02:15     87s] (I)       multiThreadingTA       : 1
[05/25 20:02:15     87s] (I)       blkAwareLayerSwitching : 1
[05/25 20:02:15     87s] (I)       optimizationMode       : false
[05/25 20:02:15     87s] (I)       routeSecondPG          : false
[05/25 20:02:15     87s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 20:02:15     87s] (I)       detourLimitForLayerRelax: 0.00
[05/25 20:02:15     87s] (I)       punchThroughDistance   : 500.00
[05/25 20:02:15     87s] (I)       scenicBound            : 1.15
[05/25 20:02:15     87s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 20:02:15     87s] (I)       source-to-sink ratio   : 0.00
[05/25 20:02:15     87s] (I)       targetCongestionRatioH : 1.00
[05/25 20:02:15     87s] (I)       targetCongestionRatioV : 1.00
[05/25 20:02:15     87s] (I)       layerCongestionRatio   : 0.70
[05/25 20:02:15     87s] (I)       m1CongestionRatio      : 0.10
[05/25 20:02:15     87s] (I)       m2m3CongestionRatio    : 0.70
[05/25 20:02:15     87s] (I)       localRouteEffort       : 1.00
[05/25 20:02:15     87s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 20:02:15     87s] (I)       supplyScaleFactorH     : 1.00
[05/25 20:02:15     87s] (I)       supplyScaleFactorV     : 1.00
[05/25 20:02:15     87s] (I)       highlight3DOverflowFactor: 0.00
[05/25 20:02:15     87s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 20:02:15     87s] (I)       routeVias              : 
[05/25 20:02:15     87s] (I)       readTROption           : true
[05/25 20:02:15     87s] (I)       extraSpacingFactor     : 1.00
[05/25 20:02:15     87s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 20:02:15     87s] (I)       routeSelectedNetsOnly  : false
[05/25 20:02:15     87s] (I)       clkNetUseMaxDemand     : false
[05/25 20:02:15     87s] (I)       extraDemandForClocks   : 0
[05/25 20:02:15     87s] (I)       steinerRemoveLayers    : false
[05/25 20:02:15     87s] (I)       demoteLayerScenicScale : 1.00
[05/25 20:02:15     87s] (I)       nonpreferLayerCostScale : 1.00
[05/25 20:02:15     87s] (I)       spanningTreeRefinement : false
[05/25 20:02:15     87s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 20:02:15     87s] (I)       before initializing RouteDB syMemory usage = 1301.6 MB
[05/25 20:02:15     87s] (I)       starting read tracks
[05/25 20:02:15     87s] (I)       build grid graph
[05/25 20:02:15     87s] (I)       build grid graph start
[05/25 20:02:15     87s] [NR-eGR] Layer1 has no routable track
[05/25 20:02:15     87s] [NR-eGR] Layer2 has single uniform track structure
[05/25 20:02:15     87s] [NR-eGR] Layer3 has single uniform track structure
[05/25 20:02:15     87s] [NR-eGR] Layer4 has single uniform track structure
[05/25 20:02:15     87s] [NR-eGR] Layer5 has single uniform track structure
[05/25 20:02:15     87s] [NR-eGR] Layer6 has single uniform track structure
[05/25 20:02:15     87s] [NR-eGR] Layer7 has single uniform track structure
[05/25 20:02:15     87s] [NR-eGR] Layer8 has single uniform track structure
[05/25 20:02:15     87s] [NR-eGR] Layer9 has single uniform track structure
[05/25 20:02:15     87s] [NR-eGR] Layer10 has single uniform track structure
[05/25 20:02:15     87s] (I)       build grid graph end
[05/25 20:02:15     87s] (I)       numViaLayers=9
[05/25 20:02:15     87s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:02:15     87s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:02:15     87s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:02:15     87s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:02:15     87s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:02:15     87s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:02:15     87s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:02:15     87s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:02:15     87s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:02:15     87s] (I)       end build via table
[05/25 20:02:15     87s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 20:02:15     87s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 20:02:15     87s] (I)       readDataFromPlaceDB
[05/25 20:02:15     87s] (I)       Read net information..
[05/25 20:02:15     87s] [NR-eGR] Read numTotalNets=25748  numIgnoredNets=0
[05/25 20:02:15     87s] (I)       Read testcase time = 0.003 seconds
[05/25 20:02:15     87s] 
[05/25 20:02:15     87s] (I)       Reading via via1_4 for layer: 0 
[05/25 20:02:15     87s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:02:15     87s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:02:15     87s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:02:15     87s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:02:15     87s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:02:15     87s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:02:15     87s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:02:15     87s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:02:15     87s] (I)       build grid graph start
[05/25 20:02:15     87s] (I)       build grid graph end
[05/25 20:02:15     87s] (I)       Model blockage into capacity
[05/25 20:02:15     87s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 20:02:15     87s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 20:02:15     87s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 20:02:15     87s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 20:02:15     87s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 20:02:15     87s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 20:02:15     87s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 20:02:15     87s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 20:02:15     87s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 20:02:15     87s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 20:02:15     87s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 20:02:15     87s] (I)       Modeling time = 0.009 seconds
[05/25 20:02:15     87s] 
[05/25 20:02:15     87s] (I)       Number of ignored nets = 0
[05/25 20:02:15     87s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 20:02:15     87s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 20:02:15     87s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 20:02:15     87s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 20:02:15     87s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 20:02:15     87s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 20:02:15     87s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 20:02:15     87s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 20:02:15     87s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 20:02:15     87s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 20:02:15     87s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1306.0 MB
[05/25 20:02:15     87s] (I)       Ndr track 0 does not exist
[05/25 20:02:15     87s] (I)       Layer1  viaCost=200.00
[05/25 20:02:15     87s] (I)       Layer2  viaCost=200.00
[05/25 20:02:15     87s] (I)       Layer3  viaCost=100.00
[05/25 20:02:15     87s] (I)       Layer4  viaCost=100.00
[05/25 20:02:15     87s] (I)       Layer5  viaCost=100.00
[05/25 20:02:15     87s] (I)       Layer6  viaCost=100.00
[05/25 20:02:15     87s] (I)       Layer7  viaCost=100.00
[05/25 20:02:15     87s] (I)       Layer8  viaCost=100.00
[05/25 20:02:15     87s] (I)       Layer9  viaCost=100.00
[05/25 20:02:15     87s] (I)       ---------------------Grid Graph Info--------------------
[05/25 20:02:15     87s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 20:02:15     87s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 20:02:15     87s] (I)       Site Width          :   380  (dbu)
[05/25 20:02:15     87s] (I)       Row Height          :  2800  (dbu)
[05/25 20:02:15     87s] (I)       GCell Width         :  2800  (dbu)
[05/25 20:02:15     87s] (I)       GCell Height        :  2800  (dbu)
[05/25 20:02:15     87s] (I)       grid                :   196   195    10
[05/25 20:02:15     87s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 20:02:15     87s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 20:02:15     87s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 20:02:15     87s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 20:02:15     87s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 20:02:15     87s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 20:02:15     87s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 20:02:15     87s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 20:02:15     87s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 20:02:15     87s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 20:02:15     87s] (I)       --------------------------------------------------------
[05/25 20:02:15     87s] 
[05/25 20:02:15     87s] [NR-eGR] ============ Routing rule table ============
[05/25 20:02:15     87s] [NR-eGR] Rule id 0. Nets 25748 
[05/25 20:02:15     87s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 20:02:15     87s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 20:02:15     87s] [NR-eGR] ========================================
[05/25 20:02:15     87s] [NR-eGR] 
[05/25 20:02:15     87s] (I)       After initializing earlyGlobalRoute syMemory usage = 1306.0 MB
[05/25 20:02:15     87s] (I)       Loading and dumping file time : 0.07 seconds
[05/25 20:02:15     87s] (I)       ============= Initialization =============
[05/25 20:02:15     87s] (I)       totalPins=90638  totalGlobalPin=88910 (98.09%)
[05/25 20:02:15     87s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 20:02:15     87s] [NR-eGR] Layer group 1: route 25748 net(s) in layer range [2, 10]
[05/25 20:02:15     87s] (I)       ============  Phase 1a Route ============
[05/25 20:02:15     88s] (I)       Phase 1a runs 0.04 seconds
[05/25 20:02:15     88s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 20:02:15     88s] (I)       Usage: 308855 = (154078 H, 154777 V) = (24.48% H, 27.01% V) = (2.157e+05um H, 2.167e+05um V)
[05/25 20:02:15     88s] (I)       
[05/25 20:02:15     88s] (I)       ============  Phase 1b Route ============
[05/25 20:02:15     88s] (I)       Phase 1b runs 0.02 seconds
[05/25 20:02:15     88s] (I)       Usage: 309278 = (154261 H, 155017 V) = (24.51% H, 27.05% V) = (2.160e+05um H, 2.170e+05um V)
[05/25 20:02:15     88s] (I)       
[05/25 20:02:15     88s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 1.18% V. EstWL: 4.329892e+05um
[05/25 20:02:15     88s] (I)       ============  Phase 1c Route ============
[05/25 20:02:15     88s] (I)       Level2 Grid: 40 x 39
[05/25 20:02:15     88s] (I)       Phase 1c runs 0.01 seconds
[05/25 20:02:15     88s] (I)       Usage: 309278 = (154261 H, 155017 V) = (24.51% H, 27.05% V) = (2.160e+05um H, 2.170e+05um V)
[05/25 20:02:15     88s] (I)       
[05/25 20:02:15     88s] (I)       ============  Phase 1d Route ============
[05/25 20:02:15     88s] (I)       Phase 1d runs 0.01 seconds
[05/25 20:02:15     88s] (I)       Usage: 309313 = (154278 H, 155035 V) = (24.51% H, 27.05% V) = (2.160e+05um H, 2.170e+05um V)
[05/25 20:02:15     88s] (I)       
[05/25 20:02:15     88s] (I)       ============  Phase 1e Route ============
[05/25 20:02:15     88s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:02:15     88s] (I)       Usage: 309313 = (154278 H, 155035 V) = (24.51% H, 27.05% V) = (2.160e+05um H, 2.170e+05um V)
[05/25 20:02:15     88s] (I)       
[05/25 20:02:15     88s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 1.15% V. EstWL: 4.330382e+05um
[05/25 20:02:15     88s] [NR-eGR] 
[05/25 20:02:15     88s] (I)       ============  Phase 1l Route ============
[05/25 20:02:15     88s] (I)       Phase 1l runs 0.07 seconds
[05/25 20:02:15     88s] (I)       
[05/25 20:02:15     88s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 20:02:15     88s] (I)                      OverCon         OverCon         OverCon         OverCon            
[05/25 20:02:15     88s] (I)                       #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[05/25 20:02:15     88s] (I)       Layer            (1-2)           (3-4)           (5-6)           (7-8)    OverCon 
[05/25 20:02:15     88s] (I)       ---------------------------------------------------------------------------------
[05/25 20:02:15     88s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:02:15     88s] (I)       Layer2    1606( 4.22%)     228( 0.60%)      18( 0.05%)       2( 0.01%)   ( 4.88%) 
[05/25 20:02:15     88s] (I)       Layer3      51( 0.13%)       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.14%) 
[05/25 20:02:15     88s] (I)       Layer4    2897(10.07%)      50( 0.17%)       0( 0.00%)       0( 0.00%)   (10.25%) 
[05/25 20:02:15     88s] (I)       Layer5      31( 0.08%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.08%) 
[05/25 20:02:15     88s] (I)       Layer6      56( 0.15%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.15%) 
[05/25 20:02:15     88s] (I)       Layer7      14( 0.04%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.04%) 
[05/25 20:02:15     88s] (I)       Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:02:15     88s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:02:15     88s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:02:15     88s] (I)       ---------------------------------------------------------------------------------
[05/25 20:02:15     88s] (I)       Total     4655( 1.45%)     279( 0.09%)      18( 0.01%)       2( 0.00%)   ( 1.55%) 
[05/25 20:02:15     88s] (I)       
[05/25 20:02:15     88s] (I)       Total Global Routing Runtime: 0.20 seconds
[05/25 20:02:15     88s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 20:02:15     88s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.02% V
[05/25 20:02:15     88s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.02% V
[05/25 20:02:15     88s] Early Global Route congestion estimation runtime: 0.28 seconds, mem = 1306.0M
[05/25 20:02:15     88s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 20:02:15     88s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 20:02:15     88s] 
[05/25 20:02:15     88s] ** np local hotspot detection info verbose **
[05/25 20:02:15     88s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 20:02:15     88s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 20:02:15     88s] 
[05/25 20:02:15     88s] Skipped repairing congestion.
[05/25 20:02:15     88s] Starting Early Global Route wiring: mem = 1306.0M
[05/25 20:02:15     88s] (I)       ============= track Assignment ============
[05/25 20:02:15     88s] (I)       extract Global 3D Wires
[05/25 20:02:15     88s] (I)       Extract Global WL : time=0.00
[05/25 20:02:15     88s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/25 20:02:15     88s] (I)       Initialization real time=0.00 seconds
[05/25 20:02:15     88s] (I)       Kernel real time=0.19 seconds
[05/25 20:02:15     88s] (I)       End Greedy Track Assignment
[05/25 20:02:15     88s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 89993
[05/25 20:02:15     88s] [NR-eGR] Layer2(metal2)(V) length: 1.232912e+05um, number of vias: 131364
[05/25 20:02:15     88s] [NR-eGR] Layer3(metal3)(H) length: 1.685545e+05um, number of vias: 35300
[05/25 20:02:15     88s] [NR-eGR] Layer4(metal4)(V) length: 2.601349e+04um, number of vias: 18353
[05/25 20:02:15     88s] [NR-eGR] Layer5(metal5)(H) length: 5.250635e+04um, number of vias: 17850
[05/25 20:02:15     88s] [NR-eGR] Layer6(metal6)(V) length: 7.358323e+04um, number of vias: 1669
[05/25 20:02:15     88s] [NR-eGR] Layer7(metal7)(H) length: 8.744575e+03um, number of vias: 688
[05/25 20:02:15     88s] [NR-eGR] Layer8(metal8)(V) length: 1.214803e+04um, number of vias: 6
[05/25 20:02:15     88s] [NR-eGR] Layer9(metal9)(H) length: 2.520000e+00um, number of vias: 0
[05/25 20:02:15     88s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[05/25 20:02:15     88s] [NR-eGR] Total length: 4.648439e+05um, number of vias: 295223
[05/25 20:02:15     88s] Early Global Route wiring runtime: 0.32 seconds, mem = 1308.0M
[05/25 20:02:15     88s] End of congRepair (cpu=0:00:00.6, real=0:00:00.0)
[05/25 20:02:15     88s] *** Finishing placeDesign default flow ***
[05/25 20:02:15     88s] **placeDesign ... cpu = 0: 0:38, real = 0: 0:40, mem = 1303.6M **
[05/25 20:02:15     88s] Command spTest is not supported.
[05/25 20:02:15     88s] 
[05/25 20:02:15     88s] *** Summary of all messages that are not suppressed in this session:
[05/25 20:02:15     88s] Severity  ID               Count  Summary                                  
[05/25 20:02:15     88s] WARNING   IMPPTN-1250          1  Pin placement has been enabled on metal ...
[05/25 20:02:15     88s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[05/25 20:02:15     88s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/25 20:02:15     88s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/25 20:02:15     88s] *** Message Summary: 4 warning(s), 0 error(s)
[05/25 20:02:15     88s] 
[05/25 20:02:15     88s] <CMD> timeDesign -preCTS -numPaths 200
[05/25 20:02:15     88s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/25 20:02:15     88s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/25 20:02:15     88s] Start to check current routing status for nets...
[05/25 20:02:15     88s] Using hname+ instead name for net compare
[05/25 20:02:16     88s] All nets are already routed correctly.
[05/25 20:02:16     88s] End to check current routing status for nets (mem=1303.6M)
[05/25 20:02:16     88s] Extraction called for design 'key_generation' of instances=21136 and nets=26436 using extraction engine 'preRoute' .
[05/25 20:02:16     88s] PreRoute RC Extraction called for design key_generation.
[05/25 20:02:16     88s] RC Extraction called in multi-corner(1) mode.
[05/25 20:02:16     88s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:02:16     88s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:02:16     88s] RCMode: PreRoute
[05/25 20:02:16     88s]       RC Corner Indexes            0   
[05/25 20:02:16     88s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:02:16     88s] Resistance Scaling Factor    : 1.00000 
[05/25 20:02:16     88s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:02:16     88s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:02:16     88s] Shrink Factor                : 1.00000
[05/25 20:02:16     88s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:02:16     88s] Updating RC grid for preRoute extraction ...
[05/25 20:02:16     88s] Initializing multi-corner resistance tables ...
[05/25 20:02:16     88s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1303.629M)
[05/25 20:02:16     88s] Effort level <high> specified for reg2reg path_group
[05/25 20:02:16     89s] #################################################################################
[05/25 20:02:16     89s] # Design Stage: PreRoute
[05/25 20:02:16     89s] # Design Name: key_generation
[05/25 20:02:16     89s] # Design Mode: 45nm
[05/25 20:02:16     89s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:02:16     89s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:02:16     89s] # Signoff Settings: SI Off 
[05/25 20:02:16     89s] #################################################################################
[05/25 20:02:16     89s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:02:16     89s] Calculate delays in Single mode...
[05/25 20:02:16     89s] Topological Sorting (REAL = 0:00:00.0, MEM = 1338.9M, InitMEM = 1335.7M)
[05/25 20:02:16     89s] End AAE Lib Interpolated Model. (MEM=1355.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:02:16     89s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:02:16     89s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:02:16     89s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:02:16     89s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:02:16     89s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:02:16     89s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:02:16     89s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:02:17     89s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/25 20:02:19     92s] Total number of fetched objects 26433
[05/25 20:02:19     92s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:02:19     92s] End delay calculation. (MEM=1414.61 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 20:02:19     92s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1414.6M) ***
[05/25 20:02:19     92s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:01:32 mem=1414.6M)
[05/25 20:02:21     94s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.434  | -3.434  | -0.553  |
|           TNS (ns):|-179.651 |-176.718 | -2.933  |
|    Violating Paths:|   140   |   130   |   10    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    426 (426)     |   -1.037   |    426 (426)     |
|   max_tran     |    317 (6641)    |   -2.748   |    318 (6777)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.942%
Routing Overflow: 0.01% H and 0.02% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/25 20:02:21     94s] Total CPU time: 5.79 sec
[05/25 20:02:21     94s] Total Real time: 6.0 sec
[05/25 20:02:21     94s] Total Memory Usage: 1361.640625 Mbytes
[05/25 20:02:21     94s] <CMD> optDesign -preCTS -numPaths 200
[05/25 20:02:21     94s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/25 20:02:21     94s] #spOpts: N=45 mergeVia=F 
[05/25 20:02:21     94s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:02:21     94s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:02:21     94s] #spOpts: N=45 mergeVia=F 
[05/25 20:02:21     94s] GigaOpt running with 1 threads.
[05/25 20:02:21     94s] Info: 1 threads available for lower-level modules during optimization.
[05/25 20:02:21     94s] #spOpts: N=45 mergeVia=F 
[05/25 20:02:22     94s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1367.7M, totSessionCpu=0:01:35 **
[05/25 20:02:22     94s] Added -handlePreroute to trialRouteMode
[05/25 20:02:22     94s] *** optDesign -preCTS ***
[05/25 20:02:22     94s] DRC Margin: user margin 0.0; extra margin 0.2
[05/25 20:02:22     94s] Setup Target Slack: user slack 0; extra slack 0.1
[05/25 20:02:22     94s] Hold Target Slack: user slack 0
[05/25 20:02:22     94s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/25 20:02:22     94s] Multi-VT timing optimization disabled based on library information.
[05/25 20:02:22     94s] Summary for sequential cells identification: 
[05/25 20:02:22     94s] Identified SBFF number: 16
[05/25 20:02:22     94s] Identified MBFF number: 0
[05/25 20:02:22     94s] Identified SB Latch number: 0
[05/25 20:02:22     94s] Identified MB Latch number: 0
[05/25 20:02:22     94s] Not identified SBFF number: 0
[05/25 20:02:22     94s] Not identified MBFF number: 0
[05/25 20:02:22     94s] Not identified SB Latch number: 0
[05/25 20:02:22     94s] Not identified MB Latch number: 0
[05/25 20:02:22     94s] Number of sequential cells which are not FFs: 13
[05/25 20:02:22     94s] 
[05/25 20:02:22     94s] Start to check current routing status for nets...
[05/25 20:02:22     94s] Using hname+ instead name for net compare
[05/25 20:02:22     94s] All nets are already routed correctly.
[05/25 20:02:22     94s] End to check current routing status for nets (mem=1367.7M)
[05/25 20:02:22     95s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.434  |
|           TNS (ns):|-179.651 |
|    Violating Paths:|   140   |
|          All Paths:|  1673   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    426 (426)     |   -1.037   |    426 (426)     |
|   max_tran     |    317 (6641)    |   -2.748   |    318 (6777)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.942%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1361.6M, totSessionCpu=0:01:35 **
[05/25 20:02:22     95s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/25 20:02:22     95s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:02:22     95s] ### Creating PhyDesignMc. totSessionCpu=0:01:35 mem=1361.6M
[05/25 20:02:22     95s] #spOpts: N=45 mergeVia=F 
[05/25 20:02:22     95s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:35 mem=1361.6M
[05/25 20:02:22     95s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:02:22     95s] ### Creating PhyDesignMc. totSessionCpu=0:01:35 mem=1361.6M
[05/25 20:02:22     95s] #spOpts: N=45 mergeVia=F 
[05/25 20:02:22     95s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:35 mem=1361.6M
[05/25 20:02:22     95s] *** Starting optimizing excluded clock nets MEM= 1361.6M) ***
[05/25 20:02:22     95s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1361.6M) ***
[05/25 20:02:22     95s] Summary for sequential cells identification: 
[05/25 20:02:22     95s] Identified SBFF number: 16
[05/25 20:02:22     95s] Identified MBFF number: 0
[05/25 20:02:22     95s] Identified SB Latch number: 0
[05/25 20:02:22     95s] Identified MB Latch number: 0
[05/25 20:02:22     95s] Not identified SBFF number: 0
[05/25 20:02:22     95s] Not identified MBFF number: 0
[05/25 20:02:22     95s] Not identified SB Latch number: 0
[05/25 20:02:22     95s] Not identified MB Latch number: 0
[05/25 20:02:22     95s] Number of sequential cells which are not FFs: 13
[05/25 20:02:22     95s] 
[05/25 20:02:22     95s] The useful skew maximum allowed delay is: 0.3
[05/25 20:02:23     95s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:02:23     95s] ### Creating LA Mngr. totSessionCpu=0:01:36 mem=1364.6M
[05/25 20:02:23     96s] ### Creating LA Mngr, finished. totSessionCpu=0:01:36 mem=1370.7M
[05/25 20:02:23     96s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:02:23     96s] ### Creating PhyDesignMc. totSessionCpu=0:01:36 mem=1370.7M
[05/25 20:02:23     96s] #spOpts: N=45 
[05/25 20:02:23     96s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:36 mem=1370.7M
[05/25 20:02:23     96s] ### Creating LA Mngr. totSessionCpu=0:01:36 mem=1370.7M
[05/25 20:02:23     96s] ### Creating LA Mngr, finished. totSessionCpu=0:01:36 mem=1370.7M
[05/25 20:02:23     96s] *info: There are 9 candidate Buffer cells
[05/25 20:02:23     96s] *info: There are 6 candidate Inverter cells
[05/25 20:02:23     96s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=1531.6M
[05/25 20:02:23     96s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=1531.6M
[05/25 20:02:24     96s] 
[05/25 20:02:24     96s] Netlist preparation processing... 
[05/25 20:02:24     96s] Removed 0 instance
[05/25 20:02:24     96s] *info: Marking 0 isolation instances dont touch
[05/25 20:02:24     96s] *info: Marking 0 level shifter instances dont touch
[05/25 20:02:24     97s] Begin: GigaOpt high fanout net optimization
[05/25 20:02:24     97s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:02:24     97s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:02:24     97s] ### Creating PhyDesignMc. totSessionCpu=0:01:37 mem=1457.7M
[05/25 20:02:24     97s] #spOpts: N=45 mergeVia=F 
[05/25 20:02:24     97s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=1457.7M
[05/25 20:02:24     97s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=1457.7M
[05/25 20:02:24     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=1457.7M
[05/25 20:02:25     97s] +----------+---------+--------+--------+------------+--------+
[05/25 20:02:25     97s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/25 20:02:25     97s] +----------+---------+--------+--------+------------+--------+
[05/25 20:02:25     97s] |    59.94%|        -|  -3.434|-179.650|   0:00:00.0| 1591.2M|
[05/25 20:02:25     97s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:02:25     97s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:02:25     97s] |    59.94%|        -|  -3.434|-179.650|   0:00:00.0| 1591.2M|
[05/25 20:02:25     97s] +----------+---------+--------+--------+------------+--------+
[05/25 20:02:25     97s] 
[05/25 20:02:25     97s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1591.2M) ***
[05/25 20:02:25     97s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:02:25     97s] 0 Ndr or Layer constraints added by optimization 
[05/25 20:02:25     97s] **** End NDR-Layer Usage Statistics ****
[05/25 20:02:25     98s] End: GigaOpt high fanout net optimization
[05/25 20:02:25     98s] Begin: GigaOpt DRV Optimization
[05/25 20:02:25     98s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:02:25     98s] PhyDesignGrid: maxLocalDensity 3.00
[05/25 20:02:25     98s] ### Creating PhyDesignMc. totSessionCpu=0:01:38 mem=1572.1M
[05/25 20:02:25     98s] #spOpts: N=45 mergeVia=F 
[05/25 20:02:25     98s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:38 mem=1572.1M
[05/25 20:02:25     98s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=1572.1M
[05/25 20:02:25     98s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=1572.1M
[05/25 20:02:25     98s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:02:25     98s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[05/25 20:02:25     98s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:02:25     98s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[05/25 20:02:25     98s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:02:25     98s] Info: violation cost 24026.146484 (cap = 388.178558, tran = 23620.966797, len = 0.000000, fanout load = 0.000000, fanout count = 17.000000, glitch 0.000000)
[05/25 20:02:25     98s] |   701   | 15064   |    -2.79   |   694   |    694  |    -1.05   |     0   |     0   |     0   |     0   | -3.43 |          0|          0|          0|  59.94  |            |           |
[05/25 20:02:35    108s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:02:35    108s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.63 |        543|         12|        357|  60.80  |   0:00:10.0|    1631.5M|
[05/25 20:02:35    108s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:02:35    108s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.63 |          0|          0|          0|  60.80  |   0:00:00.0|    1631.5M|
[05/25 20:02:35    108s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:02:35    108s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:02:35    108s] Layer 4 has 122 constrained nets 
[05/25 20:02:35    108s] **** End NDR-Layer Usage Statistics ****
[05/25 20:02:35    108s] 
[05/25 20:02:35    108s] *** Finish DRV Fixing (cpu=0:00:10.2 real=0:00:10.0 mem=1631.5M) ***
[05/25 20:02:35    108s] 
[05/25 20:02:35    108s] End: GigaOpt DRV Optimization
[05/25 20:02:35    108s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/25 20:02:35    108s] **optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 1480.2M, totSessionCpu=0:01:48 **
[05/25 20:02:35    108s] Begin: GigaOpt Global Optimization
[05/25 20:02:35    108s] *info: use new DP (enabled)
[05/25 20:02:35    108s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:02:35    108s] PhyDesignGrid: maxLocalDensity 1.20
[05/25 20:02:35    108s] ### Creating PhyDesignMc. totSessionCpu=0:01:48 mem=1480.2M
[05/25 20:02:35    108s] #spOpts: N=45 mergeVia=F 
[05/25 20:02:35    108s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:48 mem=1480.2M
[05/25 20:02:36    108s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=1480.2M
[05/25 20:02:36    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:49 mem=1480.2M
[05/25 20:02:36    109s] *info: 1 clock net excluded
[05/25 20:02:36    109s] *info: 2 special nets excluded.
[05/25 20:02:36    109s] *info: 1 no-driver net excluded.
[05/25 20:02:39    112s] ** GigaOpt Global Opt WNS Slack -0.627  TNS Slack -8.988 
[05/25 20:02:39    112s] +--------+--------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:02:39    112s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 20:02:39    112s] +--------+--------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:02:39    112s] |  -0.627|  -8.988|    60.80%|   0:00:00.0| 1629.8M|        an|  default| ModInv_x_reg[128]/D     |
[05/25 20:02:41    113s] |  -0.399|  -3.841|    60.92%|   0:00:02.0| 1635.5M|        an|  default| ModInv_u_reg[127]/D     |
[05/25 20:02:42    115s] |  -0.199|  -1.549|    61.01%|   0:00:01.0| 1673.7M|        an|  default| ModInv_x_reg[128]/D     |
[05/25 20:02:43    115s] |  -0.155|  -0.649|    61.02%|   0:00:01.0| 1673.7M|        an|  default| ModInv_u_reg[127]/D     |
[05/25 20:02:43    115s] |  -0.049|  -0.180|    61.04%|   0:00:00.0| 1673.7M|        an|  default| ModInv_x_reg[128]/D     |
[05/25 20:02:43    116s] |  -0.031|  -0.037|    61.04%|   0:00:00.0| 1673.7M|        an|  default| lambda_reg[127]/D       |
[05/25 20:02:43    116s] |  -0.028|  -0.030|    61.06%|   0:00:00.0| 1657.2M|        an|  default| lambda_reg[127]/D       |
[05/25 20:02:43    116s] |  -0.028|  -0.030|    61.06%|   0:00:00.0| 1657.2M|        an|  default| lambda_reg[127]/D       |
[05/25 20:02:43    116s] |  -0.028|  -0.030|    61.06%|   0:00:00.0| 1657.2M|        an|  default| lambda_reg[127]/D       |
[05/25 20:02:43    116s] |  -0.028|  -0.030|    61.06%|   0:00:00.0| 1657.2M|        an|  default| lambda_reg[127]/D       |
[05/25 20:02:43    116s] |  -0.028|  -0.030|    61.07%|   0:00:00.0| 1657.2M|        an|  default| lambda_reg[127]/D       |
[05/25 20:02:43    116s] |  -0.026|  -0.026|    61.07%|   0:00:00.0| 1657.2M|        an|  default| lambda_reg[127]/D       |
[05/25 20:02:43    116s] |  -0.020|  -0.020|    61.07%|   0:00:00.0| 1657.2M|        an|  default| lambda_reg[127]/D       |
[05/25 20:02:44    116s] |  -0.020|  -0.020|    61.07%|   0:00:01.0| 1657.2M|        an|  default| lambda_reg[127]/D       |
[05/25 20:02:44    116s] +--------+--------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:02:44    116s] 
[05/25 20:02:44    116s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:04.4 real=0:00:05.0 mem=1657.2M) ***
[05/25 20:02:44    116s] 
[05/25 20:02:44    116s] *** Finish pre-CTS Setup Fixing (cpu=0:00:04.4 real=0:00:05.0 mem=1657.2M) ***
[05/25 20:02:44    116s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:02:44    116s] Layer 4 has 138 constrained nets 
[05/25 20:02:44    116s] **** End NDR-Layer Usage Statistics ****
[05/25 20:02:44    116s] ** GigaOpt Global Opt End WNS Slack -0.020  TNS Slack -0.020 
[05/25 20:02:44    116s] End: GigaOpt Global Optimization
[05/25 20:02:44    116s] 
[05/25 20:02:44    116s] Active setup views:
[05/25 20:02:44    116s]  an
[05/25 20:02:44    116s]   Dominating endpoints: 0
[05/25 20:02:44    116s]   Dominating TNS: -0.000
[05/25 20:02:44    116s] 
[05/25 20:02:44    116s] *** Timing NOT met, worst failing slack is -0.020
[05/25 20:02:44    116s] *** Check timing (0:00:00.0)
[05/25 20:02:44    116s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:02:44    116s] ### Creating LA Mngr. totSessionCpu=0:01:57 mem=1486.5M
[05/25 20:02:44    116s] ### Creating LA Mngr, finished. totSessionCpu=0:01:57 mem=1486.5M
[05/25 20:02:44    116s] Begin: Area Reclaim Optimization
[05/25 20:02:44    116s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:02:44    116s] ### Creating PhyDesignMc. totSessionCpu=0:01:57 mem=1637.3M
[05/25 20:02:44    116s] #spOpts: N=45 mergeVia=F 
[05/25 20:02:44    116s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:57 mem=1637.3M
[05/25 20:02:44    116s] ### Creating LA Mngr. totSessionCpu=0:01:57 mem=1637.3M
[05/25 20:02:44    116s] ### Creating LA Mngr, finished. totSessionCpu=0:01:57 mem=1637.3M
[05/25 20:02:44    117s] Reclaim Optimization WNS Slack -0.020  TNS Slack -0.020 Density 61.07
[05/25 20:02:44    117s] +----------+---------+--------+--------+------------+--------+
[05/25 20:02:44    117s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/25 20:02:44    117s] +----------+---------+--------+--------+------------+--------+
[05/25 20:02:44    117s] |    61.07%|        -|  -0.020|  -0.020|   0:00:00.0| 1637.3M|
[05/25 20:02:45    117s] |    61.07%|        0|  -0.020|  -0.020|   0:00:01.0| 1637.3M|
[05/25 20:02:46    119s] |    61.07%|      111|  -0.020|  -0.020|   0:00:01.0| 1637.3M|
[05/25 20:02:47    119s] |    60.99%|       37|  -0.020|  -0.020|   0:00:01.0| 1637.3M|
[05/25 20:02:48    121s] |    60.88%|      148|  -0.019|  -0.019|   0:00:01.0| 1637.3M|
[05/25 20:02:48    121s] |    60.87%|        8|  -0.019|  -0.019|   0:00:00.0| 1637.3M|
[05/25 20:02:48    121s] |    60.87%|        0|  -0.019|  -0.019|   0:00:00.0| 1637.3M|
[05/25 20:02:48    121s] +----------+---------+--------+--------+------------+--------+
[05/25 20:02:48    121s] Reclaim Optimization End WNS Slack -0.019  TNS Slack -0.019 Density 60.87
[05/25 20:02:48    121s] 
[05/25 20:02:48    121s] ** Summary: Restruct = 0 Buffer Deletion = 45 Declone = 12 Resize = 156 **
[05/25 20:02:48    121s] --------------------------------------------------------------
[05/25 20:02:48    121s] |                                   | Total     | Sequential |
[05/25 20:02:48    121s] --------------------------------------------------------------
[05/25 20:02:48    121s] | Num insts resized                 |     152  |       0    |
[05/25 20:02:48    121s] | Num insts undone                  |       0  |       0    |
[05/25 20:02:48    121s] | Num insts Downsized               |     152  |       0    |
[05/25 20:02:48    121s] | Num insts Samesized               |       0  |       0    |
[05/25 20:02:48    121s] | Num insts Upsized                 |       0  |       0    |
[05/25 20:02:48    121s] | Num multiple commits+uncommits    |       4  |       -    |
[05/25 20:02:48    121s] --------------------------------------------------------------
[05/25 20:02:48    121s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:02:48    121s] Layer 4 has 27 constrained nets 
[05/25 20:02:48    121s] **** End NDR-Layer Usage Statistics ****
[05/25 20:02:48    121s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.7) (real = 0:00:04.0) **
[05/25 20:02:48    121s] Executing incremental physical updates
[05/25 20:02:48    121s] Executing incremental physical updates
[05/25 20:02:48    121s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=1488.51M, totSessionCpu=0:02:01).
[05/25 20:02:49    121s] **INFO: Flow update: Design is easy to close.
[05/25 20:02:49    121s] setup target slack: 0.1
[05/25 20:02:49    121s] extra slack: 0.1
[05/25 20:02:49    121s] std delay: 0.0078
[05/25 20:02:49    121s] real setup target slack: 0.0078
[05/25 20:02:49    121s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:02:49    121s] ### Creating PhyDesignMc. totSessionCpu=0:02:02 mem=1488.5M
[05/25 20:02:49    121s] #spOpts: N=45 
[05/25 20:02:49    121s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:02 mem=1488.5M
[05/25 20:02:49    121s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 20:02:49    121s] [NR-eGR] Started earlyGlobalRoute kernel
[05/25 20:02:49    121s] [NR-eGR] Initial Peak syMemory usage = 1488.5 MB
[05/25 20:02:49    121s] (I)       Reading DB...
[05/25 20:02:49    121s] (I)       congestionReportName   : 
[05/25 20:02:49    121s] (I)       layerRangeFor2DCongestion : 
[05/25 20:02:49    121s] (I)       buildTerm2TermWires    : 0
[05/25 20:02:49    121s] (I)       doTrackAssignment      : 1
[05/25 20:02:49    121s] (I)       dumpBookshelfFiles     : 0
[05/25 20:02:49    121s] (I)       numThreads             : 1
[05/25 20:02:49    121s] (I)       bufferingAwareRouting  : false
[05/25 20:02:49    121s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 20:02:49    121s] (I)       honorPin               : false
[05/25 20:02:49    121s] (I)       honorPinGuide          : true
[05/25 20:02:49    121s] (I)       honorPartition         : false
[05/25 20:02:49    121s] (I)       allowPartitionCrossover: false
[05/25 20:02:49    121s] (I)       honorSingleEntry       : true
[05/25 20:02:49    121s] (I)       honorSingleEntryStrong : true
[05/25 20:02:49    121s] (I)       handleViaSpacingRule   : false
[05/25 20:02:49    121s] (I)       handleEolSpacingRule   : false
[05/25 20:02:49    121s] (I)       PDConstraint           : none
[05/25 20:02:49    121s] (I)       expBetterNDRHandling   : false
[05/25 20:02:49    121s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 20:02:49    121s] (I)       routingEffortLevel     : 3
[05/25 20:02:49    121s] (I)       effortLevel            : standard
[05/25 20:02:49    121s] [NR-eGR] minRouteLayer          : 2
[05/25 20:02:49    121s] [NR-eGR] maxRouteLayer          : 127
[05/25 20:02:49    121s] (I)       relaxedTopLayerCeiling : 127
[05/25 20:02:49    121s] (I)       relaxedBottomLayerFloor: 2
[05/25 20:02:49    121s] (I)       numRowsPerGCell        : 1
[05/25 20:02:49    121s] (I)       speedUpLargeDesign     : 0
[05/25 20:02:49    121s] (I)       multiThreadingTA       : 1
[05/25 20:02:49    121s] (I)       blkAwareLayerSwitching : 1
[05/25 20:02:49    121s] (I)       optimizationMode       : false
[05/25 20:02:49    121s] (I)       routeSecondPG          : false
[05/25 20:02:49    121s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 20:02:49    121s] (I)       detourLimitForLayerRelax: 0.00
[05/25 20:02:49    121s] (I)       punchThroughDistance   : 500.00
[05/25 20:02:49    121s] (I)       scenicBound            : 1.15
[05/25 20:02:49    121s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 20:02:49    121s] (I)       source-to-sink ratio   : 0.00
[05/25 20:02:49    121s] (I)       targetCongestionRatioH : 1.00
[05/25 20:02:49    121s] (I)       targetCongestionRatioV : 1.00
[05/25 20:02:49    121s] (I)       layerCongestionRatio   : 0.70
[05/25 20:02:49    121s] (I)       m1CongestionRatio      : 0.10
[05/25 20:02:49    121s] (I)       m2m3CongestionRatio    : 0.70
[05/25 20:02:49    121s] (I)       localRouteEffort       : 1.00
[05/25 20:02:49    121s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 20:02:49    121s] (I)       supplyScaleFactorH     : 1.00
[05/25 20:02:49    121s] (I)       supplyScaleFactorV     : 1.00
[05/25 20:02:49    121s] (I)       highlight3DOverflowFactor: 0.00
[05/25 20:02:49    121s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 20:02:49    121s] (I)       routeVias              : 
[05/25 20:02:49    121s] (I)       readTROption           : true
[05/25 20:02:49    121s] (I)       extraSpacingFactor     : 1.00
[05/25 20:02:49    121s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 20:02:49    121s] (I)       routeSelectedNetsOnly  : false
[05/25 20:02:49    121s] (I)       clkNetUseMaxDemand     : false
[05/25 20:02:49    121s] (I)       extraDemandForClocks   : 0
[05/25 20:02:49    121s] (I)       steinerRemoveLayers    : false
[05/25 20:02:49    121s] (I)       demoteLayerScenicScale : 1.00
[05/25 20:02:49    121s] (I)       nonpreferLayerCostScale : 1.00
[05/25 20:02:49    121s] (I)       spanningTreeRefinement : false
[05/25 20:02:49    121s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 20:02:49    121s] (I)       before initializing RouteDB syMemory usage = 1508.3 MB
[05/25 20:02:49    121s] (I)       starting read tracks
[05/25 20:02:49    121s] (I)       build grid graph
[05/25 20:02:49    121s] (I)       build grid graph start
[05/25 20:02:49    121s] [NR-eGR] Layer1 has no routable track
[05/25 20:02:49    121s] [NR-eGR] Layer2 has single uniform track structure
[05/25 20:02:49    121s] [NR-eGR] Layer3 has single uniform track structure
[05/25 20:02:49    121s] [NR-eGR] Layer4 has single uniform track structure
[05/25 20:02:49    121s] [NR-eGR] Layer5 has single uniform track structure
[05/25 20:02:49    121s] [NR-eGR] Layer6 has single uniform track structure
[05/25 20:02:49    121s] [NR-eGR] Layer7 has single uniform track structure
[05/25 20:02:49    121s] [NR-eGR] Layer8 has single uniform track structure
[05/25 20:02:49    121s] [NR-eGR] Layer9 has single uniform track structure
[05/25 20:02:49    121s] [NR-eGR] Layer10 has single uniform track structure
[05/25 20:02:49    121s] (I)       build grid graph end
[05/25 20:02:49    121s] (I)       numViaLayers=9
[05/25 20:02:49    121s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:02:49    121s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:02:49    121s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:02:49    121s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:02:49    121s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:02:49    121s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:02:49    121s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:02:49    121s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:02:49    121s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:02:49    121s] (I)       end build via table
[05/25 20:02:49    121s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 20:02:49    121s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 20:02:49    121s] (I)       readDataFromPlaceDB
[05/25 20:02:49    121s] (I)       Read net information..
[05/25 20:02:49    121s] [NR-eGR] Read numTotalNets=26368  numIgnoredNets=0
[05/25 20:02:49    121s] (I)       Read testcase time = 0.004 seconds
[05/25 20:02:49    121s] 
[05/25 20:02:49    121s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:02:49    121s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:02:49    121s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:02:49    121s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:02:49    121s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:02:49    121s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:02:49    121s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:02:49    121s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:02:49    121s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:02:49    121s] (I)       build grid graph start
[05/25 20:02:49    121s] (I)       build grid graph end
[05/25 20:02:49    121s] (I)       Model blockage into capacity
[05/25 20:02:49    121s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 20:02:49    121s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 20:02:49    121s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 20:02:49    121s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 20:02:49    121s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 20:02:49    121s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 20:02:49    121s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 20:02:49    121s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 20:02:49    121s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 20:02:49    121s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 20:02:49    121s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 20:02:49    121s] (I)       Modeling time = 0.009 seconds
[05/25 20:02:49    121s] 
[05/25 20:02:49    121s] (I)       Number of ignored nets = 0
[05/25 20:02:49    121s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 20:02:49    121s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 20:02:49    121s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 20:02:49    121s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 20:02:49    121s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 20:02:49    121s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 20:02:49    121s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 20:02:49    121s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 20:02:49    121s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 20:02:49    121s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 20:02:49    121s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1512.7 MB
[05/25 20:02:49    121s] (I)       Ndr track 0 does not exist
[05/25 20:02:49    121s] (I)       Layer1  viaCost=200.00
[05/25 20:02:49    121s] (I)       Layer2  viaCost=200.00
[05/25 20:02:49    121s] (I)       Layer3  viaCost=100.00
[05/25 20:02:49    121s] (I)       Layer4  viaCost=100.00
[05/25 20:02:49    121s] (I)       Layer5  viaCost=100.00
[05/25 20:02:49    121s] (I)       Layer6  viaCost=100.00
[05/25 20:02:49    121s] (I)       Layer7  viaCost=100.00
[05/25 20:02:49    121s] (I)       Layer8  viaCost=100.00
[05/25 20:02:49    121s] (I)       Layer9  viaCost=100.00
[05/25 20:02:49    121s] (I)       ---------------------Grid Graph Info--------------------
[05/25 20:02:49    121s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 20:02:49    121s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 20:02:49    121s] (I)       Site Width          :   380  (dbu)
[05/25 20:02:49    121s] (I)       Row Height          :  2800  (dbu)
[05/25 20:02:49    121s] (I)       GCell Width         :  2800  (dbu)
[05/25 20:02:49    121s] (I)       GCell Height        :  2800  (dbu)
[05/25 20:02:49    121s] (I)       grid                :   196   195    10
[05/25 20:02:49    121s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 20:02:49    121s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 20:02:49    121s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 20:02:49    121s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 20:02:49    121s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 20:02:49    121s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 20:02:49    121s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 20:02:49    121s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 20:02:49    121s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 20:02:49    121s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 20:02:49    121s] (I)       --------------------------------------------------------
[05/25 20:02:49    121s] 
[05/25 20:02:49    121s] [NR-eGR] ============ Routing rule table ============
[05/25 20:02:49    121s] [NR-eGR] Rule id 0. Nets 26368 
[05/25 20:02:49    121s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 20:02:49    121s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 20:02:49    121s] [NR-eGR] ========================================
[05/25 20:02:49    121s] [NR-eGR] 
[05/25 20:02:49    121s] (I)       After initializing earlyGlobalRoute syMemory usage = 1512.7 MB
[05/25 20:02:49    121s] (I)       Loading and dumping file time : 0.08 seconds
[05/25 20:02:49    121s] (I)       ============= Initialization =============
[05/25 20:02:49    121s] (I)       totalPins=91878  totalGlobalPin=89675 (97.60%)
[05/25 20:02:49    121s] (I)       total 2D Cap : 631481 = (282855 H, 348626 V)
[05/25 20:02:49    121s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [4, 10]
[05/25 20:02:49    121s] (I)       ============  Phase 1a Route ============
[05/25 20:02:49    121s] (I)       Phase 1a runs 0.00 seconds
[05/25 20:02:49    121s] (I)       Usage: 4910 = (2298 H, 2612 V) = (0.81% H, 0.75% V) = (3.217e+03um H, 3.657e+03um V)
[05/25 20:02:49    121s] (I)       
[05/25 20:02:49    121s] (I)       ============  Phase 1b Route ============
[05/25 20:02:49    121s] (I)       Usage: 4910 = (2298 H, 2612 V) = (0.81% H, 0.75% V) = (3.217e+03um H, 3.657e+03um V)
[05/25 20:02:49    121s] (I)       
[05/25 20:02:49    121s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.874000e+03um
[05/25 20:02:49    121s] (I)       ============  Phase 1c Route ============
[05/25 20:02:49    121s] (I)       Usage: 4910 = (2298 H, 2612 V) = (0.81% H, 0.75% V) = (3.217e+03um H, 3.657e+03um V)
[05/25 20:02:49    121s] (I)       
[05/25 20:02:49    121s] (I)       ============  Phase 1d Route ============
[05/25 20:02:49    121s] (I)       Usage: 4910 = (2298 H, 2612 V) = (0.81% H, 0.75% V) = (3.217e+03um H, 3.657e+03um V)
[05/25 20:02:49    121s] (I)       
[05/25 20:02:49    121s] (I)       ============  Phase 1e Route ============
[05/25 20:02:49    121s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:02:49    121s] (I)       Usage: 4910 = (2298 H, 2612 V) = (0.81% H, 0.75% V) = (3.217e+03um H, 3.657e+03um V)
[05/25 20:02:49    121s] (I)       
[05/25 20:02:49    121s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.874000e+03um
[05/25 20:02:49    121s] [NR-eGR] 
[05/25 20:02:49    121s] (I)       Phase 1l runs 0.00 seconds
[05/25 20:02:49    121s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 20:02:49    121s] [NR-eGR] Layer group 2: route 26341 net(s) in layer range [2, 10]
[05/25 20:02:49    121s] (I)       ============  Phase 1a Route ============
[05/25 20:02:49    121s] (I)       Phase 1a runs 0.04 seconds
[05/25 20:02:49    121s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 20:02:49    121s] (I)       Usage: 311758 = (155381 H, 156377 V) = (24.68% H, 27.29% V) = (2.175e+05um H, 2.189e+05um V)
[05/25 20:02:49    121s] (I)       
[05/25 20:02:49    121s] (I)       ============  Phase 1b Route ============
[05/25 20:02:49    121s] (I)       Phase 1b runs 0.02 seconds
[05/25 20:02:49    121s] (I)       Usage: 312035 = (155536 H, 156499 V) = (24.71% H, 27.31% V) = (2.178e+05um H, 2.191e+05um V)
[05/25 20:02:49    121s] (I)       
[05/25 20:02:49    121s] (I)       earlyGlobalRoute overflow of layer group 2: 0.04% H + 1.31% V. EstWL: 4.299750e+05um
[05/25 20:02:49    121s] (I)       ============  Phase 1c Route ============
[05/25 20:02:49    121s] (I)       Level2 Grid: 40 x 39
[05/25 20:02:49    121s] (I)       Phase 1c runs 0.01 seconds
[05/25 20:02:49    121s] (I)       Usage: 312035 = (155536 H, 156499 V) = (24.71% H, 27.31% V) = (2.178e+05um H, 2.191e+05um V)
[05/25 20:02:49    121s] (I)       
[05/25 20:02:49    121s] (I)       ============  Phase 1d Route ============
[05/25 20:02:49    121s] (I)       Phase 1d runs 0.01 seconds
[05/25 20:02:49    121s] (I)       Usage: 312051 = (155552 H, 156499 V) = (24.71% H, 27.31% V) = (2.178e+05um H, 2.191e+05um V)
[05/25 20:02:49    121s] (I)       
[05/25 20:02:49    121s] (I)       ============  Phase 1e Route ============
[05/25 20:02:49    121s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:02:49    121s] (I)       Usage: 312051 = (155552 H, 156499 V) = (24.71% H, 27.31% V) = (2.178e+05um H, 2.191e+05um V)
[05/25 20:02:49    121s] (I)       
[05/25 20:02:49    121s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.05% H + 1.25% V. EstWL: 4.299974e+05um
[05/25 20:02:49    121s] [NR-eGR] 
[05/25 20:02:49    122s] (I)       Phase 1l runs 0.07 seconds
[05/25 20:02:49    122s] (I)       ============  Phase 1l Route ============
[05/25 20:02:49    122s] (I)       
[05/25 20:02:49    122s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 20:02:49    122s] (I)                      OverCon         OverCon         OverCon         OverCon            
[05/25 20:02:49    122s] (I)                       #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[05/25 20:02:49    122s] (I)       Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[05/25 20:02:49    122s] (I)       ---------------------------------------------------------------------------------
[05/25 20:02:49    122s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:02:49    122s] (I)       Layer2    1816( 4.78%)     297( 0.78%)      25( 0.07%)       1( 0.00%)   ( 5.63%) 
[05/25 20:02:49    122s] (I)       Layer3      47( 0.12%)       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.13%) 
[05/25 20:02:49    122s] (I)       Layer4    2989(10.39%)      57( 0.20%)       0( 0.00%)       0( 0.00%)   (10.59%) 
[05/25 20:02:49    122s] (I)       Layer5      46( 0.12%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[05/25 20:02:49    122s] (I)       Layer6      60( 0.16%)       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.16%) 
[05/25 20:02:49    122s] (I)       Layer7      30( 0.08%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.08%) 
[05/25 20:02:49    122s] (I)       Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:02:49    122s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:02:49    122s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:02:49    122s] (I)       ---------------------------------------------------------------------------------
[05/25 20:02:49    122s] (I)       Total     4988( 1.56%)     356( 0.11%)      25( 0.01%)       1( 0.00%)   ( 1.68%) 
[05/25 20:02:49    122s] (I)       
[05/25 20:02:49    122s] (I)       Total Global Routing Runtime: 0.24 seconds
[05/25 20:02:49    122s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 20:02:49    122s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.02% V
[05/25 20:02:49    122s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.03% V
[05/25 20:02:49    122s] [NR-eGR] End Peak syMemory usage = 1512.7 MB
[05/25 20:02:49    122s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.32 seconds
[05/25 20:02:49    122s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 20:02:49    122s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 20:02:49    122s] 
[05/25 20:02:49    122s] ** np local hotspot detection info verbose **
[05/25 20:02:49    122s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 20:02:49    122s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 20:02:49    122s] 
[05/25 20:02:49    122s] #spOpts: N=45 
[05/25 20:02:49    122s] Apply auto density screen in post-place stage.
[05/25 20:02:49    122s] Auto density screen increases utilization from 0.609 to 0.609
[05/25 20:02:49    122s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1512.7M
[05/25 20:02:49    122s] *** Starting refinePlace (0:02:02 mem=1512.7M) ***
[05/25 20:02:49    122s] Total net bbox length = 3.900e+05 (1.932e+05 1.968e+05) (ext = 4.705e+04)
[05/25 20:02:49    122s] default core: bins with density >  0.75 = 0.789 % ( 3 / 380 )
[05/25 20:02:49    122s] Density distribution unevenness ratio = 6.335%
[05/25 20:02:49    122s] RPlace IncrNP: Rollback Lev = -5
[05/25 20:02:49    122s] RPlace: Density =0.770270, incremental np is triggered.
[05/25 20:02:49    122s] incr SKP is on..., with optDC mode
[05/25 20:02:49    122s] (cpu=0:00:00.2 mem=1512.7M) ***
[05/25 20:02:49    122s] *** Build Virtual Sizing Timing Model
[05/25 20:02:49    122s] (cpu=0:00:00.3 mem=1512.7M) ***
[05/25 20:02:51    123s] Persistent padding is off here.
[05/25 20:02:51    123s] Congestion driven padding in post-place stage.
[05/25 20:02:51    123s] Congestion driven padding increases utilization from 0.801 to 0.804
[05/25 20:02:51    123s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1533.8M
[05/25 20:02:51    123s] limitMaxMove 0, priorityInstMaxMove -1
[05/25 20:02:51    123s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[05/25 20:02:51    123s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/25 20:02:51    123s] No instances found in the vector
[05/25 20:02:51    123s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:02:58    130s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/25 20:02:58    130s] No instances found in the vector
[05/25 20:02:58    130s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:03:05    138s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/25 20:03:05    138s] No instances found in the vector
[05/25 20:03:05    138s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:03:14    146s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/25 20:03:14    146s] No instances found in the vector
[05/25 20:03:14    146s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:03:18    150s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/25 20:03:18    150s] No instances found in the vector
[05/25 20:03:18    150s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:03:22    154s] default core: bins with density >  0.75 = 1.84 % ( 7 / 380 )
[05/25 20:03:22    154s] Density distribution unevenness ratio = 6.637%
[05/25 20:03:22    154s] RPlace postIncrNP: Density = 0.770270 -> 0.770270.
[05/25 20:03:22    154s] RPlace postIncrNP Info: Density distribution changes:
[05/25 20:03:22    154s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:03:22    154s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:03:22    154s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:03:22    154s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:03:22    154s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:03:22    154s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:03:22    154s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:03:22    154s] [CPU] RefinePlace/IncrNP (cpu=0:00:32.0, real=0:00:33.0, mem=1592.5MB) @(0:02:02 - 0:02:34).
[05/25 20:03:22    154s] Move report: incrNP moves 21625 insts, mean move: 5.14 um, max move: 118.85 um
[05/25 20:03:22    154s] 	Max move on inst (FE_OFC38_n_out_94): (162.64, 267.68) --> (144.59, 166.88)
[05/25 20:03:22    154s] Move report: Timing Driven Placement moves 21625 insts, mean move: 5.14 um, max move: 118.85 um
[05/25 20:03:22    154s] 	Max move on inst (FE_OFC38_n_out_94): (162.64, 267.68) --> (144.59, 166.88)
[05/25 20:03:22    154s] 	Runtime: CPU: 0:00:32.0 REAL: 0:00:33.0 MEM: 1592.5MB
[05/25 20:03:22    154s] Starting refinePlace ...
[05/25 20:03:22    154s] default core: bins with density >  0.75 = 1.84 % ( 7 / 380 )
[05/25 20:03:22    154s] Density distribution unevenness ratio = 6.637%
[05/25 20:03:22    154s]   Spread Effort: high, pre-route mode, useDDP on.
[05/25 20:03:22    154s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1592.5MB) @(0:02:34 - 0:02:34).
[05/25 20:03:22    154s] Move report: preRPlace moves 1218 insts, mean move: 0.31 um, max move: 2.16 um
[05/25 20:03:22    154s] 	Max move on inst (FE_OFC89_n_out_5): (94.62, 71.68) --> (95.38, 73.08)
[05/25 20:03:22    154s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
[05/25 20:03:22    154s] wireLenOptFixPriorityInst 0 inst fixed
[05/25 20:03:22    154s] Placement tweakage begins.
[05/25 20:03:22    154s] wire length = 4.584e+05
[05/25 20:03:23    155s] wire length = 4.481e+05
[05/25 20:03:23    155s] Placement tweakage ends.
[05/25 20:03:23    155s] Move report: tweak moves 3150 insts, mean move: 1.75 um, max move: 19.38 um
[05/25 20:03:23    155s] 	Max move on inst (FE_OFC17_n_out_115): (160.55, 207.48) --> (179.93, 207.48)
[05/25 20:03:23    155s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:01.0, mem=1592.5MB) @(0:02:34 - 0:02:36).
[05/25 20:03:24    155s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:03:24    155s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1592.5MB) @(0:02:36 - 0:02:36).
[05/25 20:03:24    155s] Move report: Detail placement moves 4116 insts, mean move: 1.41 um, max move: 19.38 um
[05/25 20:03:24    155s] 	Max move on inst (FE_OFC17_n_out_115): (160.55, 207.48) --> (179.93, 207.48)
[05/25 20:03:24    155s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1592.5MB
[05/25 20:03:24    155s] Statistics of distance of Instance movement in refine placement:
[05/25 20:03:24    155s]   maximum (X+Y) =       118.85 um
[05/25 20:03:24    155s]   inst (FE_OFC38_n_out_94) with max move: (162.64, 267.68) -> (144.59, 166.88)
[05/25 20:03:24    155s]   mean    (X+Y) =         5.16 um
[05/25 20:03:24    155s] Total instances flipped for WireLenOpt: 2178
[05/25 20:03:24    155s] Total instances flipped, including legalization: 33
[05/25 20:03:24    155s] Summary Report:
[05/25 20:03:24    155s] Instances move: 21628 (out of 21756 movable)
[05/25 20:03:24    155s] Instances flipped: 33
[05/25 20:03:24    155s] Mean displacement: 5.16 um
[05/25 20:03:24    155s] Max displacement: 118.85 um (Instance: FE_OFC38_n_out_94) (162.64, 267.68) -> (144.59, 166.88)
[05/25 20:03:24    155s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
[05/25 20:03:24    155s] Total instances moved : 21628
[05/25 20:03:24    155s] Total net bbox length = 3.810e+05 (1.888e+05 1.922e+05) (ext = 4.726e+04)
[05/25 20:03:24    155s] Runtime: CPU: 0:00:33.7 REAL: 0:00:35.0 MEM: 1592.5MB
[05/25 20:03:24    155s] [CPU] RefinePlace/total (cpu=0:00:33.7, real=0:00:35.0, mem=1592.5MB) @(0:02:02 - 0:02:36).
[05/25 20:03:24    155s] *** Finished refinePlace (0:02:36 mem=1592.5M) ***
[05/25 20:03:24    155s] #spOpts: N=45 
[05/25 20:03:24    155s] default core: bins with density >  0.75 = 1.84 % ( 7 / 380 )
[05/25 20:03:24    155s] Density distribution unevenness ratio = 6.647%
[05/25 20:03:24    155s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/25 20:03:24    155s] Type 'man IMPSP-9025' for more detail.
[05/25 20:03:24    155s] Trial Route Overflow 0(H) 0(V)
[05/25 20:03:24    155s] Starting congestion repair ...
[05/25 20:03:24    155s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[05/25 20:03:24    155s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 20:03:24    155s] Starting Early Global Route congestion estimation: mem = 1592.5M
[05/25 20:03:24    155s] (I)       Reading DB...
[05/25 20:03:24    155s] (I)       congestionReportName   : 
[05/25 20:03:24    155s] (I)       layerRangeFor2DCongestion : 
[05/25 20:03:24    155s] (I)       buildTerm2TermWires    : 1
[05/25 20:03:24    155s] (I)       doTrackAssignment      : 1
[05/25 20:03:24    155s] (I)       dumpBookshelfFiles     : 0
[05/25 20:03:24    155s] (I)       numThreads             : 1
[05/25 20:03:24    155s] (I)       bufferingAwareRouting  : false
[05/25 20:03:24    155s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 20:03:24    155s] (I)       honorPin               : false
[05/25 20:03:24    155s] (I)       honorPinGuide          : true
[05/25 20:03:24    155s] (I)       honorPartition         : false
[05/25 20:03:24    155s] (I)       allowPartitionCrossover: false
[05/25 20:03:24    155s] (I)       honorSingleEntry       : true
[05/25 20:03:24    155s] (I)       honorSingleEntryStrong : true
[05/25 20:03:24    155s] (I)       handleViaSpacingRule   : false
[05/25 20:03:24    155s] (I)       handleEolSpacingRule   : false
[05/25 20:03:24    155s] (I)       PDConstraint           : none
[05/25 20:03:24    155s] (I)       expBetterNDRHandling   : false
[05/25 20:03:24    155s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 20:03:24    155s] (I)       routingEffortLevel     : 3
[05/25 20:03:24    155s] (I)       effortLevel            : standard
[05/25 20:03:24    155s] [NR-eGR] minRouteLayer          : 2
[05/25 20:03:24    155s] [NR-eGR] maxRouteLayer          : 127
[05/25 20:03:24    155s] (I)       relaxedTopLayerCeiling : 127
[05/25 20:03:24    155s] (I)       relaxedBottomLayerFloor: 2
[05/25 20:03:24    155s] (I)       numRowsPerGCell        : 1
[05/25 20:03:24    155s] (I)       speedUpLargeDesign     : 0
[05/25 20:03:24    155s] (I)       multiThreadingTA       : 1
[05/25 20:03:24    155s] (I)       blkAwareLayerSwitching : 1
[05/25 20:03:24    155s] (I)       optimizationMode       : false
[05/25 20:03:24    155s] (I)       routeSecondPG          : false
[05/25 20:03:24    155s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 20:03:24    155s] (I)       detourLimitForLayerRelax: 0.00
[05/25 20:03:24    155s] (I)       punchThroughDistance   : 500.00
[05/25 20:03:24    155s] (I)       scenicBound            : 1.15
[05/25 20:03:24    155s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 20:03:24    155s] (I)       source-to-sink ratio   : 0.00
[05/25 20:03:24    155s] (I)       targetCongestionRatioH : 1.00
[05/25 20:03:24    155s] (I)       targetCongestionRatioV : 1.00
[05/25 20:03:24    155s] (I)       layerCongestionRatio   : 0.70
[05/25 20:03:24    155s] (I)       m1CongestionRatio      : 0.10
[05/25 20:03:24    155s] (I)       m2m3CongestionRatio    : 0.70
[05/25 20:03:24    155s] (I)       localRouteEffort       : 1.00
[05/25 20:03:24    155s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 20:03:24    155s] (I)       supplyScaleFactorH     : 1.00
[05/25 20:03:24    155s] (I)       supplyScaleFactorV     : 1.00
[05/25 20:03:24    155s] (I)       highlight3DOverflowFactor: 0.00
[05/25 20:03:24    155s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 20:03:24    155s] (I)       routeVias              : 
[05/25 20:03:24    155s] (I)       readTROption           : true
[05/25 20:03:24    155s] (I)       extraSpacingFactor     : 1.00
[05/25 20:03:24    155s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 20:03:24    155s] (I)       routeSelectedNetsOnly  : false
[05/25 20:03:24    155s] (I)       clkNetUseMaxDemand     : false
[05/25 20:03:24    155s] (I)       extraDemandForClocks   : 0
[05/25 20:03:24    155s] (I)       steinerRemoveLayers    : false
[05/25 20:03:24    155s] (I)       demoteLayerScenicScale : 1.00
[05/25 20:03:24    155s] (I)       nonpreferLayerCostScale : 1.00
[05/25 20:03:24    155s] (I)       spanningTreeRefinement : false
[05/25 20:03:24    155s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 20:03:24    155s] (I)       before initializing RouteDB syMemory usage = 1592.5 MB
[05/25 20:03:24    155s] (I)       starting read tracks
[05/25 20:03:24    155s] (I)       build grid graph
[05/25 20:03:24    155s] (I)       build grid graph start
[05/25 20:03:24    155s] [NR-eGR] Layer1 has no routable track
[05/25 20:03:24    155s] [NR-eGR] Layer2 has single uniform track structure
[05/25 20:03:24    155s] [NR-eGR] Layer3 has single uniform track structure
[05/25 20:03:24    155s] [NR-eGR] Layer4 has single uniform track structure
[05/25 20:03:24    155s] [NR-eGR] Layer5 has single uniform track structure
[05/25 20:03:24    155s] [NR-eGR] Layer6 has single uniform track structure
[05/25 20:03:24    155s] [NR-eGR] Layer7 has single uniform track structure
[05/25 20:03:24    155s] [NR-eGR] Layer8 has single uniform track structure
[05/25 20:03:24    155s] [NR-eGR] Layer9 has single uniform track structure
[05/25 20:03:24    155s] [NR-eGR] Layer10 has single uniform track structure
[05/25 20:03:24    155s] (I)       build grid graph end
[05/25 20:03:24    155s] (I)       numViaLayers=9
[05/25 20:03:24    155s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:03:24    155s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:03:24    155s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:03:24    155s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:03:24    155s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:03:24    155s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:03:24    155s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:03:24    155s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:03:24    155s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:03:24    155s] (I)       end build via table
[05/25 20:03:24    156s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 20:03:24    156s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 20:03:24    156s] (I)       readDataFromPlaceDB
[05/25 20:03:24    156s] (I)       Read net information..
[05/25 20:03:24    156s] [NR-eGR] Read numTotalNets=26368  numIgnoredNets=0
[05/25 20:03:24    156s] (I)       Read testcase time = 0.003 seconds
[05/25 20:03:24    156s] 
[05/25 20:03:24    156s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:03:24    156s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:03:24    156s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:03:24    156s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:03:24    156s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:03:24    156s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:03:24    156s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:03:24    156s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:03:24    156s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:03:24    156s] (I)       build grid graph start
[05/25 20:03:24    156s] (I)       build grid graph end
[05/25 20:03:24    156s] (I)       Model blockage into capacity
[05/25 20:03:24    156s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 20:03:24    156s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 20:03:24    156s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 20:03:24    156s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 20:03:24    156s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 20:03:24    156s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 20:03:24    156s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 20:03:24    156s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 20:03:24    156s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 20:03:24    156s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 20:03:24    156s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 20:03:24    156s] (I)       Modeling time = 0.009 seconds
[05/25 20:03:24    156s] 
[05/25 20:03:24    156s] (I)       Number of ignored nets = 0
[05/25 20:03:24    156s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 20:03:24    156s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 20:03:24    156s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 20:03:24    156s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 20:03:24    156s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 20:03:24    156s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 20:03:24    156s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 20:03:24    156s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 20:03:24    156s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 20:03:24    156s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 20:03:24    156s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1592.5 MB
[05/25 20:03:24    156s] (I)       Ndr track 0 does not exist
[05/25 20:03:24    156s] (I)       Layer1  viaCost=200.00
[05/25 20:03:24    156s] (I)       Layer2  viaCost=200.00
[05/25 20:03:24    156s] (I)       Layer3  viaCost=100.00
[05/25 20:03:24    156s] (I)       Layer4  viaCost=100.00
[05/25 20:03:24    156s] (I)       Layer5  viaCost=100.00
[05/25 20:03:24    156s] (I)       Layer6  viaCost=100.00
[05/25 20:03:24    156s] (I)       Layer7  viaCost=100.00
[05/25 20:03:24    156s] (I)       Layer8  viaCost=100.00
[05/25 20:03:24    156s] (I)       Layer9  viaCost=100.00
[05/25 20:03:24    156s] (I)       ---------------------Grid Graph Info--------------------
[05/25 20:03:24    156s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 20:03:24    156s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 20:03:24    156s] (I)       Site Width          :   380  (dbu)
[05/25 20:03:24    156s] (I)       Row Height          :  2800  (dbu)
[05/25 20:03:24    156s] (I)       GCell Width         :  2800  (dbu)
[05/25 20:03:24    156s] (I)       GCell Height        :  2800  (dbu)
[05/25 20:03:24    156s] (I)       grid                :   196   195    10
[05/25 20:03:24    156s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 20:03:24    156s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 20:03:24    156s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 20:03:24    156s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 20:03:24    156s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 20:03:24    156s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 20:03:24    156s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 20:03:24    156s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 20:03:24    156s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 20:03:24    156s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 20:03:24    156s] (I)       --------------------------------------------------------
[05/25 20:03:24    156s] 
[05/25 20:03:24    156s] [NR-eGR] ============ Routing rule table ============
[05/25 20:03:24    156s] [NR-eGR] Rule id 0. Nets 26368 
[05/25 20:03:24    156s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 20:03:24    156s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 20:03:24    156s] [NR-eGR] ========================================
[05/25 20:03:24    156s] [NR-eGR] 
[05/25 20:03:24    156s] (I)       After initializing earlyGlobalRoute syMemory usage = 1592.5 MB
[05/25 20:03:24    156s] (I)       Loading and dumping file time : 0.07 seconds
[05/25 20:03:24    156s] (I)       ============= Initialization =============
[05/25 20:03:24    156s] (I)       totalPins=91878  totalGlobalPin=90407 (98.40%)
[05/25 20:03:24    156s] (I)       total 2D Cap : 631481 = (282855 H, 348626 V)
[05/25 20:03:24    156s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [4, 10]
[05/25 20:03:24    156s] (I)       ============  Phase 1a Route ============
[05/25 20:03:24    156s] (I)       Phase 1a runs 0.00 seconds
[05/25 20:03:24    156s] (I)       Usage: 4741 = (2154 H, 2587 V) = (0.76% H, 0.74% V) = (3.016e+03um H, 3.622e+03um V)
[05/25 20:03:24    156s] (I)       
[05/25 20:03:24    156s] (I)       ============  Phase 1b Route ============
[05/25 20:03:24    156s] (I)       Usage: 4741 = (2154 H, 2587 V) = (0.76% H, 0.74% V) = (3.016e+03um H, 3.622e+03um V)
[05/25 20:03:24    156s] (I)       
[05/25 20:03:24    156s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.637400e+03um
[05/25 20:03:24    156s] (I)       ============  Phase 1c Route ============
[05/25 20:03:24    156s] (I)       Usage: 4741 = (2154 H, 2587 V) = (0.76% H, 0.74% V) = (3.016e+03um H, 3.622e+03um V)
[05/25 20:03:24    156s] (I)       
[05/25 20:03:24    156s] (I)       ============  Phase 1d Route ============
[05/25 20:03:24    156s] (I)       Usage: 4741 = (2154 H, 2587 V) = (0.76% H, 0.74% V) = (3.016e+03um H, 3.622e+03um V)
[05/25 20:03:24    156s] (I)       
[05/25 20:03:24    156s] (I)       ============  Phase 1e Route ============
[05/25 20:03:24    156s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:03:24    156s] (I)       Usage: 4741 = (2154 H, 2587 V) = (0.76% H, 0.74% V) = (3.016e+03um H, 3.622e+03um V)
[05/25 20:03:24    156s] (I)       
[05/25 20:03:24    156s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.637400e+03um
[05/25 20:03:24    156s] [NR-eGR] 
[05/25 20:03:24    156s] (I)       Phase 1l runs 0.00 seconds
[05/25 20:03:24    156s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 20:03:24    156s] [NR-eGR] Layer group 2: route 26341 net(s) in layer range [2, 10]
[05/25 20:03:24    156s] (I)       ============  Phase 1a Route ============
[05/25 20:03:24    156s] (I)       Phase 1a runs 0.04 seconds
[05/25 20:03:24    156s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 20:03:24    156s] (I)       Usage: 309912 = (154623 H, 155289 V) = (24.56% H, 27.10% V) = (2.165e+05um H, 2.174e+05um V)
[05/25 20:03:24    156s] (I)       
[05/25 20:03:24    156s] (I)       ============  Phase 1b Route ============
[05/25 20:03:24    156s] (I)       Phase 1b runs 0.01 seconds
[05/25 20:03:24    156s] (I)       Usage: 310131 = (154798 H, 155333 V) = (24.59% H, 27.11% V) = (2.167e+05um H, 2.175e+05um V)
[05/25 20:03:24    156s] (I)       
[05/25 20:03:24    156s] (I)       earlyGlobalRoute overflow of layer group 2: 0.06% H + 1.11% V. EstWL: 4.275460e+05um
[05/25 20:03:24    156s] (I)       ============  Phase 1c Route ============
[05/25 20:03:24    156s] (I)       Level2 Grid: 40 x 39
[05/25 20:03:24    156s] (I)       Phase 1c runs 0.01 seconds
[05/25 20:03:24    156s] (I)       Usage: 310131 = (154798 H, 155333 V) = (24.59% H, 27.11% V) = (2.167e+05um H, 2.175e+05um V)
[05/25 20:03:24    156s] (I)       
[05/25 20:03:24    156s] (I)       ============  Phase 1d Route ============
[05/25 20:03:24    156s] (I)       Phase 1d runs 0.01 seconds
[05/25 20:03:24    156s] (I)       Usage: 310162 = (154817 H, 155345 V) = (24.59% H, 27.11% V) = (2.167e+05um H, 2.175e+05um V)
[05/25 20:03:24    156s] (I)       
[05/25 20:03:24    156s] (I)       ============  Phase 1e Route ============
[05/25 20:03:24    156s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:03:24    156s] (I)       Usage: 310162 = (154817 H, 155345 V) = (24.59% H, 27.11% V) = (2.167e+05um H, 2.175e+05um V)
[05/25 20:03:24    156s] (I)       
[05/25 20:03:24    156s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.04% H + 1.05% V. EstWL: 4.275894e+05um
[05/25 20:03:24    156s] [NR-eGR] 
[05/25 20:03:24    156s] (I)       Phase 1l runs 0.07 seconds
[05/25 20:03:24    156s] (I)       ============  Phase 1l Route ============
[05/25 20:03:24    156s] (I)       
[05/25 20:03:24    156s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 20:03:24    156s] (I)                      OverCon         OverCon         OverCon            
[05/25 20:03:24    156s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[05/25 20:03:24    156s] (I)       Layer            (1-2)           (3-4)           (5-6)    OverCon 
[05/25 20:03:24    156s] (I)       ------------------------------------------------------------------
[05/25 20:03:24    156s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:03:24    156s] (I)       Layer2    1786( 4.70%)     300( 0.79%)      27( 0.07%)   ( 5.56%) 
[05/25 20:03:24    156s] (I)       Layer3      54( 0.14%)       2( 0.01%)       0( 0.00%)   ( 0.15%) 
[05/25 20:03:24    156s] (I)       Layer4    3058(10.63%)      35( 0.12%)       0( 0.00%)   (10.75%) 
[05/25 20:03:24    156s] (I)       Layer5      38( 0.10%)       0( 0.00%)       0( 0.00%)   ( 0.10%) 
[05/25 20:03:24    156s] (I)       Layer6      63( 0.17%)       0( 0.00%)       0( 0.00%)   ( 0.17%) 
[05/25 20:03:24    156s] (I)       Layer7      26( 0.07%)       6( 0.02%)       0( 0.00%)   ( 0.08%) 
[05/25 20:03:24    156s] (I)       Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:03:24    156s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:03:24    156s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:03:24    156s] (I)       ------------------------------------------------------------------
[05/25 20:03:24    156s] (I)       Total     5025( 1.57%)     343( 0.11%)      27( 0.01%)   ( 1.68%) 
[05/25 20:03:24    156s] (I)       
[05/25 20:03:24    156s] (I)       Total Global Routing Runtime: 0.24 seconds
[05/25 20:03:24    156s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 20:03:24    156s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.02% V
[05/25 20:03:24    156s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.02% V
[05/25 20:03:24    156s] Early Global Route congestion estimation runtime: 0.32 seconds, mem = 1592.5M
[05/25 20:03:24    156s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 20:03:24    156s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 20:03:24    156s] 
[05/25 20:03:24    156s] ** np local hotspot detection info verbose **
[05/25 20:03:24    156s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 20:03:24    156s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 20:03:24    156s] 
[05/25 20:03:24    156s] Skipped repairing congestion.
[05/25 20:03:24    156s] Starting Early Global Route wiring: mem = 1592.5M
[05/25 20:03:24    156s] (I)       ============= track Assignment ============
[05/25 20:03:24    156s] (I)       extract Global 3D Wires
[05/25 20:03:24    156s] (I)       Extract Global WL : time=0.01
[05/25 20:03:24    156s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/25 20:03:24    156s] (I)       Initialization real time=0.00 seconds
[05/25 20:03:24    156s] (I)       Kernel real time=0.19 seconds
[05/25 20:03:24    156s] (I)       End Greedy Track Assignment
[05/25 20:03:24    156s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 91233
[05/25 20:03:24    156s] [NR-eGR] Layer2(metal2)(V) length: 1.264339e+05um, number of vias: 134968
[05/25 20:03:24    156s] [NR-eGR] Layer3(metal3)(H) length: 1.690668e+05um, number of vias: 35582
[05/25 20:03:24    156s] [NR-eGR] Layer4(metal4)(V) length: 2.621454e+04um, number of vias: 18763
[05/25 20:03:24    156s] [NR-eGR] Layer5(metal5)(H) length: 5.201513e+04um, number of vias: 18189
[05/25 20:03:24    156s] [NR-eGR] Layer6(metal6)(V) length: 7.172640e+04um, number of vias: 1668
[05/25 20:03:24    156s] [NR-eGR] Layer7(metal7)(H) length: 9.962977e+03um, number of vias: 625
[05/25 20:03:24    156s] [NR-eGR] Layer8(metal8)(V) length: 1.155866e+04um, number of vias: 12
[05/25 20:03:24    156s] [NR-eGR] Layer9(metal9)(H) length: 5.040000e+00um, number of vias: 0
[05/25 20:03:24    156s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[05/25 20:03:24    156s] [NR-eGR] Total length: 4.669835e+05um, number of vias: 301040
[05/25 20:03:25    156s] Early Global Route wiring runtime: 0.40 seconds, mem = 1578.0M
[05/25 20:03:25    156s] End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
[05/25 20:03:25    156s] Start to check current routing status for nets...
[05/25 20:03:25    156s] Using hname+ instead name for net compare
[05/25 20:03:25    156s] All nets are already routed correctly.
[05/25 20:03:25    156s] End to check current routing status for nets (mem=1578.0M)
[05/25 20:03:25    156s] Extraction called for design 'key_generation' of instances=21756 and nets=27056 using extraction engine 'preRoute' .
[05/25 20:03:25    156s] PreRoute RC Extraction called for design key_generation.
[05/25 20:03:25    156s] RC Extraction called in multi-corner(1) mode.
[05/25 20:03:25    156s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:03:25    156s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:03:25    156s] RCMode: PreRoute
[05/25 20:03:25    156s]       RC Corner Indexes            0   
[05/25 20:03:25    156s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:03:25    156s] Resistance Scaling Factor    : 1.00000 
[05/25 20:03:25    156s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:03:25    156s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:03:25    156s] Shrink Factor                : 1.00000
[05/25 20:03:25    156s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:03:25    156s] Updating RC grid for preRoute extraction ...
[05/25 20:03:25    156s] Initializing multi-corner resistance tables ...
[05/25 20:03:25    156s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1578.035M)
[05/25 20:03:25    157s] Compute RC Scale Done ...
[05/25 20:03:25    157s] **optDesign ... cpu = 0:01:03, real = 0:01:03, mem = 1468.2M, totSessionCpu=0:02:37 **
[05/25 20:03:25    157s] #################################################################################
[05/25 20:03:25    157s] # Design Stage: PreRoute
[05/25 20:03:25    157s] # Design Name: key_generation
[05/25 20:03:25    157s] # Design Mode: 45nm
[05/25 20:03:25    157s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:03:25    157s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:03:25    157s] # Signoff Settings: SI Off 
[05/25 20:03:25    157s] #################################################################################
[05/25 20:03:26    157s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:03:26    157s] Calculate delays in Single mode...
[05/25 20:03:26    157s] Topological Sorting (REAL = 0:00:00.0, MEM = 1479.8M, InitMEM = 1476.5M)
[05/25 20:03:26    158s] End AAE Lib Interpolated Model. (MEM=1496.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:03:29    160s] Total number of fetched objects 27053
[05/25 20:03:29    160s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:03:29    160s] End delay calculation. (MEM=1553.53 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 20:03:29    160s] *** CDM Built up (cpu=0:00:03.3  real=0:00:04.0  mem= 1553.5M) ***
[05/25 20:03:30    161s] *** Timing NOT met, worst failing slack is -0.111
[05/25 20:03:30    161s] *** Check timing (0:00:00.0)
[05/25 20:03:30    161s] Begin: GigaOpt Optimization in WNS mode
[05/25 20:03:30    161s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:03:30    161s] PhyDesignGrid: maxLocalDensity 1.00
[05/25 20:03:30    161s] ### Creating PhyDesignMc. totSessionCpu=0:02:42 mem=1553.5M
[05/25 20:03:30    161s] #spOpts: N=45 
[05/25 20:03:30    161s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:03:30    161s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:03:30    161s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:42 mem=1553.5M
[05/25 20:03:30    162s] ### Creating LA Mngr. totSessionCpu=0:02:42 mem=1553.5M
[05/25 20:03:30    162s] ### Creating LA Mngr, finished. totSessionCpu=0:02:42 mem=1553.5M
[05/25 20:03:30    162s] *info: 1 clock net excluded
[05/25 20:03:30    162s] *info: 2 special nets excluded.
[05/25 20:03:30    162s] *info: 1 no-driver net excluded.
[05/25 20:03:31    162s] Effort level <high> specified for reg2reg path_group
[05/25 20:03:31    163s] ** GigaOpt Optimizer WNS Slack -0.111 TNS Slack -0.449 Density 60.87
[05/25 20:03:31    163s] Optimizer WNS Pass 0
[05/25 20:03:32    163s] Active Path Group: reg2reg  
[05/25 20:03:32    163s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:03:32    163s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 20:03:32    163s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:03:32    163s] |  -0.111|   -0.111|  -0.429|   -0.449|    60.87%|   0:00:00.0| 1664.9M|        an|  reg2reg| ModInv_v_reg[127]/D     |
[05/25 20:03:32    164s] |   0.000|   -0.020|   0.000|   -0.020|    60.89%|   0:00:00.0| 1664.9M|        an|  reg2reg| ModInv_x_reg[127]/D     |
[05/25 20:03:32    164s] |   0.009|   -0.020|   0.000|   -0.020|    60.90%|   0:00:00.0| 1664.9M|        an|  reg2reg| ModInv_u_reg[127]/D     |
[05/25 20:03:32    164s] |   0.009|   -0.020|   0.000|   -0.020|    60.90%|   0:00:00.0| 1664.9M|        an|  reg2reg| ModInv_u_reg[127]/D     |
[05/25 20:03:32    164s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:03:32    164s] 
[05/25 20:03:32    164s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1664.9M) ***
[05/25 20:03:32    164s] Active Path Group: default 
[05/25 20:03:32    164s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:03:32    164s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 20:03:32    164s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:03:32    164s] |  -0.020|   -0.020|  -0.020|   -0.020|    60.90%|   0:00:00.0| 1664.9M|        an|  default| lambda_reg[127]/D       |
[05/25 20:03:32    164s] |   0.009|    0.009|   0.000|    0.000|    60.91%|   0:00:00.0| 1684.0M|        an|  default| lambda_reg[127]/D       |
[05/25 20:03:32    164s] |   0.009|    0.009|   0.000|    0.000|    60.91%|   0:00:00.0| 1684.0M|        an|  default| lambda_reg[127]/D       |
[05/25 20:03:32    164s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:03:32    164s] 
[05/25 20:03:32    164s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1684.0M) ***
[05/25 20:03:32    164s] 
[05/25 20:03:32    164s] *** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:00.0 mem=1684.0M) ***
[05/25 20:03:32    164s] ** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 60.91
[05/25 20:03:33    164s] *** Starting refinePlace (0:02:45 mem=1700.0M) ***
[05/25 20:03:33    164s] Total net bbox length = 3.811e+05 (1.889e+05 1.923e+05) (ext = 4.726e+04)
[05/25 20:03:33    164s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:03:33    164s] default core: bins with density >  0.75 = 1.84 % ( 7 / 380 )
[05/25 20:03:33    164s] Density distribution unevenness ratio = 6.637%
[05/25 20:03:33    164s] RPlace IncrNP Skipped
[05/25 20:03:33    164s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1700.0MB) @(0:02:45 - 0:02:45).
[05/25 20:03:33    164s] Starting refinePlace ...
[05/25 20:03:33    164s] default core: bins with density >  0.75 = 1.84 % ( 7 / 380 )
[05/25 20:03:33    164s] Density distribution unevenness ratio = 6.637%
[05/25 20:03:33    164s]   Spread Effort: high, pre-route mode, useDDP on.
[05/25 20:03:33    164s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1700.0MB) @(0:02:45 - 0:02:45).
[05/25 20:03:33    164s] Move report: preRPlace moves 57 insts, mean move: 0.54 um, max move: 1.97 um
[05/25 20:03:33    164s] 	Max move on inst (FE_RC_31_0): (255.17, 46.48) --> (255.74, 47.88)
[05/25 20:03:33    164s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[05/25 20:03:33    164s] wireLenOptFixPriorityInst 0 inst fixed
[05/25 20:03:33    165s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:03:33    165s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1700.0MB) @(0:02:45 - 0:02:45).
[05/25 20:03:33    165s] Move report: Detail placement moves 57 insts, mean move: 0.54 um, max move: 1.97 um
[05/25 20:03:33    165s] 	Max move on inst (FE_RC_31_0): (255.17, 46.48) --> (255.74, 47.88)
[05/25 20:03:33    165s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1700.0MB
[05/25 20:03:33    165s] Statistics of distance of Instance movement in refine placement:
[05/25 20:03:33    165s]   maximum (X+Y) =         1.97 um
[05/25 20:03:33    165s]   inst (FE_RC_31_0) with max move: (255.17, 46.48) -> (255.74, 47.88)
[05/25 20:03:33    165s]   mean    (X+Y) =         0.54 um
[05/25 20:03:33    165s] Summary Report:
[05/25 20:03:33    165s] Instances move: 57 (out of 21788 movable)
[05/25 20:03:33    165s] Instances flipped: 0
[05/25 20:03:33    165s] Mean displacement: 0.54 um
[05/25 20:03:33    165s] Max displacement: 1.97 um (Instance: FE_RC_31_0) (255.17, 46.48) -> (255.74, 47.88)
[05/25 20:03:33    165s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[05/25 20:03:33    165s] Total instances moved : 57
[05/25 20:03:33    165s] Total net bbox length = 3.812e+05 (1.889e+05 1.923e+05) (ext = 4.726e+04)
[05/25 20:03:33    165s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1700.0MB
[05/25 20:03:33    165s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1700.0MB) @(0:02:45 - 0:02:45).
[05/25 20:03:33    165s] *** Finished refinePlace (0:02:45 mem=1700.0M) ***
[05/25 20:03:33    165s] *** maximum move = 1.97 um ***
[05/25 20:03:33    165s] *** Finished re-routing un-routed nets (1700.0M) ***
[05/25 20:03:33    165s] 
[05/25 20:03:33    165s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1700.0M) ***
[05/25 20:03:33    165s] ** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 60.91
[05/25 20:03:33    165s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:03:33    165s] Layer 4 has 26 constrained nets 
[05/25 20:03:33    165s] Layer 7 has 1 constrained nets 
[05/25 20:03:33    165s] **** End NDR-Layer Usage Statistics ****
[05/25 20:03:33    165s] 
[05/25 20:03:33    165s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=1700.0M) ***
[05/25 20:03:33    165s] 
[05/25 20:03:33    165s] End: GigaOpt Optimization in WNS mode
[05/25 20:03:33    165s] *** Timing NOT met, worst failing slack is 0.009
[05/25 20:03:33    165s] *** Check timing (0:00:00.0)
[05/25 20:03:33    165s] **INFO: Flow update: Design timing is met.
[05/25 20:03:33    165s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:03:33    165s] ### Creating LA Mngr. totSessionCpu=0:02:45 mem=1498.1M
[05/25 20:03:33    165s] ### Creating LA Mngr, finished. totSessionCpu=0:02:45 mem=1498.1M
[05/25 20:03:33    165s] Begin: Area Reclaim Optimization
[05/25 20:03:33    165s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:03:33    165s] ### Creating PhyDesignMc. totSessionCpu=0:02:46 mem=1650.9M
[05/25 20:03:33    165s] #spOpts: N=45 
[05/25 20:03:33    165s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:46 mem=1650.9M
[05/25 20:03:33    165s] ### Creating LA Mngr. totSessionCpu=0:02:46 mem=1650.9M
[05/25 20:03:33    165s] ### Creating LA Mngr, finished. totSessionCpu=0:02:46 mem=1650.9M
[05/25 20:03:34    165s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.91
[05/25 20:03:34    165s] +----------+---------+--------+--------+------------+--------+
[05/25 20:03:34    165s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/25 20:03:34    165s] +----------+---------+--------+--------+------------+--------+
[05/25 20:03:34    165s] |    60.91%|        -|   0.000|   0.000|   0:00:00.0| 1650.9M|
[05/25 20:03:34    166s] |    60.88%|       16|   0.000|   0.000|   0:00:00.0| 1650.9M|
[05/25 20:03:35    166s] |    60.85%|       27|   0.000|   0.000|   0:00:01.0| 1650.9M|
[05/25 20:03:35    166s] |    60.85%|        5|   0.000|   0.000|   0:00:00.0| 1650.9M|
[05/25 20:03:35    166s] |    60.85%|        0|   0.000|   0.000|   0:00:00.0| 1650.9M|
[05/25 20:03:35    166s] +----------+---------+--------+--------+------------+--------+
[05/25 20:03:35    166s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.85
[05/25 20:03:35    166s] 
[05/25 20:03:35    166s] ** Summary: Restruct = 0 Buffer Deletion = 15 Declone = 2 Resize = 32 **
[05/25 20:03:35    166s] --------------------------------------------------------------
[05/25 20:03:35    166s] |                                   | Total     | Sequential |
[05/25 20:03:35    166s] --------------------------------------------------------------
[05/25 20:03:35    166s] | Num insts resized                 |      27  |       0    |
[05/25 20:03:35    166s] | Num insts undone                  |       0  |       0    |
[05/25 20:03:35    166s] | Num insts Downsized               |      27  |       0    |
[05/25 20:03:35    166s] | Num insts Samesized               |       0  |       0    |
[05/25 20:03:35    166s] | Num insts Upsized                 |       0  |       0    |
[05/25 20:03:35    166s] | Num multiple commits+uncommits    |       5  |       -    |
[05/25 20:03:35    166s] --------------------------------------------------------------
[05/25 20:03:35    166s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:03:35    166s] Layer 4 has 26 constrained nets 
[05/25 20:03:35    166s] **** End NDR-Layer Usage Statistics ****
[05/25 20:03:35    166s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:02.0) **
[05/25 20:03:35    167s] *** Starting refinePlace (0:02:47 mem=1650.9M) ***
[05/25 20:03:35    167s] Total net bbox length = 3.812e+05 (1.889e+05 1.923e+05) (ext = 4.726e+04)
[05/25 20:03:35    167s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:03:35    167s] Starting refinePlace ...
[05/25 20:03:35    167s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:03:35    167s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1650.9MB) @(0:02:47 - 0:02:47).
[05/25 20:03:35    167s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:03:35    167s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1650.9MB
[05/25 20:03:35    167s] Statistics of distance of Instance movement in refine placement:
[05/25 20:03:35    167s]   maximum (X+Y) =         0.00 um
[05/25 20:03:35    167s]   mean    (X+Y) =         0.00 um
[05/25 20:03:35    167s] Summary Report:
[05/25 20:03:35    167s] Instances move: 0 (out of 21771 movable)
[05/25 20:03:35    167s] Instances flipped: 0
[05/25 20:03:35    167s] Mean displacement: 0.00 um
[05/25 20:03:35    167s] Max displacement: 0.00 um 
[05/25 20:03:35    167s] Total instances moved : 0
[05/25 20:03:35    167s] Total net bbox length = 3.812e+05 (1.889e+05 1.923e+05) (ext = 4.726e+04)
[05/25 20:03:35    167s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1650.9MB
[05/25 20:03:35    167s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1650.9MB) @(0:02:47 - 0:02:47).
[05/25 20:03:35    167s] *** Finished refinePlace (0:02:47 mem=1650.9M) ***
[05/25 20:03:35    167s] *** maximum move = 0.00 um ***
[05/25 20:03:35    167s] *** Finished re-routing un-routed nets (1650.9M) ***
[05/25 20:03:35    167s] 
[05/25 20:03:35    167s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1650.9M) ***
[05/25 20:03:35    167s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1502.10M, totSessionCpu=0:02:47).
[05/25 20:03:35    167s] ### Creating LA Mngr. totSessionCpu=0:02:48 mem=1502.1M
[05/25 20:03:35    167s] ### Creating LA Mngr, finished. totSessionCpu=0:02:48 mem=1502.1M
[05/25 20:03:35    167s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 20:03:35    167s] [PSP] Started earlyGlobalRoute kernel
[05/25 20:03:35    167s] [PSP] Initial Peak syMemory usage = 1502.1 MB
[05/25 20:03:35    167s] (I)       Reading DB...
[05/25 20:03:35    167s] (I)       congestionReportName   : 
[05/25 20:03:35    167s] (I)       layerRangeFor2DCongestion : 
[05/25 20:03:35    167s] (I)       buildTerm2TermWires    : 1
[05/25 20:03:35    167s] (I)       doTrackAssignment      : 1
[05/25 20:03:35    167s] (I)       dumpBookshelfFiles     : 0
[05/25 20:03:35    167s] (I)       numThreads             : 1
[05/25 20:03:35    167s] (I)       bufferingAwareRouting  : false
[05/25 20:03:35    167s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 20:03:35    167s] (I)       honorPin               : false
[05/25 20:03:35    167s] (I)       honorPinGuide          : true
[05/25 20:03:35    167s] (I)       honorPartition         : false
[05/25 20:03:35    167s] (I)       allowPartitionCrossover: false
[05/25 20:03:35    167s] (I)       honorSingleEntry       : true
[05/25 20:03:35    167s] (I)       honorSingleEntryStrong : true
[05/25 20:03:35    167s] (I)       handleViaSpacingRule   : false
[05/25 20:03:35    167s] (I)       handleEolSpacingRule   : false
[05/25 20:03:35    167s] (I)       PDConstraint           : none
[05/25 20:03:35    167s] (I)       expBetterNDRHandling   : false
[05/25 20:03:35    167s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 20:03:35    167s] (I)       routingEffortLevel     : 3
[05/25 20:03:35    167s] (I)       effortLevel            : standard
[05/25 20:03:35    167s] [NR-eGR] minRouteLayer          : 2
[05/25 20:03:35    167s] [NR-eGR] maxRouteLayer          : 127
[05/25 20:03:35    167s] (I)       relaxedTopLayerCeiling : 127
[05/25 20:03:35    167s] (I)       relaxedBottomLayerFloor: 2
[05/25 20:03:35    167s] (I)       numRowsPerGCell        : 1
[05/25 20:03:35    167s] (I)       speedUpLargeDesign     : 0
[05/25 20:03:35    167s] (I)       multiThreadingTA       : 1
[05/25 20:03:35    167s] (I)       blkAwareLayerSwitching : 1
[05/25 20:03:35    167s] (I)       optimizationMode       : false
[05/25 20:03:35    167s] (I)       routeSecondPG          : false
[05/25 20:03:35    167s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 20:03:35    167s] (I)       detourLimitForLayerRelax: 0.00
[05/25 20:03:35    167s] (I)       punchThroughDistance   : 500.00
[05/25 20:03:35    167s] (I)       scenicBound            : 1.15
[05/25 20:03:35    167s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 20:03:35    167s] (I)       source-to-sink ratio   : 0.00
[05/25 20:03:35    167s] (I)       targetCongestionRatioH : 1.00
[05/25 20:03:35    167s] (I)       targetCongestionRatioV : 1.00
[05/25 20:03:35    167s] (I)       layerCongestionRatio   : 0.70
[05/25 20:03:35    167s] (I)       m1CongestionRatio      : 0.10
[05/25 20:03:35    167s] (I)       m2m3CongestionRatio    : 0.70
[05/25 20:03:35    167s] (I)       localRouteEffort       : 1.00
[05/25 20:03:35    167s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 20:03:35    167s] (I)       supplyScaleFactorH     : 1.00
[05/25 20:03:35    167s] (I)       supplyScaleFactorV     : 1.00
[05/25 20:03:35    167s] (I)       highlight3DOverflowFactor: 0.00
[05/25 20:03:35    167s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 20:03:35    167s] (I)       routeVias              : 
[05/25 20:03:35    167s] (I)       readTROption           : true
[05/25 20:03:35    167s] (I)       extraSpacingFactor     : 1.00
[05/25 20:03:35    167s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 20:03:35    167s] (I)       routeSelectedNetsOnly  : false
[05/25 20:03:35    167s] (I)       clkNetUseMaxDemand     : false
[05/25 20:03:35    167s] (I)       extraDemandForClocks   : 0
[05/25 20:03:35    167s] (I)       steinerRemoveLayers    : false
[05/25 20:03:35    167s] (I)       demoteLayerScenicScale : 1.00
[05/25 20:03:35    167s] (I)       nonpreferLayerCostScale : 1.00
[05/25 20:03:35    167s] (I)       spanningTreeRefinement : false
[05/25 20:03:35    167s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 20:03:35    167s] (I)       before initializing RouteDB syMemory usage = 1523.1 MB
[05/25 20:03:35    167s] (I)       starting read tracks
[05/25 20:03:35    167s] (I)       build grid graph
[05/25 20:03:35    167s] (I)       build grid graph start
[05/25 20:03:35    167s] [NR-eGR] Layer1 has no routable track
[05/25 20:03:35    167s] [NR-eGR] Layer2 has single uniform track structure
[05/25 20:03:35    167s] [NR-eGR] Layer3 has single uniform track structure
[05/25 20:03:35    167s] [NR-eGR] Layer4 has single uniform track structure
[05/25 20:03:35    167s] [NR-eGR] Layer5 has single uniform track structure
[05/25 20:03:35    167s] [NR-eGR] Layer6 has single uniform track structure
[05/25 20:03:35    167s] [NR-eGR] Layer7 has single uniform track structure
[05/25 20:03:35    167s] [NR-eGR] Layer8 has single uniform track structure
[05/25 20:03:35    167s] [NR-eGR] Layer9 has single uniform track structure
[05/25 20:03:35    167s] [NR-eGR] Layer10 has single uniform track structure
[05/25 20:03:35    167s] (I)       build grid graph end
[05/25 20:03:35    167s] (I)       numViaLayers=9
[05/25 20:03:35    167s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:03:35    167s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:03:35    167s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:03:35    167s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:03:35    167s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:03:35    167s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:03:35    167s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:03:35    167s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:03:35    167s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:03:35    167s] (I)       end build via table
[05/25 20:03:35    167s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 20:03:35    167s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 20:03:35    167s] (I)       readDataFromPlaceDB
[05/25 20:03:35    167s] (I)       Read net information..
[05/25 20:03:35    167s] [NR-eGR] Read numTotalNets=26382  numIgnoredNets=0
[05/25 20:03:35    167s] (I)       Read testcase time = 0.003 seconds
[05/25 20:03:35    167s] 
[05/25 20:03:35    167s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:03:35    167s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:03:35    167s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:03:35    167s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:03:35    167s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:03:35    167s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:03:35    167s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:03:35    167s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:03:35    167s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:03:35    167s] (I)       build grid graph start
[05/25 20:03:35    167s] (I)       build grid graph end
[05/25 20:03:35    167s] (I)       Model blockage into capacity
[05/25 20:03:35    167s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 20:03:35    167s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 20:03:35    167s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 20:03:35    167s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 20:03:35    167s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 20:03:35    167s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 20:03:35    167s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 20:03:35    167s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 20:03:35    167s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 20:03:35    167s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 20:03:35    167s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 20:03:35    167s] (I)       Modeling time = 0.009 seconds
[05/25 20:03:35    167s] 
[05/25 20:03:35    167s] (I)       Number of ignored nets = 0
[05/25 20:03:35    167s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 20:03:35    167s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 20:03:35    167s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 20:03:35    167s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 20:03:35    167s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 20:03:35    167s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 20:03:35    167s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 20:03:35    167s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 20:03:35    167s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 20:03:35    167s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 20:03:35    167s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1527.5 MB
[05/25 20:03:35    167s] (I)       Ndr track 0 does not exist
[05/25 20:03:35    167s] (I)       Layer1  viaCost=200.00
[05/25 20:03:35    167s] (I)       Layer2  viaCost=200.00
[05/25 20:03:35    167s] (I)       Layer3  viaCost=100.00
[05/25 20:03:35    167s] (I)       Layer4  viaCost=100.00
[05/25 20:03:35    167s] (I)       Layer5  viaCost=100.00
[05/25 20:03:35    167s] (I)       Layer6  viaCost=100.00
[05/25 20:03:35    167s] (I)       Layer7  viaCost=100.00
[05/25 20:03:35    167s] (I)       Layer8  viaCost=100.00
[05/25 20:03:35    167s] (I)       Layer9  viaCost=100.00
[05/25 20:03:35    167s] (I)       ---------------------Grid Graph Info--------------------
[05/25 20:03:35    167s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 20:03:35    167s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 20:03:35    167s] (I)       Site Width          :   380  (dbu)
[05/25 20:03:35    167s] (I)       Row Height          :  2800  (dbu)
[05/25 20:03:35    167s] (I)       GCell Width         :  2800  (dbu)
[05/25 20:03:35    167s] (I)       GCell Height        :  2800  (dbu)
[05/25 20:03:35    167s] (I)       grid                :   196   195    10
[05/25 20:03:35    167s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 20:03:35    167s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 20:03:35    167s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 20:03:35    167s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 20:03:35    167s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 20:03:35    167s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 20:03:35    167s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 20:03:35    167s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 20:03:35    167s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 20:03:35    167s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 20:03:35    167s] (I)       --------------------------------------------------------
[05/25 20:03:35    167s] 
[05/25 20:03:35    167s] [NR-eGR] ============ Routing rule table ============
[05/25 20:03:35    167s] [NR-eGR] Rule id 0. Nets 26382 
[05/25 20:03:35    167s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 20:03:35    167s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 20:03:35    167s] [NR-eGR] ========================================
[05/25 20:03:35    167s] [NR-eGR] 
[05/25 20:03:35    167s] (I)       After initializing earlyGlobalRoute syMemory usage = 1527.5 MB
[05/25 20:03:35    167s] (I)       Loading and dumping file time : 0.07 seconds
[05/25 20:03:35    167s] (I)       ============= Initialization =============
[05/25 20:03:35    167s] (I)       totalPins=91916  totalGlobalPin=90440 (98.39%)
[05/25 20:03:35    167s] (I)       total 2D Cap : 631481 = (282855 H, 348626 V)
[05/25 20:03:35    167s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [4, 10]
[05/25 20:03:35    167s] (I)       ============  Phase 1a Route ============
[05/25 20:03:35    167s] (I)       Phase 1a runs 0.00 seconds
[05/25 20:03:35    167s] (I)       Usage: 4535 = (2062 H, 2473 V) = (0.73% H, 0.71% V) = (2.887e+03um H, 3.462e+03um V)
[05/25 20:03:35    167s] (I)       
[05/25 20:03:35    167s] (I)       ============  Phase 1b Route ============
[05/25 20:03:35    167s] (I)       Usage: 4535 = (2062 H, 2473 V) = (0.73% H, 0.71% V) = (2.887e+03um H, 3.462e+03um V)
[05/25 20:03:35    167s] (I)       
[05/25 20:03:35    167s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.349000e+03um
[05/25 20:03:35    167s] (I)       ============  Phase 1c Route ============
[05/25 20:03:35    167s] (I)       Usage: 4535 = (2062 H, 2473 V) = (0.73% H, 0.71% V) = (2.887e+03um H, 3.462e+03um V)
[05/25 20:03:35    167s] (I)       
[05/25 20:03:35    167s] (I)       ============  Phase 1d Route ============
[05/25 20:03:35    167s] (I)       Usage: 4535 = (2062 H, 2473 V) = (0.73% H, 0.71% V) = (2.887e+03um H, 3.462e+03um V)
[05/25 20:03:35    167s] (I)       
[05/25 20:03:35    167s] (I)       ============  Phase 1e Route ============
[05/25 20:03:35    167s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:03:35    167s] (I)       Usage: 4535 = (2062 H, 2473 V) = (0.73% H, 0.71% V) = (2.887e+03um H, 3.462e+03um V)
[05/25 20:03:35    167s] (I)       
[05/25 20:03:35    167s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.349000e+03um
[05/25 20:03:35    167s] [NR-eGR] 
[05/25 20:03:35    167s] (I)       Phase 1l runs 0.00 seconds
[05/25 20:03:35    167s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 20:03:35    167s] [NR-eGR] Layer group 2: route 26356 net(s) in layer range [2, 10]
[05/25 20:03:35    167s] (I)       ============  Phase 1a Route ============
[05/25 20:03:35    167s] (I)       Phase 1a runs 0.04 seconds
[05/25 20:03:35    167s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 20:03:35    167s] (I)       Usage: 309958 = (154653 H, 155305 V) = (24.57% H, 27.10% V) = (2.165e+05um H, 2.174e+05um V)
[05/25 20:03:35    167s] (I)       
[05/25 20:03:35    167s] (I)       ============  Phase 1b Route ============
[05/25 20:03:36    167s] (I)       Phase 1b runs 0.01 seconds
[05/25 20:03:36    167s] (I)       Usage: 310192 = (154821 H, 155371 V) = (24.60% H, 27.11% V) = (2.167e+05um H, 2.175e+05um V)
[05/25 20:03:36    167s] (I)       
[05/25 20:03:36    167s] (I)       earlyGlobalRoute overflow of layer group 2: 0.05% H + 1.12% V. EstWL: 4.279198e+05um
[05/25 20:03:36    167s] (I)       ============  Phase 1c Route ============
[05/25 20:03:36    167s] (I)       Level2 Grid: 40 x 39
[05/25 20:03:36    167s] (I)       Phase 1c runs 0.01 seconds
[05/25 20:03:36    167s] (I)       Usage: 310192 = (154821 H, 155371 V) = (24.60% H, 27.11% V) = (2.167e+05um H, 2.175e+05um V)
[05/25 20:03:36    167s] (I)       
[05/25 20:03:36    167s] (I)       ============  Phase 1d Route ============
[05/25 20:03:36    167s] (I)       Phase 1d runs 0.01 seconds
[05/25 20:03:36    167s] (I)       Usage: 310216 = (154837 H, 155379 V) = (24.60% H, 27.11% V) = (2.168e+05um H, 2.175e+05um V)
[05/25 20:03:36    167s] (I)       
[05/25 20:03:36    167s] (I)       ============  Phase 1e Route ============
[05/25 20:03:36    167s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:03:36    167s] (I)       Usage: 310216 = (154837 H, 155379 V) = (24.60% H, 27.11% V) = (2.168e+05um H, 2.175e+05um V)
[05/25 20:03:36    167s] (I)       
[05/25 20:03:36    167s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.04% H + 1.06% V. EstWL: 4.279534e+05um
[05/25 20:03:36    167s] [NR-eGR] 
[05/25 20:03:36    167s] (I)       Phase 1l runs 0.07 seconds
[05/25 20:03:36    167s] (I)       ============  Phase 1l Route ============
[05/25 20:03:36    167s] (I)       
[05/25 20:03:36    167s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 20:03:36    167s] (I)                      OverCon         OverCon         OverCon            
[05/25 20:03:36    167s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[05/25 20:03:36    167s] (I)       Layer            (1-2)           (3-4)           (5-6)    OverCon 
[05/25 20:03:36    167s] (I)       ------------------------------------------------------------------
[05/25 20:03:36    167s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:03:36    167s] (I)       Layer2    1785( 4.69%)     282( 0.74%)      26( 0.07%)   ( 5.50%) 
[05/25 20:03:36    167s] (I)       Layer3      67( 0.18%)       2( 0.01%)       1( 0.00%)   ( 0.18%) 
[05/25 20:03:36    167s] (I)       Layer4    3121(10.85%)      29( 0.10%)       0( 0.00%)   (10.95%) 
[05/25 20:03:36    167s] (I)       Layer5      34( 0.09%)       0( 0.00%)       0( 0.00%)   ( 0.09%) 
[05/25 20:03:36    167s] (I)       Layer6      48( 0.13%)       0( 0.00%)       0( 0.00%)   ( 0.13%) 
[05/25 20:03:36    167s] (I)       Layer7      22( 0.06%)       2( 0.01%)       0( 0.00%)   ( 0.06%) 
[05/25 20:03:36    167s] (I)       Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:03:36    167s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:03:36    167s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:03:36    167s] (I)       ------------------------------------------------------------------
[05/25 20:03:36    167s] (I)       Total     5077( 1.58%)     315( 0.10%)      27( 0.01%)   ( 1.69%) 
[05/25 20:03:36    167s] (I)       
[05/25 20:03:36    167s] (I)       Total Global Routing Runtime: 0.24 seconds
[05/25 20:03:36    167s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 20:03:36    167s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.01% V
[05/25 20:03:36    167s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.01% V
[05/25 20:03:36    167s] (I)       ============= track Assignment ============
[05/25 20:03:36    167s] (I)       extract Global 3D Wires
[05/25 20:03:36    167s] (I)       Extract Global WL : time=0.01
[05/25 20:03:36    167s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/25 20:03:36    167s] (I)       Initialization real time=0.00 seconds
[05/25 20:03:36    168s] (I)       Kernel real time=0.19 seconds
[05/25 20:03:36    168s] (I)       End Greedy Track Assignment
[05/25 20:03:36    168s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 91271
[05/25 20:03:36    168s] [NR-eGR] Layer2(metal2)(V) length: 1.262154e+05um, number of vias: 134855
[05/25 20:03:36    168s] [NR-eGR] Layer3(metal3)(H) length: 1.694181e+05um, number of vias: 35612
[05/25 20:03:36    168s] [NR-eGR] Layer4(metal4)(V) length: 2.611072e+04um, number of vias: 18782
[05/25 20:03:36    168s] [NR-eGR] Layer5(metal5)(H) length: 5.224147e+04um, number of vias: 18197
[05/25 20:03:36    168s] [NR-eGR] Layer6(metal6)(V) length: 7.177766e+04um, number of vias: 1686
[05/25 20:03:36    168s] [NR-eGR] Layer7(metal7)(H) length: 9.287503e+03um, number of vias: 641
[05/25 20:03:36    168s] [NR-eGR] Layer8(metal8)(V) length: 1.184089e+04um, number of vias: 16
[05/25 20:03:36    168s] [NR-eGR] Layer9(metal9)(H) length: 6.720000e+00um, number of vias: 0
[05/25 20:03:36    168s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[05/25 20:03:36    168s] [NR-eGR] Total length: 4.668985e+05um, number of vias: 301060
[05/25 20:03:36    168s] [NR-eGR] End Peak syMemory usage = 1513.1 MB
[05/25 20:03:36    168s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.72 seconds
[05/25 20:03:36    168s] Extraction called for design 'key_generation' of instances=21771 and nets=27070 using extraction engine 'preRoute' .
[05/25 20:03:36    168s] PreRoute RC Extraction called for design key_generation.
[05/25 20:03:36    168s] RC Extraction called in multi-corner(1) mode.
[05/25 20:03:36    168s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:03:36    168s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:03:36    168s] RCMode: PreRoute
[05/25 20:03:36    168s]       RC Corner Indexes            0   
[05/25 20:03:36    168s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:03:36    168s] Resistance Scaling Factor    : 1.00000 
[05/25 20:03:36    168s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:03:36    168s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:03:36    168s] Shrink Factor                : 1.00000
[05/25 20:03:36    168s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:03:36    168s] Updating RC grid for preRoute extraction ...
[05/25 20:03:36    168s] Initializing multi-corner resistance tables ...
[05/25 20:03:36    168s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1513.066M)
[05/25 20:03:37    169s] Compute RC Scale Done ...
[05/25 20:03:37    169s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 20:03:37    169s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 20:03:37    169s] 
[05/25 20:03:37    169s] ** np local hotspot detection info verbose **
[05/25 20:03:37    169s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 20:03:37    169s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 20:03:37    169s] 
[05/25 20:03:37    169s] #################################################################################
[05/25 20:03:37    169s] # Design Stage: PreRoute
[05/25 20:03:37    169s] # Design Name: key_generation
[05/25 20:03:37    169s] # Design Mode: 45nm
[05/25 20:03:37    169s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:03:37    169s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:03:37    169s] # Signoff Settings: SI Off 
[05/25 20:03:37    169s] #################################################################################
[05/25 20:03:37    169s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:03:37    169s] Calculate delays in Single mode...
[05/25 20:03:37    169s] Topological Sorting (REAL = 0:00:00.0, MEM = 1549.2M, InitMEM = 1549.2M)
[05/25 20:03:37    169s] End AAE Lib Interpolated Model. (MEM=1565.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:03:40    172s] Total number of fetched objects 27067
[05/25 20:03:40    172s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:03:40    172s] End delay calculation. (MEM=1565.69 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 20:03:40    172s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1565.7M) ***
[05/25 20:03:40    172s] Begin: GigaOpt postEco DRV Optimization
[05/25 20:03:40    172s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:03:40    172s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:03:40    172s] ### Creating PhyDesignMc. totSessionCpu=0:02:53 mem=1565.7M
[05/25 20:03:40    172s] #spOpts: N=45 
[05/25 20:03:40    172s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:03:40    172s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:03:41    172s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:53 mem=1565.7M
[05/25 20:03:41    172s] ### Creating LA Mngr. totSessionCpu=0:02:53 mem=1565.7M
[05/25 20:03:41    172s] ### Creating LA Mngr, finished. totSessionCpu=0:02:53 mem=1565.7M
[05/25 20:03:41    173s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:03:41    173s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[05/25 20:03:41    173s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:03:41    173s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[05/25 20:03:41    173s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:03:41    173s] Info: violation cost 2.030713 (cap = 2.030713, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:03:41    173s] |     0   |     0   |     0.00   |    61   |     61  |    -0.01   |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  60.85  |            |           |
[05/25 20:03:44    175s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:03:44    175s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.01 |          2|          0|         59|  61.16  |   0:00:03.0|    1699.2M|
[05/25 20:03:44    175s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:03:44    175s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  61.16  |   0:00:00.0|    1699.2M|
[05/25 20:03:44    175s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:03:44    175s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:03:44    175s] Layer 4 has 25 constrained nets 
[05/25 20:03:44    175s] **** End NDR-Layer Usage Statistics ****
[05/25 20:03:44    175s] 
[05/25 20:03:44    175s] *** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1699.2M) ***
[05/25 20:03:44    175s] 
[05/25 20:03:44    175s] *** Starting refinePlace (0:02:56 mem=1731.2M) ***
[05/25 20:03:44    176s] Total net bbox length = 3.812e+05 (1.889e+05 1.923e+05) (ext = 4.726e+04)
[05/25 20:03:44    176s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:03:44    176s] Starting refinePlace ...
[05/25 20:03:44    176s] Move report: legalization moves 170 insts, mean move: 1.47 um, max move: 5.39 um
[05/25 20:03:44    176s] 	Max move on inst (mul_83_27_g85234): (96.52, 201.88) --> (100.51, 203.28)
[05/25 20:03:44    176s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1731.2MB) @(0:02:56 - 0:02:56).
[05/25 20:03:44    176s] Move report: Detail placement moves 170 insts, mean move: 1.47 um, max move: 5.39 um
[05/25 20:03:44    176s] 	Max move on inst (mul_83_27_g85234): (96.52, 201.88) --> (100.51, 203.28)
[05/25 20:03:44    176s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1731.2MB
[05/25 20:03:44    176s] Statistics of distance of Instance movement in refine placement:
[05/25 20:03:44    176s]   maximum (X+Y) =         5.39 um
[05/25 20:03:44    176s]   inst (mul_83_27_g85234) with max move: (96.52, 201.88) -> (100.51, 203.28)
[05/25 20:03:44    176s]   mean    (X+Y) =         1.47 um
[05/25 20:03:44    176s] Summary Report:
[05/25 20:03:44    176s] Instances move: 170 (out of 21773 movable)
[05/25 20:03:44    176s] Instances flipped: 0
[05/25 20:03:44    176s] Mean displacement: 1.47 um
[05/25 20:03:44    176s] Max displacement: 5.39 um (Instance: mul_83_27_g85234) (96.52, 201.88) -> (100.51, 203.28)
[05/25 20:03:44    176s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI22_X1
[05/25 20:03:44    176s] Total instances moved : 170
[05/25 20:03:44    176s] Total net bbox length = 3.813e+05 (1.889e+05 1.923e+05) (ext = 4.727e+04)
[05/25 20:03:44    176s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1731.2MB
[05/25 20:03:44    176s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1731.2MB) @(0:02:56 - 0:02:56).
[05/25 20:03:44    176s] *** Finished refinePlace (0:02:56 mem=1731.2M) ***
[05/25 20:03:44    176s] *** maximum move = 5.39 um ***
[05/25 20:03:44    176s] *** Finished re-routing un-routed nets (1731.2M) ***
[05/25 20:03:44    176s] 
[05/25 20:03:44    176s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1731.2M) ***
[05/25 20:03:44    176s] End: GigaOpt postEco DRV Optimization
[05/25 20:03:44    176s] GigaOpt: WNS changes after routing: 0.002 -> -0.007 (bump = 0.009)
[05/25 20:03:44    176s] Begin: GigaOpt postEco optimization
[05/25 20:03:44    176s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:03:44    176s] PhyDesignGrid: maxLocalDensity 1.00
[05/25 20:03:44    176s] ### Creating PhyDesignMc. totSessionCpu=0:02:56 mem=1680.2M
[05/25 20:03:44    176s] #spOpts: N=45 
[05/25 20:03:44    176s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:56 mem=1680.2M
[05/25 20:03:44    176s] ### Creating LA Mngr. totSessionCpu=0:02:57 mem=1680.2M
[05/25 20:03:44    176s] ### Creating LA Mngr, finished. totSessionCpu=0:02:57 mem=1680.2M
[05/25 20:03:45    177s] *info: 1 clock net excluded
[05/25 20:03:45    177s] *info: 2 special nets excluded.
[05/25 20:03:45    177s] *info: 1 no-driver net excluded.
[05/25 20:03:45    177s] ** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.019 Density 61.16
[05/25 20:03:45    177s] Optimizer WNS Pass 0
[05/25 20:03:45    177s] Active Path Group: reg2reg  
[05/25 20:03:45    177s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:03:45    177s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 20:03:45    177s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:03:45    177s] |  -0.007|   -0.007|  -0.019|   -0.019|    61.16%|   0:00:00.0| 1714.5M|        an|  reg2reg| ModInv_u_reg[127]/D     |
[05/25 20:03:45    177s] |   0.000|    0.005|   0.000|    0.000|    61.16%|   0:00:00.0| 1714.5M|        an|       NA| NA                      |
[05/25 20:03:45    177s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:03:45    177s] 
[05/25 20:03:45    177s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1714.5M) ***
[05/25 20:03:45    177s] 
[05/25 20:03:45    177s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1714.5M) ***
[05/25 20:03:45    177s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.16
[05/25 20:03:45    177s] *** Starting refinePlace (0:02:58 mem=1714.5M) ***
[05/25 20:03:45    177s] Total net bbox length = 3.813e+05 (1.889e+05 1.923e+05) (ext = 4.727e+04)
[05/25 20:03:45    177s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:03:45    177s] Starting refinePlace ...
[05/25 20:03:46    177s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:03:46    177s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1714.5MB) @(0:02:58 - 0:02:58).
[05/25 20:03:46    177s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:03:46    177s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1714.5MB
[05/25 20:03:46    177s] Statistics of distance of Instance movement in refine placement:
[05/25 20:03:46    177s]   maximum (X+Y) =         0.00 um
[05/25 20:03:46    177s]   mean    (X+Y) =         0.00 um
[05/25 20:03:46    177s] Summary Report:
[05/25 20:03:46    177s] Instances move: 0 (out of 21773 movable)
[05/25 20:03:46    177s] Instances flipped: 0
[05/25 20:03:46    177s] Mean displacement: 0.00 um
[05/25 20:03:46    177s] Max displacement: 0.00 um 
[05/25 20:03:46    177s] Total instances moved : 0
[05/25 20:03:46    177s] Total net bbox length = 3.813e+05 (1.889e+05 1.923e+05) (ext = 4.727e+04)
[05/25 20:03:46    177s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1714.5MB
[05/25 20:03:46    177s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1714.5MB) @(0:02:58 - 0:02:58).
[05/25 20:03:46    177s] *** Finished refinePlace (0:02:58 mem=1714.5M) ***
[05/25 20:03:46    177s] *** maximum move = 0.00 um ***
[05/25 20:03:46    177s] *** Finished re-routing un-routed nets (1714.5M) ***
[05/25 20:03:46    178s] 
[05/25 20:03:46    178s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1714.5M) ***
[05/25 20:03:46    178s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.16
[05/25 20:03:46    178s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:03:46    178s] Layer 4 has 25 constrained nets 
[05/25 20:03:46    178s] **** End NDR-Layer Usage Statistics ****
[05/25 20:03:46    178s] 
[05/25 20:03:46    178s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1714.5M) ***
[05/25 20:03:46    178s] 
[05/25 20:03:46    178s] End: GigaOpt postEco optimization
[05/25 20:03:46    178s] **INFO: Flow update: Design timing is met.
[05/25 20:03:46    178s] **INFO: Flow update: Design timing is met.
[05/25 20:03:46    178s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[05/25 20:03:46    178s] Start to check current routing status for nets...
[05/25 20:03:46    178s] Using hname+ instead name for net compare
[05/25 20:03:46    178s] All nets are already routed correctly.
[05/25 20:03:46    178s] End to check current routing status for nets (mem=1680.2M)
[05/25 20:03:46    178s] Compute RC Scale Done ...
[05/25 20:03:46    178s] doiPBLastSyncSlave
[05/25 20:03:47    178s] Extraction called for design 'key_generation' of instances=21773 and nets=27072 using extraction engine 'preRoute' .
[05/25 20:03:47    178s] PreRoute RC Extraction called for design key_generation.
[05/25 20:03:47    178s] RC Extraction called in multi-corner(1) mode.
[05/25 20:03:47    178s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:03:47    178s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:03:47    178s] RCMode: PreRoute
[05/25 20:03:47    178s]       RC Corner Indexes            0   
[05/25 20:03:47    178s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:03:47    178s] Resistance Scaling Factor    : 1.00000 
[05/25 20:03:47    178s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:03:47    178s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:03:47    178s] Shrink Factor                : 1.00000
[05/25 20:03:47    178s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:03:47    178s] Initializing multi-corner resistance tables ...
[05/25 20:03:47    179s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1665.691M)
[05/25 20:03:47    179s] Skewing Data Summary (End_of_FINAL)
[05/25 20:03:47    179s] --------------------------------------------------
[05/25 20:03:47    179s]  Total skewed count:0
[05/25 20:03:47    179s] --------------------------------------------------
[05/25 20:03:47    179s] #################################################################################
[05/25 20:03:47    179s] # Design Stage: PreRoute
[05/25 20:03:47    179s] # Design Name: key_generation
[05/25 20:03:47    179s] # Design Mode: 45nm
[05/25 20:03:47    179s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:03:47    179s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:03:47    179s] # Signoff Settings: SI Off 
[05/25 20:03:47    179s] #################################################################################
[05/25 20:03:47    179s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:03:47    179s] Calculate delays in Single mode...
[05/25 20:03:47    179s] Topological Sorting (REAL = 0:00:00.0, MEM = 1663.7M, InitMEM = 1663.7M)
[05/25 20:03:47    179s] End AAE Lib Interpolated Model. (MEM=1680.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:03:50    182s] Total number of fetched objects 27069
[05/25 20:03:50    182s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:03:50    182s] End delay calculation. (MEM=1680.16 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 20:03:50    182s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1680.2M) ***
[05/25 20:03:50    182s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:03:03 mem=1680.2M)
[05/25 20:03:50    182s] Reported timing to dir ./timingReports
[05/25 20:03:50    182s] **optDesign ... cpu = 0:01:28, real = 0:01:28, mem = 1501.8M, totSessionCpu=0:03:03 **
[05/25 20:03:52    184s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.007  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.159%
Routing Overflow: 0.02% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:30, real = 0:01:30, mem = 1501.8M, totSessionCpu=0:03:05 **
[05/25 20:03:52    184s] *** Finished optDesign ***
[05/25 20:03:52    184s] 
[05/25 20:03:52    184s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:31 real=  0:01:32)
[05/25 20:03:52    184s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[05/25 20:03:52    184s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:08.2 real=0:00:08.2)
[05/25 20:03:52    184s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:06.9 real=0:00:06.9)
[05/25 20:03:52    184s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:35.9 real=0:00:36.8)
[05/25 20:03:52    184s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:03.6 real=0:00:03.6)
[05/25 20:03:52    184s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:09.8 real=0:00:09.7)
[05/25 20:03:52    184s] Info: pop threads available for lower-level modules during optimization.
[05/25 20:03:52    184s] <CMD> setDrawView place
[05/25 20:03:52    184s] <CMD> saveDesign Top_place.enc
[05/25 20:03:52    184s] #- Begin Save netlist data ... (date=05/25 20:03:52, mem=1501.8M)
[05/25 20:03:52    184s] Writing Binary DB to Top_place.enc.dat.tmp/key_generation.v.bin ...
[05/25 20:03:53    184s] #- End Save netlist data ... (date=05/25 20:03:53, total cpu=0:00:00.0, real=0:00:01.0, peak res=882.7M, current mem=2023.8M)
[05/25 20:03:53    184s] #- Begin Save AAE data ... (date=05/25 20:03:53, mem=2023.8M)
[05/25 20:03:53    184s] Saving AAE Data ...
[05/25 20:03:53    184s] #- End Save AAE data ... (date=05/25 20:03:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=882.7M, current mem=2023.8M)
[05/25 20:03:53    184s] #- Begin Save clock tree data ... (date=05/25 20:03:53, mem=2023.8M)
[05/25 20:03:53    184s] #- End Save clock tree data ... (date=05/25 20:03:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=882.7M, current mem=2023.8M)
[05/25 20:03:53    184s] Saving preference file Top_place.enc.dat.tmp/gui.pref.tcl ...
[05/25 20:03:53    184s] Saving mode setting ...
[05/25 20:03:53    184s] Saving global file ...
[05/25 20:03:53    184s] #- Begin Save floorplan data ... (date=05/25 20:03:53, mem=2023.8M)
[05/25 20:03:53    184s] Saving floorplan file ...
[05/25 20:03:53    184s] #- End Save floorplan data ... (date=05/25 20:03:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=883.4M, current mem=2023.8M)
[05/25 20:03:53    184s] Saving Drc markers ...
[05/25 20:03:53    184s] ... No Drc file written since there is no markers found.
[05/25 20:03:53    184s] #- Begin Save placement data ... (date=05/25 20:03:53, mem=2023.8M)
[05/25 20:03:53    184s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/25 20:03:53    184s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2023.8M) ***
[05/25 20:03:53    184s] #- End Save placement data ... (date=05/25 20:03:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=883.6M, current mem=2023.8M)
[05/25 20:03:53    184s] #- Begin Save routing data ... (date=05/25 20:03:53, mem=2023.8M)
[05/25 20:03:53    184s] Saving route file ...
[05/25 20:03:54    185s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=2023.8M) ***
[05/25 20:03:54    185s] #- End Save routing data ... (date=05/25 20:03:54, total cpu=0:00:00.2, real=0:00:01.0, peak res=884.4M, current mem=2023.8M)
[05/25 20:03:54    185s] Saving property file Top_place.enc.dat.tmp/key_generation.prop
[05/25 20:03:54    185s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2023.8M) ***
[05/25 20:03:54    185s] #- Begin Save power constraints data ... (date=05/25 20:03:54, mem=2023.8M)
[05/25 20:03:54    185s] #- End Save power constraints data ... (date=05/25 20:03:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=884.4M, current mem=2023.8M)
[05/25 20:03:54    185s] Saving rc congestion map Top_place.enc.dat.tmp/key_generation.congmap.gz ...
[05/25 20:03:54    185s] No integration constraint in the design.
[05/25 20:03:54    185s] Generated self-contained design Top_place.enc.dat.tmp
[05/25 20:03:54    185s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 20:03:54    185s] 
[05/25 20:03:54    185s] <CMD> set_ccopt_property update_io_latency false
[05/25 20:03:54    185s] <CMD> clockDesign -specFile Clock.ctstch -outDir clock_report
[05/25 20:03:54    185s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[05/25 20:03:54    185s] **ERROR: (IMPCK-2002):	Cannot open Clock.ctstch: couldn't open "Clock.ctstch": no such file or directory**WARN: (IMPCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
[05/25 20:03:54    185s] 
[05/25 20:03:54    185s]   clockDesign
[05/25 20:03:54    185s]     [-specFile {filename1 filename2 ...}]
[05/25 20:03:54    185s]     [-genSpecOnly filename]
[05/25 20:03:54    185s]     [-outDir dirname]
[05/25 20:03:54    185s]     [-clk clockname]
[05/25 20:03:54    185s]     [-macromodel filename]
[05/25 20:03:54    185s]     [-check]
[05/25 20:03:54    185s]     [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
[05/25 20:03:54    185s]     [-noDeleteClockTree]
[05/25 20:03:54    185s]     [-postCTSsdcFile filename]
[05/25 20:03:54    185s]     [-incrPostCTSsdcFile filename]
[05/25 20:03:54    185s]     [-pulsedLatch]
[05/25 20:03:54    185s]     [-honorSDCDontTouch]
[05/25 20:03:54    185s]     [-preserveAssertion]
[05/25 20:03:54    185s]     [-skipTimeDesign]
[05/25 20:03:54    185s]     [-noSkipTimeDesign]
[05/25 20:03:54    185s]   
[05/25 20:03:54    185s] 
[05/25 20:03:54    185s] *** Summary of all messages that are not suppressed in this session:
[05/25 20:03:54    185s] Severity  ID               Count  Summary                                  
[05/25 20:03:54    185s] WARNING   IMPCK-9000           1  %s                                       
[05/25 20:03:54    185s] ERROR     IMPCK-2002           1  Cannot open %s: %s                       
[05/25 20:03:54    185s] *** Message Summary: 1 warning(s), 1 error(s)
[05/25 20:03:54    185s] 
[05/25 20:03:54    185s] <CMD> checkPlace key_generation.checkPlace
[05/25 20:03:54    185s] #spOpts: N=45 
[05/25 20:03:54    185s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:03:54    185s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:03:54    185s] Initialize ViaPillar Halo for 21773 instances.
[05/25 20:03:54    185s] Begin checking placement ... (start mem=1427.8M, init mem=1427.8M)
[05/25 20:03:54    185s] *info: Placed = 21773         
[05/25 20:03:54    185s] *info: Unplaced = 0           
[05/25 20:03:54    185s] Placement Density:61.16%(43490/71110)
[05/25 20:03:54    185s] Placement Density (including fixed std cells):61.16%(43490/71110)
[05/25 20:03:54    185s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1427.8M)
[05/25 20:03:54    185s] <CMD> timeDesign -postCTS -numPaths 200
[05/25 20:03:54    185s] Start to check current routing status for nets...
[05/25 20:03:54    185s] Using hname+ instead name for net compare
[05/25 20:03:54    185s] All nets are already routed correctly.
[05/25 20:03:54    185s] End to check current routing status for nets (mem=1404.7M)
[05/25 20:03:54    185s] Effort level <high> specified for reg2reg path_group
[05/25 20:03:55    186s] #################################################################################
[05/25 20:03:55    186s] # Design Stage: PreRoute
[05/25 20:03:55    186s] # Design Name: key_generation
[05/25 20:03:55    186s] # Design Mode: 45nm
[05/25 20:03:55    186s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:03:55    186s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:03:55    186s] # Signoff Settings: SI Off 
[05/25 20:03:55    186s] #################################################################################
[05/25 20:03:55    186s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:03:55    186s] Calculate delays in Single mode...
[05/25 20:03:55    186s] Topological Sorting (REAL = 0:00:00.0, MEM = 1416.6M, InitMEM = 1413.3M)
[05/25 20:03:55    186s] End AAE Lib Interpolated Model. (MEM=1433.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:03:58    189s] Total number of fetched objects 27069
[05/25 20:03:58    189s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:03:58    189s] End delay calculation. (MEM=1488.32 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 20:03:58    189s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1488.3M) ***
[05/25 20:03:58    189s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:03:09 mem=1488.3M)
[05/25 20:04:00    191s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.007  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.159%
Routing Overflow: 0.02% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/25 20:04:00    191s] Total CPU time: 5.86 sec
[05/25 20:04:00    191s] Total Real time: 6.0 sec
[05/25 20:04:00    191s] Total Memory Usage: 1427.75 Mbytes
[05/25 20:04:00    191s] <CMD> timeDesign -postCTS -hold -numPaths 200
[05/25 20:04:00    191s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/25 20:04:00    191s] Type 'man IMPEXT-3493' for more detail.
[05/25 20:04:00    191s] Start to check current routing status for nets...
[05/25 20:04:00    191s] Using hname+ instead name for net compare
[05/25 20:04:00    191s] All nets are already routed correctly.
[05/25 20:04:00    191s] End to check current routing status for nets (mem=1404.7M)
[05/25 20:04:00    191s] Extraction called for design 'key_generation' of instances=21773 and nets=27072 using extraction engine 'preRoute' .
[05/25 20:04:00    191s] PreRoute RC Extraction called for design key_generation.
[05/25 20:04:00    191s] RC Extraction called in multi-corner(1) mode.
[05/25 20:04:00    191s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:04:00    191s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:04:00    191s] RCMode: PreRoute
[05/25 20:04:00    191s]       RC Corner Indexes            0   
[05/25 20:04:00    191s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:04:00    191s] Resistance Scaling Factor    : 1.00000 
[05/25 20:04:00    191s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:04:00    191s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:04:00    191s] Shrink Factor                : 1.00000
[05/25 20:04:00    191s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:04:00    191s] Initializing multi-corner resistance tables ...
[05/25 20:04:00    191s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1404.746M)
[05/25 20:04:00    191s] Effort level <high> specified for reg2reg path_group
[05/25 20:04:01    192s] #################################################################################
[05/25 20:04:01    192s] # Design Stage: PreRoute
[05/25 20:04:01    192s] # Design Name: key_generation
[05/25 20:04:01    192s] # Design Mode: 45nm
[05/25 20:04:01    192s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:04:01    192s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:04:01    192s] # Signoff Settings: SI Off 
[05/25 20:04:01    192s] #################################################################################
[05/25 20:04:01    192s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:04:01    192s] Calculate delays in Single mode...
[05/25 20:04:01    192s] Topological Sorting (REAL = 0:00:00.0, MEM = 1415.1M, InitMEM = 1411.8M)
[05/25 20:04:01    192s] End AAE Lib Interpolated Model. (MEM=1431.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:04    195s] Total number of fetched objects 27069
[05/25 20:04:04    195s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:04    195s] End delay calculation. (MEM=1488.81 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 20:04:04    195s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1488.8M) ***
[05/25 20:04:04    195s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:03:15 mem=1488.8M)
[05/25 20:04:04    195s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 an 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.133  |  0.111  | -0.133  |
|           TNS (ns):| -3.594  |  0.000  | -3.594  |
|    Violating Paths:|   29    |    0    |   29    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

Density: 61.159%
Routing Overflow: 0.02% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/25 20:04:04    195s] Total CPU time: 4.4 sec
[05/25 20:04:04    195s] Total Real time: 4.0 sec
[05/25 20:04:04    195s] Total Memory Usage: 1404.746094 Mbytes
[05/25 20:04:04    195s] <CMD> optDesign -postCTS -numPaths 200
[05/25 20:04:04    195s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/25 20:04:04    195s] #spOpts: N=45 
[05/25 20:04:04    195s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:04:04    195s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:04:05    196s] #spOpts: N=45 mergeVia=F 
[05/25 20:04:05    196s] GigaOpt running with 1 threads.
[05/25 20:04:05    196s] Info: 1 threads available for lower-level modules during optimization.
[05/25 20:04:05    196s] #spOpts: N=45 mergeVia=F 
[05/25 20:04:05    196s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1417.3M, totSessionCpu=0:03:16 **
[05/25 20:04:05    196s] *** optDesign -postCTS ***
[05/25 20:04:05    196s] DRC Margin: user margin 0.0; extra margin 0.2
[05/25 20:04:05    196s] Hold Target Slack: user slack 0
[05/25 20:04:05    196s] Setup Target Slack: user slack 0; extra slack 0.1
[05/25 20:04:05    196s] setUsefulSkewMode -ecoRoute false
[05/25 20:04:05    196s] Multi-VT timing optimization disabled based on library information.
[05/25 20:04:05    196s] Summary for sequential cells identification: 
[05/25 20:04:05    196s] Identified SBFF number: 16
[05/25 20:04:05    196s] Identified MBFF number: 0
[05/25 20:04:05    196s] Identified SB Latch number: 0
[05/25 20:04:05    196s] Identified MB Latch number: 0
[05/25 20:04:05    196s] Not identified SBFF number: 0
[05/25 20:04:05    196s] Not identified MBFF number: 0
[05/25 20:04:05    196s] Not identified SB Latch number: 0
[05/25 20:04:05    196s] Not identified MB Latch number: 0
[05/25 20:04:05    196s] Number of sequential cells which are not FFs: 13
[05/25 20:04:05    196s] 
[05/25 20:04:05    196s] Start to check current routing status for nets...
[05/25 20:04:05    196s] Using hname+ instead name for net compare
[05/25 20:04:05    196s] All nets are already routed correctly.
[05/25 20:04:05    196s] End to check current routing status for nets (mem=1417.3M)
[05/25 20:04:05    196s] ### Creating LA Mngr. totSessionCpu=0:03:16 mem=1484.1M
[05/25 20:04:05    196s] ### Creating LA Mngr, finished. totSessionCpu=0:03:17 mem=1484.1M
[05/25 20:04:06    197s] Compute RC Scale Done ...
[05/25 20:04:06    197s] #################################################################################
[05/25 20:04:06    197s] # Design Stage: PreRoute
[05/25 20:04:06    197s] # Design Name: key_generation
[05/25 20:04:06    197s] # Design Mode: 45nm
[05/25 20:04:06    197s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:04:06    197s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:04:06    197s] # Signoff Settings: SI Off 
[05/25 20:04:06    197s] #################################################################################
[05/25 20:04:06    197s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:04:06    197s] Calculate delays in Single mode...
[05/25 20:04:06    197s] Topological Sorting (REAL = 0:00:00.0, MEM = 1564.7M, InitMEM = 1564.7M)
[05/25 20:04:06    197s] End AAE Lib Interpolated Model. (MEM=1581.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:09    200s] Total number of fetched objects 27069
[05/25 20:04:09    200s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:09    200s] End delay calculation. (MEM=1581.19 CPU=0:00:02.9 REAL=0:00:03.0)
[05/25 20:04:09    200s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1581.2M) ***
[05/25 20:04:09    200s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:03:21 mem=1581.2M)
[05/25 20:04:10    200s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.006  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1673   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.159%
Routing Overflow: 0.02% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1506.8M, totSessionCpu=0:03:21 **
[05/25 20:04:10    200s] ** INFO : this run is activating low effort ccoptDesign flow
[05/25 20:04:10    200s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:04:10    200s] ### Creating PhyDesignMc. totSessionCpu=0:03:21 mem=1506.8M
[05/25 20:04:10    200s] #spOpts: N=45 mergeVia=F 
[05/25 20:04:10    200s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:21 mem=1506.8M
[05/25 20:04:10    201s] *** Starting optimizing excluded clock nets MEM= 1506.8M) ***
[05/25 20:04:10    201s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1506.8M) ***
[05/25 20:04:10    201s] *** Starting optimizing excluded clock nets MEM= 1506.8M) ***
[05/25 20:04:10    201s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1506.8M) ***
[05/25 20:04:10    201s] *** Timing NOT met, worst failing slack is 0.006
[05/25 20:04:10    201s] *** Check timing (0:00:00.0)
[05/25 20:04:10    201s] **INFO: Flow update: Design timing is met.
[05/25 20:04:10    201s] **INFO: Flow update: Design timing is met.
[05/25 20:04:10    201s] **INFO: Flow update: Design timing is met.
[05/25 20:04:10    201s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:04:10    201s] ### Creating LA Mngr. totSessionCpu=0:03:22 mem=1507.8M
[05/25 20:04:10    201s] ### Creating LA Mngr, finished. totSessionCpu=0:03:22 mem=1507.8M
[05/25 20:04:10    201s] Begin: Area Reclaim Optimization
[05/25 20:04:11    202s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:04:11    202s] ### Creating PhyDesignMc. totSessionCpu=0:03:22 mem=1669.3M
[05/25 20:04:11    202s] #spOpts: N=45 
[05/25 20:04:11    202s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:22 mem=1669.3M
[05/25 20:04:11    202s] ### Creating LA Mngr. totSessionCpu=0:03:22 mem=1669.3M
[05/25 20:04:11    202s] ### Creating LA Mngr, finished. totSessionCpu=0:03:22 mem=1669.3M
[05/25 20:04:11    202s] Reclaim Optimization WNS Slack 0.006  TNS Slack 0.000 Density 61.16
[05/25 20:04:11    202s] +----------+---------+--------+--------+------------+--------+
[05/25 20:04:11    202s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/25 20:04:11    202s] +----------+---------+--------+--------+------------+--------+
[05/25 20:04:11    202s] |    61.16%|        -|   0.006|   0.000|   0:00:00.0| 1669.3M|
[05/25 20:04:11    202s] |    61.16%|        0|   0.006|   0.000|   0:00:00.0| 1669.3M|
[05/25 20:04:12    203s] |    61.16%|        2|   0.006|   0.000|   0:00:01.0| 1669.3M|
[05/25 20:04:13    204s] |    60.89%|       46|   0.006|   0.000|   0:00:01.0| 1669.3M|
[05/25 20:04:13    204s] |    60.89%|        5|   0.006|   0.000|   0:00:00.0| 1669.3M|
[05/25 20:04:13    204s] |    60.89%|        1|   0.006|   0.000|   0:00:00.0| 1669.3M|
[05/25 20:04:13    204s] |    60.89%|        0|   0.006|   0.000|   0:00:00.0| 1669.3M|
[05/25 20:04:13    204s] +----------+---------+--------+--------+------------+--------+
[05/25 20:04:13    204s] Reclaim Optimization End WNS Slack 0.006  TNS Slack 0.000 Density 60.89
[05/25 20:04:13    204s] 
[05/25 20:04:13    204s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 1 Resize = 52 **
[05/25 20:04:13    204s] --------------------------------------------------------------
[05/25 20:04:13    204s] |                                   | Total     | Sequential |
[05/25 20:04:13    204s] --------------------------------------------------------------
[05/25 20:04:13    204s] | Num insts resized                 |      46  |       0    |
[05/25 20:04:13    204s] | Num insts undone                  |       0  |       0    |
[05/25 20:04:13    204s] | Num insts Downsized               |      46  |       0    |
[05/25 20:04:13    204s] | Num insts Samesized               |       0  |       0    |
[05/25 20:04:13    204s] | Num insts Upsized                 |       0  |       0    |
[05/25 20:04:13    204s] | Num multiple commits+uncommits    |       6  |       -    |
[05/25 20:04:13    204s] --------------------------------------------------------------
[05/25 20:04:13    204s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:04:13    204s] Layer 4 has 25 constrained nets 
[05/25 20:04:13    204s] **** End NDR-Layer Usage Statistics ****
[05/25 20:04:13    204s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:03.0) **
[05/25 20:04:13    204s] *** Starting refinePlace (0:03:25 mem=1669.3M) ***
[05/25 20:04:13    204s] Total net bbox length = 3.813e+05 (1.889e+05 1.923e+05) (ext = 4.737e+04)
[05/25 20:04:13    204s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:04:13    204s] Starting refinePlace ...
[05/25 20:04:13    204s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:04:13    204s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1669.3MB) @(0:03:25 - 0:03:25).
[05/25 20:04:13    204s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:04:13    204s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1669.3MB
[05/25 20:04:13    204s] Statistics of distance of Instance movement in refine placement:
[05/25 20:04:13    204s]   maximum (X+Y) =         0.00 um
[05/25 20:04:13    204s]   mean    (X+Y) =         0.00 um
[05/25 20:04:13    204s] Summary Report:
[05/25 20:04:13    204s] Instances move: 0 (out of 21771 movable)
[05/25 20:04:13    204s] Instances flipped: 0
[05/25 20:04:13    204s] Mean displacement: 0.00 um
[05/25 20:04:13    204s] Max displacement: 0.00 um 
[05/25 20:04:13    204s] Total instances moved : 0
[05/25 20:04:13    204s] Total net bbox length = 3.813e+05 (1.889e+05 1.923e+05) (ext = 4.737e+04)
[05/25 20:04:13    204s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1669.3MB
[05/25 20:04:13    204s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1669.3MB) @(0:03:25 - 0:03:25).
[05/25 20:04:13    204s] *** Finished refinePlace (0:03:25 mem=1669.3M) ***
[05/25 20:04:13    204s] *** maximum move = 0.00 um ***
[05/25 20:04:13    204s] *** Finished re-routing un-routed nets (1669.3M) ***
[05/25 20:04:13    204s] 
[05/25 20:04:13    204s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1669.3M) ***
[05/25 20:04:13    204s] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1511.79M, totSessionCpu=0:03:25).
[05/25 20:04:14    205s] ### Creating LA Mngr. totSessionCpu=0:03:25 mem=1511.8M
[05/25 20:04:14    205s] ### Creating LA Mngr, finished. totSessionCpu=0:03:25 mem=1511.8M
[05/25 20:04:14    205s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 20:04:14    205s] [PSP] Started earlyGlobalRoute kernel
[05/25 20:04:14    205s] [PSP] Initial Peak syMemory usage = 1511.8 MB
[05/25 20:04:14    205s] (I)       Reading DB...
[05/25 20:04:14    205s] (I)       congestionReportName   : 
[05/25 20:04:14    205s] (I)       layerRangeFor2DCongestion : 
[05/25 20:04:14    205s] (I)       buildTerm2TermWires    : 1
[05/25 20:04:14    205s] (I)       doTrackAssignment      : 1
[05/25 20:04:14    205s] (I)       dumpBookshelfFiles     : 0
[05/25 20:04:14    205s] (I)       numThreads             : 1
[05/25 20:04:14    205s] (I)       bufferingAwareRouting  : false
[05/25 20:04:14    205s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 20:04:14    205s] (I)       honorPin               : false
[05/25 20:04:14    205s] (I)       honorPinGuide          : true
[05/25 20:04:14    205s] (I)       honorPartition         : false
[05/25 20:04:14    205s] (I)       allowPartitionCrossover: false
[05/25 20:04:14    205s] (I)       honorSingleEntry       : true
[05/25 20:04:14    205s] (I)       honorSingleEntryStrong : true
[05/25 20:04:14    205s] (I)       handleViaSpacingRule   : false
[05/25 20:04:14    205s] (I)       handleEolSpacingRule   : false
[05/25 20:04:14    205s] (I)       PDConstraint           : none
[05/25 20:04:14    205s] (I)       expBetterNDRHandling   : false
[05/25 20:04:14    205s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 20:04:14    205s] (I)       routingEffortLevel     : 3
[05/25 20:04:14    205s] (I)       effortLevel            : standard
[05/25 20:04:14    205s] [NR-eGR] minRouteLayer          : 2
[05/25 20:04:14    205s] [NR-eGR] maxRouteLayer          : 127
[05/25 20:04:14    205s] (I)       relaxedTopLayerCeiling : 127
[05/25 20:04:14    205s] (I)       relaxedBottomLayerFloor: 2
[05/25 20:04:14    205s] (I)       numRowsPerGCell        : 1
[05/25 20:04:14    205s] (I)       speedUpLargeDesign     : 0
[05/25 20:04:14    205s] (I)       multiThreadingTA       : 1
[05/25 20:04:14    205s] (I)       blkAwareLayerSwitching : 1
[05/25 20:04:14    205s] (I)       optimizationMode       : false
[05/25 20:04:14    205s] (I)       routeSecondPG          : false
[05/25 20:04:14    205s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 20:04:14    205s] (I)       detourLimitForLayerRelax: 0.00
[05/25 20:04:14    205s] (I)       punchThroughDistance   : 500.00
[05/25 20:04:14    205s] (I)       scenicBound            : 1.15
[05/25 20:04:14    205s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 20:04:14    205s] (I)       source-to-sink ratio   : 0.00
[05/25 20:04:14    205s] (I)       targetCongestionRatioH : 1.00
[05/25 20:04:14    205s] (I)       targetCongestionRatioV : 1.00
[05/25 20:04:14    205s] (I)       layerCongestionRatio   : 0.70
[05/25 20:04:14    205s] (I)       m1CongestionRatio      : 0.10
[05/25 20:04:14    205s] (I)       m2m3CongestionRatio    : 0.70
[05/25 20:04:14    205s] (I)       localRouteEffort       : 1.00
[05/25 20:04:14    205s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 20:04:14    205s] (I)       supplyScaleFactorH     : 1.00
[05/25 20:04:14    205s] (I)       supplyScaleFactorV     : 1.00
[05/25 20:04:14    205s] (I)       highlight3DOverflowFactor: 0.00
[05/25 20:04:14    205s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 20:04:14    205s] (I)       routeVias              : 
[05/25 20:04:14    205s] (I)       readTROption           : true
[05/25 20:04:14    205s] (I)       extraSpacingFactor     : 1.00
[05/25 20:04:14    205s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 20:04:14    205s] (I)       routeSelectedNetsOnly  : false
[05/25 20:04:14    205s] (I)       clkNetUseMaxDemand     : false
[05/25 20:04:14    205s] (I)       extraDemandForClocks   : 0
[05/25 20:04:14    205s] (I)       steinerRemoveLayers    : false
[05/25 20:04:14    205s] (I)       demoteLayerScenicScale : 1.00
[05/25 20:04:14    205s] (I)       nonpreferLayerCostScale : 1.00
[05/25 20:04:14    205s] (I)       spanningTreeRefinement : false
[05/25 20:04:14    205s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 20:04:14    205s] (I)       before initializing RouteDB syMemory usage = 1532.8 MB
[05/25 20:04:14    205s] (I)       starting read tracks
[05/25 20:04:14    205s] (I)       build grid graph
[05/25 20:04:14    205s] (I)       build grid graph start
[05/25 20:04:14    205s] [NR-eGR] Layer1 has no routable track
[05/25 20:04:14    205s] [NR-eGR] Layer2 has single uniform track structure
[05/25 20:04:14    205s] [NR-eGR] Layer3 has single uniform track structure
[05/25 20:04:14    205s] [NR-eGR] Layer4 has single uniform track structure
[05/25 20:04:14    205s] [NR-eGR] Layer5 has single uniform track structure
[05/25 20:04:14    205s] [NR-eGR] Layer6 has single uniform track structure
[05/25 20:04:14    205s] [NR-eGR] Layer7 has single uniform track structure
[05/25 20:04:14    205s] [NR-eGR] Layer8 has single uniform track structure
[05/25 20:04:14    205s] [NR-eGR] Layer9 has single uniform track structure
[05/25 20:04:14    205s] [NR-eGR] Layer10 has single uniform track structure
[05/25 20:04:14    205s] (I)       build grid graph end
[05/25 20:04:14    205s] (I)       numViaLayers=9
[05/25 20:04:14    205s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:04:14    205s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:04:14    205s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:04:14    205s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:04:14    205s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:04:14    205s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:04:14    205s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:04:14    205s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:04:14    205s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:04:14    205s] (I)       end build via table
[05/25 20:04:14    205s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 20:04:14    205s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 20:04:14    205s] (I)       readDataFromPlaceDB
[05/25 20:04:14    205s] (I)       Read net information..
[05/25 20:04:14    205s] [NR-eGR] Read numTotalNets=26382  numIgnoredNets=0
[05/25 20:04:14    205s] (I)       Read testcase time = 0.003 seconds
[05/25 20:04:14    205s] 
[05/25 20:04:14    205s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:04:14    205s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:04:14    205s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:04:14    205s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:04:14    205s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:04:14    205s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:04:14    205s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:04:14    205s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:04:14    205s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:04:14    205s] (I)       build grid graph start
[05/25 20:04:14    205s] (I)       build grid graph end
[05/25 20:04:14    205s] (I)       Model blockage into capacity
[05/25 20:04:14    205s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 20:04:14    205s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 20:04:14    205s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 20:04:14    205s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 20:04:14    205s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 20:04:14    205s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 20:04:14    205s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 20:04:14    205s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 20:04:14    205s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 20:04:14    205s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 20:04:14    205s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 20:04:14    205s] (I)       Modeling time = 0.009 seconds
[05/25 20:04:14    205s] 
[05/25 20:04:14    205s] (I)       Number of ignored nets = 0
[05/25 20:04:14    205s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 20:04:14    205s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 20:04:14    205s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 20:04:14    205s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 20:04:14    205s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 20:04:14    205s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 20:04:14    205s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 20:04:14    205s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 20:04:14    205s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 20:04:14    205s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 20:04:14    205s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1532.8 MB
[05/25 20:04:14    205s] (I)       Ndr track 0 does not exist
[05/25 20:04:14    205s] (I)       Layer1  viaCost=200.00
[05/25 20:04:14    205s] (I)       Layer2  viaCost=200.00
[05/25 20:04:14    205s] (I)       Layer3  viaCost=100.00
[05/25 20:04:14    205s] (I)       Layer4  viaCost=100.00
[05/25 20:04:14    205s] (I)       Layer5  viaCost=100.00
[05/25 20:04:14    205s] (I)       Layer6  viaCost=100.00
[05/25 20:04:14    205s] (I)       Layer7  viaCost=100.00
[05/25 20:04:14    205s] (I)       Layer8  viaCost=100.00
[05/25 20:04:14    205s] (I)       Layer9  viaCost=100.00
[05/25 20:04:14    205s] (I)       ---------------------Grid Graph Info--------------------
[05/25 20:04:14    205s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 20:04:14    205s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 20:04:14    205s] (I)       Site Width          :   380  (dbu)
[05/25 20:04:14    205s] (I)       Row Height          :  2800  (dbu)
[05/25 20:04:14    205s] (I)       GCell Width         :  2800  (dbu)
[05/25 20:04:14    205s] (I)       GCell Height        :  2800  (dbu)
[05/25 20:04:14    205s] (I)       grid                :   196   195    10
[05/25 20:04:14    205s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 20:04:14    205s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 20:04:14    205s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 20:04:14    205s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 20:04:14    205s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 20:04:14    205s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 20:04:14    205s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 20:04:14    205s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 20:04:14    205s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 20:04:14    205s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 20:04:14    205s] (I)       --------------------------------------------------------
[05/25 20:04:14    205s] 
[05/25 20:04:14    205s] [NR-eGR] ============ Routing rule table ============
[05/25 20:04:14    205s] [NR-eGR] Rule id 0. Nets 26382 
[05/25 20:04:14    205s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 20:04:14    205s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 20:04:14    205s] [NR-eGR] ========================================
[05/25 20:04:14    205s] [NR-eGR] 
[05/25 20:04:14    205s] (I)       After initializing earlyGlobalRoute syMemory usage = 1534.3 MB
[05/25 20:04:14    205s] (I)       Loading and dumping file time : 0.08 seconds
[05/25 20:04:14    205s] (I)       ============= Initialization =============
[05/25 20:04:14    205s] (I)       totalPins=91916  totalGlobalPin=90420 (98.37%)
[05/25 20:04:14    205s] (I)       total 2D Cap : 631481 = (282855 H, 348626 V)
[05/25 20:04:14    205s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [4, 10]
[05/25 20:04:14    205s] (I)       ============  Phase 1a Route ============
[05/25 20:04:14    205s] (I)       Phase 1a runs 0.00 seconds
[05/25 20:04:14    205s] (I)       Usage: 4517 = (2054 H, 2463 V) = (0.73% H, 0.71% V) = (2.876e+03um H, 3.448e+03um V)
[05/25 20:04:14    205s] (I)       
[05/25 20:04:14    205s] (I)       ============  Phase 1b Route ============
[05/25 20:04:14    205s] (I)       Usage: 4517 = (2054 H, 2463 V) = (0.73% H, 0.71% V) = (2.876e+03um H, 3.448e+03um V)
[05/25 20:04:14    205s] (I)       
[05/25 20:04:14    205s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.323800e+03um
[05/25 20:04:14    205s] (I)       ============  Phase 1c Route ============
[05/25 20:04:14    205s] (I)       Usage: 4517 = (2054 H, 2463 V) = (0.73% H, 0.71% V) = (2.876e+03um H, 3.448e+03um V)
[05/25 20:04:14    205s] (I)       
[05/25 20:04:14    205s] (I)       ============  Phase 1d Route ============
[05/25 20:04:14    205s] (I)       Usage: 4517 = (2054 H, 2463 V) = (0.73% H, 0.71% V) = (2.876e+03um H, 3.448e+03um V)
[05/25 20:04:14    205s] (I)       
[05/25 20:04:14    205s] (I)       ============  Phase 1e Route ============
[05/25 20:04:14    205s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:04:14    205s] (I)       Usage: 4517 = (2054 H, 2463 V) = (0.73% H, 0.71% V) = (2.876e+03um H, 3.448e+03um V)
[05/25 20:04:14    205s] (I)       
[05/25 20:04:14    205s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.323800e+03um
[05/25 20:04:14    205s] [NR-eGR] 
[05/25 20:04:14    205s] (I)       Phase 1l runs 0.00 seconds
[05/25 20:04:14    205s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 20:04:14    205s] [NR-eGR] Layer group 2: route 26357 net(s) in layer range [2, 10]
[05/25 20:04:14    205s] (I)       ============  Phase 1a Route ============
[05/25 20:04:14    205s] (I)       Phase 1a runs 0.04 seconds
[05/25 20:04:14    205s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 20:04:14    205s] (I)       Usage: 310093 = (154703 H, 155390 V) = (24.58% H, 27.12% V) = (2.166e+05um H, 2.175e+05um V)
[05/25 20:04:14    205s] (I)       
[05/25 20:04:14    205s] (I)       ============  Phase 1b Route ============
[05/25 20:04:14    205s] (I)       Phase 1b runs 0.02 seconds
[05/25 20:04:14    205s] (I)       Usage: 310363 = (154882 H, 155481 V) = (24.60% H, 27.13% V) = (2.168e+05um H, 2.177e+05um V)
[05/25 20:04:14    205s] (I)       
[05/25 20:04:14    205s] (I)       earlyGlobalRoute overflow of layer group 2: 0.07% H + 1.12% V. EstWL: 4.281844e+05um
[05/25 20:04:14    205s] (I)       ============  Phase 1c Route ============
[05/25 20:04:14    205s] (I)       Level2 Grid: 40 x 39
[05/25 20:04:14    205s] (I)       Phase 1c runs 0.01 seconds
[05/25 20:04:14    205s] (I)       Usage: 310363 = (154882 H, 155481 V) = (24.60% H, 27.13% V) = (2.168e+05um H, 2.177e+05um V)
[05/25 20:04:14    205s] (I)       
[05/25 20:04:14    205s] (I)       ============  Phase 1d Route ============
[05/25 20:04:14    205s] (I)       Phase 1d runs 0.01 seconds
[05/25 20:04:14    205s] (I)       Usage: 310389 = (154899 H, 155490 V) = (24.61% H, 27.13% V) = (2.169e+05um H, 2.177e+05um V)
[05/25 20:04:14    205s] (I)       
[05/25 20:04:14    205s] (I)       ============  Phase 1e Route ============
[05/25 20:04:14    205s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:04:14    205s] (I)       Usage: 310389 = (154899 H, 155490 V) = (24.61% H, 27.13% V) = (2.169e+05um H, 2.177e+05um V)
[05/25 20:04:14    205s] (I)       
[05/25 20:04:14    205s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.07% H + 1.08% V. EstWL: 4.282208e+05um
[05/25 20:04:14    205s] [NR-eGR] 
[05/25 20:04:14    205s] (I)       Phase 1l runs 0.07 seconds
[05/25 20:04:14    205s] (I)       ============  Phase 1l Route ============
[05/25 20:04:14    205s] (I)       
[05/25 20:04:14    205s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 20:04:14    205s] (I)                      OverCon         OverCon         OverCon            
[05/25 20:04:14    205s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[05/25 20:04:14    205s] (I)       Layer            (1-2)           (3-4)           (5-6)    OverCon 
[05/25 20:04:14    205s] (I)       ------------------------------------------------------------------
[05/25 20:04:14    205s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:04:14    205s] (I)       Layer2    1828( 4.81%)     295( 0.78%)      23( 0.06%)   ( 5.64%) 
[05/25 20:04:14    205s] (I)       Layer3      67( 0.18%)       3( 0.01%)       0( 0.00%)   ( 0.18%) 
[05/25 20:04:14    205s] (I)       Layer4    3097(10.77%)      33( 0.11%)       0( 0.00%)   (10.88%) 
[05/25 20:04:14    205s] (I)       Layer5      41( 0.11%)       0( 0.00%)       0( 0.00%)   ( 0.11%) 
[05/25 20:04:14    205s] (I)       Layer6      36( 0.09%)       0( 0.00%)       0( 0.00%)   ( 0.09%) 
[05/25 20:04:14    205s] (I)       Layer7      20( 0.05%)       5( 0.01%)       0( 0.00%)   ( 0.07%) 
[05/25 20:04:14    205s] (I)       Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:04:14    205s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:04:14    205s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:04:14    205s] (I)       ------------------------------------------------------------------
[05/25 20:04:14    205s] (I)       Total     5089( 1.59%)     336( 0.10%)      23( 0.01%)   ( 1.70%) 
[05/25 20:04:14    205s] (I)       
[05/25 20:04:14    205s] (I)       Total Global Routing Runtime: 0.24 seconds
[05/25 20:04:14    205s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 20:04:14    205s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.01% V
[05/25 20:04:14    205s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.01% V
[05/25 20:04:14    205s] (I)       ============= track Assignment ============
[05/25 20:04:14    205s] (I)       extract Global 3D Wires
[05/25 20:04:14    205s] (I)       Extract Global WL : time=0.01
[05/25 20:04:14    205s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/25 20:04:14    205s] (I)       Initialization real time=0.00 seconds
[05/25 20:04:14    205s] (I)       Kernel real time=0.19 seconds
[05/25 20:04:14    205s] (I)       End Greedy Track Assignment
[05/25 20:04:14    205s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 91271
[05/25 20:04:14    205s] [NR-eGR] Layer2(metal2)(V) length: 1.264447e+05um, number of vias: 135006
[05/25 20:04:14    205s] [NR-eGR] Layer3(metal3)(H) length: 1.694401e+05um, number of vias: 35624
[05/25 20:04:14    205s] [NR-eGR] Layer4(metal4)(V) length: 2.613165e+04um, number of vias: 18778
[05/25 20:04:14    205s] [NR-eGR] Layer5(metal5)(H) length: 5.221026e+04um, number of vias: 18163
[05/25 20:04:14    205s] [NR-eGR] Layer6(metal6)(V) length: 7.181067e+04um, number of vias: 1638
[05/25 20:04:14    205s] [NR-eGR] Layer7(metal7)(H) length: 9.435094e+03um, number of vias: 596
[05/25 20:04:14    205s] [NR-eGR] Layer8(metal8)(V) length: 1.172731e+04um, number of vias: 10
[05/25 20:04:14    205s] [NR-eGR] Layer9(metal9)(H) length: 4.200000e+00um, number of vias: 0
[05/25 20:04:14    205s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[05/25 20:04:14    205s] [NR-eGR] Total length: 4.672040e+05um, number of vias: 301086
[05/25 20:04:14    205s] [NR-eGR] End Peak syMemory usage = 1519.9 MB
[05/25 20:04:14    205s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.76 seconds
[05/25 20:04:14    205s] Extraction called for design 'key_generation' of instances=21771 and nets=27070 using extraction engine 'preRoute' .
[05/25 20:04:14    205s] PreRoute RC Extraction called for design key_generation.
[05/25 20:04:14    205s] RC Extraction called in multi-corner(1) mode.
[05/25 20:04:14    205s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:04:14    205s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:04:14    205s] RCMode: PreRoute
[05/25 20:04:14    205s]       RC Corner Indexes            0   
[05/25 20:04:14    205s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:04:14    205s] Resistance Scaling Factor    : 1.00000 
[05/25 20:04:14    205s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:04:14    205s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:04:14    205s] Shrink Factor                : 1.00000
[05/25 20:04:14    205s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:04:14    205s] Updating RC grid for preRoute extraction ...
[05/25 20:04:14    205s] Initializing multi-corner resistance tables ...
[05/25 20:04:14    205s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1519.855M)
[05/25 20:04:15    206s] Compute RC Scale Done ...
[05/25 20:04:15    206s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 20:04:15    206s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 20:04:15    206s] 
[05/25 20:04:15    206s] ** np local hotspot detection info verbose **
[05/25 20:04:15    206s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 20:04:15    206s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 20:04:15    206s] 
[05/25 20:04:15    206s] #################################################################################
[05/25 20:04:15    206s] # Design Stage: PreRoute
[05/25 20:04:15    206s] # Design Name: key_generation
[05/25 20:04:15    206s] # Design Mode: 45nm
[05/25 20:04:15    206s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:04:15    206s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:04:15    206s] # Signoff Settings: SI Off 
[05/25 20:04:15    206s] #################################################################################
[05/25 20:04:16    207s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:04:16    207s] Calculate delays in Single mode...
[05/25 20:04:16    207s] Topological Sorting (REAL = 0:00:00.0, MEM = 1575.1M, InitMEM = 1575.1M)
[05/25 20:04:16    207s] End AAE Lib Interpolated Model. (MEM=1591.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:18    209s] Total number of fetched objects 27067
[05/25 20:04:18    209s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:18    209s] End delay calculation. (MEM=1591.55 CPU=0:00:02.8 REAL=0:00:02.0)
[05/25 20:04:18    209s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1591.6M) ***
[05/25 20:04:19    210s] Begin: GigaOpt postEco DRV Optimization
[05/25 20:04:19    210s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:04:19    210s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:04:19    210s] ### Creating PhyDesignMc. totSessionCpu=0:03:30 mem=1591.6M
[05/25 20:04:19    210s] #spOpts: N=45 
[05/25 20:04:19    210s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:04:19    210s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:04:19    210s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:30 mem=1591.6M
[05/25 20:04:19    210s] ### Creating LA Mngr. totSessionCpu=0:03:30 mem=1591.6M
[05/25 20:04:19    210s] ### Creating LA Mngr, finished. totSessionCpu=0:03:30 mem=1591.6M
[05/25 20:04:19    210s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:04:19    210s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[05/25 20:04:19    210s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:04:19    210s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[05/25 20:04:19    210s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:04:19    210s] Info: violation cost 0.007601 (cap = 0.007601, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:04:19    210s] |     0   |     0   |     0.00   |     4   |      4  |    -0.00   |     0   |     0   |     0   |     0   | 0.00 |          0|          0|          0|  60.89  |            |           |
[05/25 20:04:20    211s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:04:20    211s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 0.00 |          1|          0|          3|  60.93  |   0:00:01.0|    1686.9M|
[05/25 20:04:20    211s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:04:20    211s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 0.00 |          0|          0|          0|  60.93  |   0:00:00.0|    1686.9M|
[05/25 20:04:20    211s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:04:20    211s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:04:20    211s] Layer 4 has 25 constrained nets 
[05/25 20:04:20    211s] **** End NDR-Layer Usage Statistics ****
[05/25 20:04:20    211s] 
[05/25 20:04:20    211s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1686.9M) ***
[05/25 20:04:20    211s] 
[05/25 20:04:20    211s] *** Starting refinePlace (0:03:31 mem=1718.9M) ***
[05/25 20:04:20    211s] Total net bbox length = 3.813e+05 (1.889e+05 1.923e+05) (ext = 4.737e+04)
[05/25 20:04:20    211s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:04:20    211s] Starting refinePlace ...
[05/25 20:04:20    211s] Move report: legalization moves 31 insts, mean move: 1.51 um, max move: 2.80 um
[05/25 20:04:20    211s] 	Max move on inst (mul_83_27_g87008): (97.28, 169.68) --> (97.28, 172.48)
[05/25 20:04:20    211s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1718.9MB) @(0:03:31 - 0:03:31).
[05/25 20:04:20    211s] Move report: Detail placement moves 31 insts, mean move: 1.51 um, max move: 2.80 um
[05/25 20:04:20    211s] 	Max move on inst (mul_83_27_g87008): (97.28, 169.68) --> (97.28, 172.48)
[05/25 20:04:20    211s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1718.9MB
[05/25 20:04:20    211s] Statistics of distance of Instance movement in refine placement:
[05/25 20:04:20    211s]   maximum (X+Y) =         2.80 um
[05/25 20:04:20    211s]   inst (mul_83_27_g87008) with max move: (97.28, 169.68) -> (97.28, 172.48)
[05/25 20:04:20    211s]   mean    (X+Y) =         1.51 um
[05/25 20:04:20    211s] Summary Report:
[05/25 20:04:20    211s] Instances move: 31 (out of 21772 movable)
[05/25 20:04:20    211s] Instances flipped: 0
[05/25 20:04:20    211s] Mean displacement: 1.51 um
[05/25 20:04:20    211s] Max displacement: 2.80 um (Instance: mul_83_27_g87008) (97.28, 169.68) -> (97.28, 172.48)
[05/25 20:04:20    211s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XOR2_X1
[05/25 20:04:20    211s] Total instances moved : 31
[05/25 20:04:20    211s] Total net bbox length = 3.813e+05 (1.890e+05 1.924e+05) (ext = 4.737e+04)
[05/25 20:04:20    211s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1718.9MB
[05/25 20:04:20    211s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1718.9MB) @(0:03:31 - 0:03:31).
[05/25 20:04:20    211s] *** Finished refinePlace (0:03:31 mem=1718.9M) ***
[05/25 20:04:20    211s] *** maximum move = 2.80 um ***
[05/25 20:04:20    211s] *** Finished re-routing un-routed nets (1718.9M) ***
[05/25 20:04:20    211s] 
[05/25 20:04:20    211s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1718.9M) ***
[05/25 20:04:20    211s] End: GigaOpt postEco DRV Optimization
[05/25 20:04:20    211s] **INFO: Flow update: Design timing is met.
[05/25 20:04:20    211s] **INFO: Flow update: Design timing is met.
[05/25 20:04:20    211s] **INFO: Flow update: Design timing is met.
[05/25 20:04:20    211s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[05/25 20:04:20    211s] ### Creating LA Mngr. totSessionCpu=0:03:32 mem=1667.9M
[05/25 20:04:20    211s] ### Creating LA Mngr, finished. totSessionCpu=0:03:32 mem=1667.9M
[05/25 20:04:20    211s] Re-routed 0 nets
[05/25 20:04:20    211s] doiPBLastSyncSlave
[05/25 20:04:20    211s] Extraction called for design 'key_generation' of instances=21772 and nets=27071 using extraction engine 'preRoute' .
[05/25 20:04:20    211s] PreRoute RC Extraction called for design key_generation.
[05/25 20:04:20    211s] RC Extraction called in multi-corner(1) mode.
[05/25 20:04:20    211s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:04:20    211s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:04:20    211s] RCMode: PreRoute
[05/25 20:04:20    211s]       RC Corner Indexes            0   
[05/25 20:04:20    211s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:04:20    211s] Resistance Scaling Factor    : 1.00000 
[05/25 20:04:20    211s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:04:20    211s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:04:20    211s] Shrink Factor                : 1.00000
[05/25 20:04:20    211s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:04:20    211s] Initializing multi-corner resistance tables ...
[05/25 20:04:20    211s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1653.402M)
[05/25 20:04:20    211s] #################################################################################
[05/25 20:04:20    211s] # Design Stage: PreRoute
[05/25 20:04:20    211s] # Design Name: key_generation
[05/25 20:04:20    211s] # Design Mode: 45nm
[05/25 20:04:20    211s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:04:20    211s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:04:20    211s] # Signoff Settings: SI Off 
[05/25 20:04:20    211s] #################################################################################
[05/25 20:04:21    212s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:04:21    212s] Calculate delays in Single mode...
[05/25 20:04:21    212s] Topological Sorting (REAL = 0:00:00.0, MEM = 1651.4M, InitMEM = 1651.4M)
[05/25 20:04:21    212s] End AAE Lib Interpolated Model. (MEM=1667.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:24    215s] Total number of fetched objects 27068
[05/25 20:04:24    215s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:24    215s] End delay calculation. (MEM=1667.87 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 20:04:24    215s] *** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 1667.9M) ***
[05/25 20:04:24    215s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:03:36 mem=1667.9M)
[05/25 20:04:24    215s] Effort level <high> specified for reg2reg path_group
[05/25 20:04:24    215s] Reported timing to dir ./timingReports
[05/25 20:04:24    215s] **optDesign ... cpu = 0:00:20, real = 0:00:19, mem = 1521.8M, totSessionCpu=0:03:36 **
[05/25 20:04:27    217s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.008  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.932%
Routing Overflow: 0.03% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1519.8M, totSessionCpu=0:03:38 **
[05/25 20:04:27    217s] *** Finished optDesign ***
[05/25 20:04:27    217s] 
[05/25 20:04:27    217s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:27.2 real=0:00:27.6)
[05/25 20:04:27    217s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:03.2 real=0:00:03.1)
[05/25 20:04:27    217s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:05.1 real=0:00:05.0)
[05/25 20:04:27    217s] Info: pop threads available for lower-level modules during optimization.
[05/25 20:04:27    217s] <CMD> optDesign -postCTS -hold -numPaths 200
[05/25 20:04:27    217s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/25 20:04:27    217s] GigaOpt running with 1 threads.
[05/25 20:04:27    217s] Info: 1 threads available for lower-level modules during optimization.
[05/25 20:04:27    217s] #spOpts: N=45 
[05/25 20:04:27    218s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:04:27    218s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:04:27    218s] #spOpts: N=45 mergeVia=F 
[05/25 20:04:27    218s] #spOpts: N=45 mergeVia=F 
[05/25 20:04:27    218s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1448.6M, totSessionCpu=0:03:38 **
[05/25 20:04:27    218s] *** optDesign -postCTS ***
[05/25 20:04:27    218s] DRC Margin: user margin 0.0
[05/25 20:04:27    218s] Hold Target Slack: user slack 0
[05/25 20:04:27    218s] Setup Target Slack: user slack 0;
[05/25 20:04:27    218s] setUsefulSkewMode -ecoRoute false
[05/25 20:04:27    218s] Summary for sequential cells identification: 
[05/25 20:04:27    218s] Identified SBFF number: 16
[05/25 20:04:27    218s] Identified MBFF number: 0
[05/25 20:04:27    218s] Identified SB Latch number: 0
[05/25 20:04:27    218s] Identified MB Latch number: 0
[05/25 20:04:27    218s] Not identified SBFF number: 0
[05/25 20:04:27    218s] Not identified MBFF number: 0
[05/25 20:04:27    218s] Not identified SB Latch number: 0
[05/25 20:04:27    218s] Not identified MB Latch number: 0
[05/25 20:04:27    218s] Number of sequential cells which are not FFs: 13
[05/25 20:04:27    218s] 
[05/25 20:04:27    218s] Start to check current routing status for nets...
[05/25 20:04:27    218s] Using hname+ instead name for net compare
[05/25 20:04:28    218s] All nets are already routed correctly.
[05/25 20:04:28    218s] End to check current routing status for nets (mem=1448.6M)
[05/25 20:04:28    218s] ### Creating LA Mngr. totSessionCpu=0:03:39 mem=1515.4M
[05/25 20:04:28    218s] ### Creating LA Mngr, finished. totSessionCpu=0:03:39 mem=1515.4M
[05/25 20:04:28    219s] Compute RC Scale Done ...
[05/25 20:04:28    219s] *info: All cells identified as Buffer and Delay cells:
[05/25 20:04:28    219s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[05/25 20:04:28    219s] *info: ------------------------------------------------------------------
[05/25 20:04:28    219s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[05/25 20:04:28    219s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[05/25 20:04:28    219s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[05/25 20:04:28    219s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[05/25 20:04:28    219s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[05/25 20:04:28    219s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[05/25 20:04:28    219s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[05/25 20:04:28    219s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[05/25 20:04:28    219s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[05/25 20:04:28    219s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:04:28    219s] ### Creating PhyDesignMc. totSessionCpu=0:03:39 mem=1662.1M
[05/25 20:04:28    219s] #spOpts: N=45 mergeVia=F 
[05/25 20:04:28    219s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:04:28    219s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:04:28    219s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:39 mem=1662.1M
[05/25 20:04:29    219s] GigaOpt Hold Optimizer is used
[05/25 20:04:29    219s] End AAE Lib Interpolated Model. (MEM=1662.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:29    219s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:40 mem=1662.1M ***
[05/25 20:04:29    219s] ### Creating LA Mngr. totSessionCpu=0:03:40 mem=1662.1M
[05/25 20:04:29    219s] ### Creating LA Mngr, finished. totSessionCpu=0:03:40 mem=1662.1M
[05/25 20:04:29    219s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[05/25 20:04:29    219s] *info: Run optDesign holdfix with 1 thread.
[05/25 20:04:29    219s] Effort level <high> specified for reg2reg path_group
[05/25 20:04:30    220s] End AAE Lib Interpolated Model. (MEM=1700.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:30    220s] **INFO: Starting Blocking QThread with 1 CPU
[05/25 20:04:30    220s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/25 20:04:30    220s] #################################################################################
[05/25 20:04:30    220s] # Design Stage: PreRoute
[05/25 20:04:30    220s] # Design Name: key_generation
[05/25 20:04:30    220s] # Design Mode: 45nm
[05/25 20:04:30    220s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:04:30    220s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:04:30    220s] # Signoff Settings: SI Off 
[05/25 20:04:30    220s] #################################################################################
[05/25 20:04:30    220s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:04:30    220s] Calculate delays in Single mode...
[05/25 20:04:30    220s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/25 20:04:30    220s] End AAE Lib Interpolated Model. (MEM=0.226562 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:30    220s] Total number of fetched objects 27068
[05/25 20:04:30    220s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:30    220s] End delay calculation. (MEM=0 CPU=0:00:02.9 REAL=0:00:03.0)
[05/25 20:04:30    220s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 0.0M) ***
[05/25 20:04:30    220s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:00:03.9 mem=0.0M)
[05/25 20:04:30    220s] 
[05/25 20:04:30    220s] Active hold views:
[05/25 20:04:30    220s]  an
[05/25 20:04:30    220s]   Dominating endpoints: 0
[05/25 20:04:30    220s]   Dominating TNS: -0.000
[05/25 20:04:30    220s] 
[05/25 20:04:30    220s] Done building cte hold timing graph (fixHold) cpu=0:00:03.9 real=0:00:03.0 totSessionCpu=0:00:03.9 mem=0.0M ***
[05/25 20:04:30    220s] Done building hold timer [4099 node(s), 8969 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:00:04.5 mem=0.0M ***
[05/25 20:04:34    224s]  
_______________________________________________________________________
[05/25 20:04:34    224s] Done building cte setup timing graph (fixHold) cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:03:45 mem=1700.2M ***
[05/25 20:04:35    225s] *info: category slack lower bound [L 0.0] default
[05/25 20:04:35    225s] *info: category slack lower bound [H 0.0] reg2reg 
[05/25 20:04:35    225s] --------------------------------------------------- 
[05/25 20:04:35    225s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/25 20:04:35    225s] --------------------------------------------------- 
[05/25 20:04:35    225s]          WNS    reg2regWNS
[05/25 20:04:35    225s]     0.004 ns      0.008 ns
[05/25 20:04:35    225s] --------------------------------------------------- 
[05/25 20:04:35    225s] Restoring autoHoldViews:  an
[05/25 20:04:35    225s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 an
Hold  views included:
 an

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.008  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  |  0.111  | -0.134  |
|           TNS (ns):| -3.592  |  0.000  | -3.592  |
|    Violating Paths:|   29    |    0    |   29    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.932%
Routing Overflow: 0.03% H and 0.01% V
------------------------------------------------------------
Summary for sequential cells identification: 
[05/25 20:04:35    225s] Identified SBFF number: 16
[05/25 20:04:35    225s] Identified MBFF number: 0
[05/25 20:04:35    225s] Identified SB Latch number: 0
[05/25 20:04:35    225s] Identified MB Latch number: 0
[05/25 20:04:35    225s] Not identified SBFF number: 0
[05/25 20:04:35    225s] Not identified MBFF number: 0
[05/25 20:04:35    225s] Not identified SB Latch number: 0
[05/25 20:04:35    225s] Not identified MB Latch number: 0
[05/25 20:04:35    225s] Number of sequential cells which are not FFs: 13
[05/25 20:04:35    225s] 
[05/25 20:04:35    225s] Summary for sequential cells identification: 
[05/25 20:04:35    225s] Identified SBFF number: 16
[05/25 20:04:35    225s] Identified MBFF number: 0
[05/25 20:04:35    225s] Identified SB Latch number: 0
[05/25 20:04:35    225s] Identified MB Latch number: 0
[05/25 20:04:35    225s] Not identified SBFF number: 0
[05/25 20:04:35    225s] Not identified MBFF number: 0
[05/25 20:04:35    225s] Not identified SB Latch number: 0
[05/25 20:04:35    225s] Not identified MB Latch number: 0
[05/25 20:04:35    225s] Number of sequential cells which are not FFs: 13
[05/25 20:04:35    225s] 
[05/25 20:04:35    225s] 
[05/25 20:04:35    225s] *Info: minBufDelay = 21.9 ps, libStdDelay = 7.8 ps, minBufSize = 3192000 (3.0)
[05/25 20:04:35    225s] *Info: worst delay setup view: an
[05/25 20:04:35    225s] Footprint list for hold buffering (delay unit: ps)
[05/25 20:04:35    225s] =================================================================
[05/25 20:04:35    225s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/25 20:04:35    225s] ------------------------------------------------------------------
[05/25 20:04:35    225s] *Info:       29.7       1.00    3.0   1.02 CLKBUF_X1 (A,Z)
[05/25 20:04:35    225s] *Info:       22.1       1.00    3.0   1.02 BUF_X1 (A,Z)
[05/25 20:04:35    225s] *Info:       25.5       1.00    4.0   1.01 CLKBUF_X2 (A,Z)
[05/25 20:04:35    225s] *Info:       23.3       1.00    4.0   1.01 BUF_X2 (A,Z)
[05/25 20:04:35    225s] *Info:       28.7       1.00    5.0   1.01 CLKBUF_X3 (A,Z)
[05/25 20:04:35    225s] *Info:       21.9       1.00    7.0   1.00 BUF_X4 (A,Z)
[05/25 20:04:35    225s] *Info:       22.6       1.00   13.0   0.95 BUF_X8 (A,Z)
[05/25 20:04:35    225s] *Info:       22.8       1.00   25.0   0.86 BUF_X16 (A,Z)
[05/25 20:04:35    225s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[05/25 20:04:35    225s] =================================================================
[05/25 20:04:35    225s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1672.5M, totSessionCpu=0:03:46 **
[05/25 20:04:35    225s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:04:35    225s] --------------------------------------------------- 
[05/25 20:04:35    225s]    Hold Timing Summary  - Initial 
[05/25 20:04:35    225s] --------------------------------------------------- 
[05/25 20:04:35    225s]  Target slack: 0.000 ns
[05/25 20:04:35    225s] View: an 
[05/25 20:04:35    225s] 	WNS: -0.134 
[05/25 20:04:35    225s] 	TNS: -3.592 
[05/25 20:04:35    225s] 	VP: 29 
[05/25 20:04:35    225s] 	Worst hold path end point: addr_wr_reg[63]/RN 
[05/25 20:04:35    225s] --------------------------------------------------- 
[05/25 20:04:35    225s]    Setup Timing Summary  - Initial 
[05/25 20:04:35    225s] --------------------------------------------------- 
[05/25 20:04:35    225s]  Target slack: 0.000 ns
[05/25 20:04:35    225s] View: an 
[05/25 20:04:35    225s] 	WNS: 0.004 
[05/25 20:04:35    225s] 	TNS: 0.000 
[05/25 20:04:35    225s] 	VP: 0 
[05/25 20:04:35    225s] 	Worst setup path end point:lambda_reg[127]/D 
[05/25 20:04:35    225s] --------------------------------------------------- 
[05/25 20:04:35    225s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:04:35    225s] ### Creating PhyDesignMc. totSessionCpu=0:03:46 mem=1672.5M
[05/25 20:04:35    225s] #spOpts: N=45 mergeVia=F 
[05/25 20:04:35    225s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:46 mem=1672.5M
[05/25 20:04:36    226s] 
[05/25 20:04:36    226s] *** Starting Core Fixing (fixHold) cpu=0:00:06.5 real=0:00:07.0 totSessionCpu=0:03:46 mem=1672.5M density=60.932% ***
[05/25 20:04:36    226s] Optimizer Target Slack 0.000 StdDelay is 0.008  
[05/25 20:04:36    226s] 
[05/25 20:04:36    226s] Phase I ......
[05/25 20:04:36    226s] *info: Multithread Hold Batch Commit is enabled
[05/25 20:04:36    226s] *info: Levelized Batch Commit is enabled
[05/25 20:04:36    226s] Executing transform: ECO Safe Resize
[05/25 20:04:36    226s] +-----------------------------------------------------------------------------------------------+
[05/25 20:04:36    226s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[05/25 20:04:36    226s] +-----------------------------------------------------------------------------------------------+
[05/25 20:04:36    226s] Worst hold path end point:
[05/25 20:04:36    226s]   addr_wr_reg[63]/RN
[05/25 20:04:36    226s]     net: ModInv_n_75482 (nrTerm=34)
[05/25 20:04:36    226s] |   0|  -0.134|    -3.59|      29|          0|       0(     0)|    60.93%|   0:00:07.0|  1672.5M|
[05/25 20:04:36    226s] Worst hold path end point:
[05/25 20:04:36    226s]   addr_wr_reg[63]/RN
[05/25 20:04:36    226s]     net: ModInv_n_75482 (nrTerm=34)
[05/25 20:04:36    226s] |   1|  -0.134|    -3.59|      29|          0|       0(     0)|    60.93%|   0:00:07.0|  1672.5M|
[05/25 20:04:36    226s] +-----------------------------------------------------------------------------------------------+
[05/25 20:04:36    226s] Executing transform: AddBuffer + LegalResize
[05/25 20:04:36    226s] +-----------------------------------------------------------------------------------------------+
[05/25 20:04:36    226s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[05/25 20:04:36    226s] +-----------------------------------------------------------------------------------------------+
[05/25 20:04:36    226s] Worst hold path end point:
[05/25 20:04:36    226s]   addr_wr_reg[63]/RN
[05/25 20:04:36    226s]     net: ModInv_n_75482 (nrTerm=34)
[05/25 20:04:36    226s] |   0|  -0.134|    -3.59|      29|          0|       0(     0)|    60.93%|   0:00:07.0|  1672.5M|
[05/25 20:04:36    226s] Worst hold path end point:
[05/25 20:04:36    226s]   addr_wr_reg[63]/RN
[05/25 20:04:36    226s]     net: ModInv_n_75482 (nrTerm=34)
[05/25 20:04:36    226s] |   1|  -0.132|    -3.53|      29|          1|       0(     0)|    60.93%|   0:00:07.0|  1712.4M|
[05/25 20:04:36    226s] Worst hold path end point:
[05/25 20:04:36    226s]   addr_wr_reg[63]/RN
[05/25 20:04:36    226s]     net: ModInv_n_75482 (nrTerm=34)
[05/25 20:04:36    226s] |   2|  -0.030|    -0.59|      29|          1|       0(     0)|    60.95%|   0:00:07.0|  1712.4M|
[05/25 20:04:36    226s] Worst hold path end point:
[05/25 20:04:36    226s]   ModInv_mod_reg[43]/D
[05/25 20:04:36    226s]     net: ModInv_n_71348 (nrTerm=2)
[05/25 20:04:36    226s] |   3|   0.014|     0.00|       0|          1|       0(     0)|    60.95%|   0:00:07.0|  1712.4M|
[05/25 20:04:36    226s] +-----------------------------------------------------------------------------------------------+
[05/25 20:04:36    226s] 
[05/25 20:04:36    226s] *info:    Total 3 cells added for Phase I
[05/25 20:04:36    226s] --------------------------------------------------- 
[05/25 20:04:36    226s]    Hold Timing Summary  - Phase I 
[05/25 20:04:36    226s] --------------------------------------------------- 
[05/25 20:04:36    226s]  Target slack: 0.000 ns
[05/25 20:04:36    226s] View: an 
[05/25 20:04:36    226s] 	WNS: 0.014 
[05/25 20:04:36    226s] 	TNS: 0.000 
[05/25 20:04:36    226s] 	VP: 0 
[05/25 20:04:36    226s] 	Worst hold path end point: ModInv_mod_reg[43]/D 
[05/25 20:04:36    226s] --------------------------------------------------- 
[05/25 20:04:36    226s]    Setup Timing Summary  - Phase I 
[05/25 20:04:36    226s] --------------------------------------------------- 
[05/25 20:04:36    226s]  Target slack: 0.000 ns
[05/25 20:04:36    226s] View: an 
[05/25 20:04:36    226s] 	WNS: 0.004 
[05/25 20:04:36    226s] 	TNS: 0.000 
[05/25 20:04:36    226s] 	VP: 0 
[05/25 20:04:36    226s] 	Worst setup path end point:lambda_reg[127]/D 
[05/25 20:04:36    226s] --------------------------------------------------- 
[05/25 20:04:36    226s] 
[05/25 20:04:36    226s] *** Finished Core Fixing (fixHold) cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:03:47 mem=1712.4M density=60.952% ***
[05/25 20:04:36    226s] 
[05/25 20:04:36    226s] *info:
[05/25 20:04:36    226s] *info: Added a total of 3 cells to fix/reduce hold violation
[05/25 20:04:36    226s] *info:          in which 2 termBuffering
[05/25 20:04:36    226s] *info:
[05/25 20:04:36    226s] *info: Summary: 
[05/25 20:04:36    226s] *info:            2 cells of type 'CLKBUF_X1' (3.0, 	1.018) used
[05/25 20:04:36    226s] *info:            1 cell  of type 'BUF_X32' (49.0, 	0.608) used
[05/25 20:04:36    226s] 
[05/25 20:04:36    226s] *** Starting refinePlace (0:03:47 mem=1712.4M) ***
[05/25 20:04:36    226s] Total net bbox length = 3.814e+05 (1.890e+05 1.924e+05) (ext = 4.737e+04)
[05/25 20:04:36    226s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:04:36    226s] Starting refinePlace ...
[05/25 20:04:36    226s] default core: bins with density >  0.75 = 1.84 % ( 7 / 380 )
[05/25 20:04:36    226s] Density distribution unevenness ratio = 6.640%
[05/25 20:04:36    226s]   Spread Effort: high, pre-route mode, useDDP on.
[05/25 20:04:36    226s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1712.4MB) @(0:03:47 - 0:03:47).
[05/25 20:04:36    226s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:04:36    226s] wireLenOptFixPriorityInst 0 inst fixed
[05/25 20:04:36    226s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:04:36    226s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1712.4MB) @(0:03:47 - 0:03:47).
[05/25 20:04:36    226s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:04:36    226s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1712.4MB
[05/25 20:04:36    226s] Statistics of distance of Instance movement in refine placement:
[05/25 20:04:36    226s]   maximum (X+Y) =         0.00 um
[05/25 20:04:36    226s]   mean    (X+Y) =         0.00 um
[05/25 20:04:36    226s] Summary Report:
[05/25 20:04:36    226s] Instances move: 0 (out of 21775 movable)
[05/25 20:04:36    226s] Instances flipped: 0
[05/25 20:04:36    226s] Mean displacement: 0.00 um
[05/25 20:04:36    226s] Max displacement: 0.00 um 
[05/25 20:04:36    226s] Total instances moved : 0
[05/25 20:04:36    226s] Total net bbox length = 3.814e+05 (1.890e+05 1.924e+05) (ext = 4.737e+04)
[05/25 20:04:36    226s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1712.4MB
[05/25 20:04:36    226s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1712.4MB) @(0:03:47 - 0:03:47).
[05/25 20:04:36    226s] *** Finished refinePlace (0:03:47 mem=1712.4M) ***
[05/25 20:04:36    226s] *** maximum move = 0.00 um ***
[05/25 20:04:36    226s] *** Finished re-routing un-routed nets (1712.4M) ***
[05/25 20:04:37    227s] 
[05/25 20:04:37    227s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1712.4M) ***
[05/25 20:04:37    227s] *** Finish Post CTS Hold Fixing (cpu=0:00:07.5 real=0:00:08.0 totSessionCpu=0:03:47 mem=1712.4M density=60.952%) ***
[05/25 20:04:37    227s] *** Steiner Routed Nets: 0.015%; Threshold: 100; Threshold for Hold: 100
[05/25 20:04:37    227s] ### Creating LA Mngr. totSessionCpu=0:03:47 mem=1522.2M
[05/25 20:04:37    227s] ### Creating LA Mngr, finished. totSessionCpu=0:03:47 mem=1522.2M
[05/25 20:04:37    227s] Re-routed 0 nets
[05/25 20:04:37    227s] GigaOpt_HOLD: Recover setup timing after hold fixing
[05/25 20:04:37    227s] Summary for sequential cells identification: 
[05/25 20:04:37    227s] Identified SBFF number: 16
[05/25 20:04:37    227s] Identified MBFF number: 0
[05/25 20:04:37    227s] Identified SB Latch number: 0
[05/25 20:04:37    227s] Identified MB Latch number: 0
[05/25 20:04:37    227s] Not identified SBFF number: 0
[05/25 20:04:37    227s] Not identified MBFF number: 0
[05/25 20:04:37    227s] Not identified SB Latch number: 0
[05/25 20:04:37    227s] Not identified MB Latch number: 0
[05/25 20:04:37    227s] Number of sequential cells which are not FFs: 13
[05/25 20:04:37    227s] 
[05/25 20:04:37    227s] Summary for sequential cells identification: 
[05/25 20:04:37    227s] Identified SBFF number: 16
[05/25 20:04:37    227s] Identified MBFF number: 0
[05/25 20:04:37    227s] Identified SB Latch number: 0
[05/25 20:04:37    227s] Identified MB Latch number: 0
[05/25 20:04:37    227s] Not identified SBFF number: 0
[05/25 20:04:37    227s] Not identified MBFF number: 0
[05/25 20:04:37    227s] Not identified SB Latch number: 0
[05/25 20:04:37    227s] Not identified MB Latch number: 0
[05/25 20:04:37    227s] Number of sequential cells which are not FFs: 13
[05/25 20:04:37    227s] 
[05/25 20:04:37    227s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[05/25 20:04:37    227s] GigaOpt: Skipping postEco optimization
[05/25 20:04:37    227s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[05/25 20:04:37    227s] GigaOpt: Skipping nonLegal postEco optimization
[05/25 20:04:37    227s] *** Steiner Routed Nets: 0.015%; Threshold: 100; Threshold for Hold: 100
[05/25 20:04:37    227s] ### Creating LA Mngr. totSessionCpu=0:03:47 mem=1522.2M
[05/25 20:04:37    227s] ### Creating LA Mngr, finished. totSessionCpu=0:03:47 mem=1522.2M
[05/25 20:04:37    227s] Re-routed 0 nets
[05/25 20:04:37    227s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 20:04:37    227s] [PSP] Started earlyGlobalRoute kernel
[05/25 20:04:37    227s] [PSP] Initial Peak syMemory usage = 1522.2 MB
[05/25 20:04:37    227s] (I)       Reading DB...
[05/25 20:04:37    227s] (I)       congestionReportName   : 
[05/25 20:04:37    227s] (I)       layerRangeFor2DCongestion : 
[05/25 20:04:37    227s] (I)       buildTerm2TermWires    : 0
[05/25 20:04:37    227s] (I)       doTrackAssignment      : 1
[05/25 20:04:37    227s] (I)       dumpBookshelfFiles     : 0
[05/25 20:04:37    227s] (I)       numThreads             : 1
[05/25 20:04:37    227s] (I)       bufferingAwareRouting  : false
[05/25 20:04:37    227s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 20:04:37    227s] (I)       honorPin               : false
[05/25 20:04:37    227s] (I)       honorPinGuide          : true
[05/25 20:04:37    227s] (I)       honorPartition         : false
[05/25 20:04:37    227s] (I)       allowPartitionCrossover: false
[05/25 20:04:37    227s] (I)       honorSingleEntry       : true
[05/25 20:04:37    227s] (I)       honorSingleEntryStrong : true
[05/25 20:04:37    227s] (I)       handleViaSpacingRule   : false
[05/25 20:04:37    227s] (I)       handleEolSpacingRule   : false
[05/25 20:04:37    227s] (I)       PDConstraint           : none
[05/25 20:04:37    227s] (I)       expBetterNDRHandling   : false
[05/25 20:04:37    227s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 20:04:37    227s] (I)       routingEffortLevel     : 3
[05/25 20:04:37    227s] (I)       effortLevel            : standard
[05/25 20:04:37    227s] [NR-eGR] minRouteLayer          : 2
[05/25 20:04:37    227s] [NR-eGR] maxRouteLayer          : 127
[05/25 20:04:37    227s] (I)       relaxedTopLayerCeiling : 127
[05/25 20:04:37    227s] (I)       relaxedBottomLayerFloor: 2
[05/25 20:04:37    227s] (I)       numRowsPerGCell        : 1
[05/25 20:04:37    227s] (I)       speedUpLargeDesign     : 0
[05/25 20:04:37    227s] (I)       multiThreadingTA       : 1
[05/25 20:04:37    227s] (I)       blkAwareLayerSwitching : 1
[05/25 20:04:37    227s] (I)       optimizationMode       : false
[05/25 20:04:37    227s] (I)       routeSecondPG          : false
[05/25 20:04:37    227s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 20:04:37    227s] (I)       detourLimitForLayerRelax: 0.00
[05/25 20:04:37    227s] (I)       punchThroughDistance   : 500.00
[05/25 20:04:37    227s] (I)       scenicBound            : 1.15
[05/25 20:04:37    227s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 20:04:37    227s] (I)       source-to-sink ratio   : 0.00
[05/25 20:04:37    227s] (I)       targetCongestionRatioH : 1.00
[05/25 20:04:37    227s] (I)       targetCongestionRatioV : 1.00
[05/25 20:04:37    227s] (I)       layerCongestionRatio   : 0.70
[05/25 20:04:37    227s] (I)       m1CongestionRatio      : 0.10
[05/25 20:04:37    227s] (I)       m2m3CongestionRatio    : 0.70
[05/25 20:04:37    227s] (I)       localRouteEffort       : 1.00
[05/25 20:04:37    227s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 20:04:37    227s] (I)       supplyScaleFactorH     : 1.00
[05/25 20:04:37    227s] (I)       supplyScaleFactorV     : 1.00
[05/25 20:04:37    227s] (I)       highlight3DOverflowFactor: 0.00
[05/25 20:04:37    227s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 20:04:37    227s] (I)       routeVias              : 
[05/25 20:04:37    227s] (I)       readTROption           : true
[05/25 20:04:37    227s] (I)       extraSpacingFactor     : 1.00
[05/25 20:04:37    227s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 20:04:37    227s] (I)       routeSelectedNetsOnly  : false
[05/25 20:04:37    227s] (I)       clkNetUseMaxDemand     : false
[05/25 20:04:37    227s] (I)       extraDemandForClocks   : 0
[05/25 20:04:37    227s] (I)       steinerRemoveLayers    : false
[05/25 20:04:37    227s] (I)       demoteLayerScenicScale : 1.00
[05/25 20:04:37    227s] (I)       nonpreferLayerCostScale : 1.00
[05/25 20:04:37    227s] (I)       spanningTreeRefinement : false
[05/25 20:04:37    227s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 20:04:37    227s] (I)       before initializing RouteDB syMemory usage = 1536.4 MB
[05/25 20:04:37    227s] (I)       starting read tracks
[05/25 20:04:37    227s] (I)       build grid graph
[05/25 20:04:37    227s] (I)       build grid graph start
[05/25 20:04:37    227s] [NR-eGR] Layer1 has no routable track
[05/25 20:04:37    227s] [NR-eGR] Layer2 has single uniform track structure
[05/25 20:04:37    227s] [NR-eGR] Layer3 has single uniform track structure
[05/25 20:04:37    227s] [NR-eGR] Layer4 has single uniform track structure
[05/25 20:04:37    227s] [NR-eGR] Layer5 has single uniform track structure
[05/25 20:04:37    227s] [NR-eGR] Layer6 has single uniform track structure
[05/25 20:04:37    227s] [NR-eGR] Layer7 has single uniform track structure
[05/25 20:04:37    227s] [NR-eGR] Layer8 has single uniform track structure
[05/25 20:04:37    227s] [NR-eGR] Layer9 has single uniform track structure
[05/25 20:04:37    227s] [NR-eGR] Layer10 has single uniform track structure
[05/25 20:04:37    227s] (I)       build grid graph end
[05/25 20:04:37    227s] (I)       numViaLayers=9
[05/25 20:04:37    227s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:04:37    227s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:04:37    227s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:04:37    227s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:04:37    227s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:04:37    227s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:04:37    227s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:04:37    227s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:04:37    227s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:04:37    227s] (I)       end build via table
[05/25 20:04:37    227s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 20:04:37    227s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 20:04:37    227s] (I)       readDataFromPlaceDB
[05/25 20:04:37    227s] (I)       Read net information..
[05/25 20:04:37    227s] [NR-eGR] Read numTotalNets=26386  numIgnoredNets=0
[05/25 20:04:37    227s] (I)       Read testcase time = 0.004 seconds
[05/25 20:04:37    227s] 
[05/25 20:04:37    227s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:04:37    227s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:04:37    227s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:04:37    227s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:04:37    227s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:04:37    227s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:04:37    227s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:04:37    227s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:04:37    227s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:04:37    227s] (I)       build grid graph start
[05/25 20:04:37    227s] (I)       build grid graph end
[05/25 20:04:37    227s] (I)       Model blockage into capacity
[05/25 20:04:37    227s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 20:04:37    227s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 20:04:37    227s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 20:04:37    227s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 20:04:37    227s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 20:04:37    227s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 20:04:37    227s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 20:04:37    227s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 20:04:37    227s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 20:04:37    227s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 20:04:37    227s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 20:04:37    227s] (I)       Modeling time = 0.010 seconds
[05/25 20:04:37    227s] 
[05/25 20:04:37    227s] (I)       Number of ignored nets = 0
[05/25 20:04:37    227s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 20:04:37    227s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 20:04:37    227s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 20:04:37    227s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 20:04:37    227s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 20:04:37    227s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 20:04:37    227s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 20:04:37    227s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 20:04:37    227s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 20:04:37    227s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 20:04:37    227s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1540.9 MB
[05/25 20:04:37    227s] (I)       Ndr track 0 does not exist
[05/25 20:04:37    227s] (I)       Layer1  viaCost=200.00
[05/25 20:04:37    227s] (I)       Layer2  viaCost=200.00
[05/25 20:04:37    227s] (I)       Layer3  viaCost=100.00
[05/25 20:04:37    227s] (I)       Layer4  viaCost=100.00
[05/25 20:04:37    227s] (I)       Layer5  viaCost=100.00
[05/25 20:04:37    227s] (I)       Layer6  viaCost=100.00
[05/25 20:04:37    227s] (I)       Layer7  viaCost=100.00
[05/25 20:04:37    227s] (I)       Layer8  viaCost=100.00
[05/25 20:04:37    227s] (I)       Layer9  viaCost=100.00
[05/25 20:04:37    227s] (I)       ---------------------Grid Graph Info--------------------
[05/25 20:04:37    227s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 20:04:37    227s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 20:04:37    227s] (I)       Site Width          :   380  (dbu)
[05/25 20:04:37    227s] (I)       Row Height          :  2800  (dbu)
[05/25 20:04:37    227s] (I)       GCell Width         :  2800  (dbu)
[05/25 20:04:37    227s] (I)       GCell Height        :  2800  (dbu)
[05/25 20:04:37    227s] (I)       grid                :   196   195    10
[05/25 20:04:37    227s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 20:04:37    227s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 20:04:37    227s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 20:04:37    227s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 20:04:37    227s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 20:04:37    227s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 20:04:37    227s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 20:04:37    227s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 20:04:37    227s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 20:04:37    227s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 20:04:37    227s] (I)       --------------------------------------------------------
[05/25 20:04:37    227s] 
[05/25 20:04:37    227s] [NR-eGR] ============ Routing rule table ============
[05/25 20:04:37    227s] [NR-eGR] Rule id 0. Nets 26386 
[05/25 20:04:37    227s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 20:04:37    227s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 20:04:37    227s] [NR-eGR] ========================================
[05/25 20:04:37    227s] [NR-eGR] 
[05/25 20:04:37    227s] (I)       After initializing earlyGlobalRoute syMemory usage = 1540.9 MB
[05/25 20:04:37    227s] (I)       Loading and dumping file time : 0.08 seconds
[05/25 20:04:37    227s] (I)       ============= Initialization =============
[05/25 20:04:37    227s] (I)       totalPins=91924  totalGlobalPin=90436 (98.38%)
[05/25 20:04:37    227s] (I)       total 2D Cap : 631481 = (282855 H, 348626 V)
[05/25 20:04:37    227s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [4, 10]
[05/25 20:04:37    227s] (I)       ============  Phase 1a Route ============
[05/25 20:04:37    227s] (I)       Phase 1a runs 0.00 seconds
[05/25 20:04:37    227s] (I)       Usage: 4515 = (2052 H, 2463 V) = (0.73% H, 0.71% V) = (2.873e+03um H, 3.448e+03um V)
[05/25 20:04:37    227s] (I)       
[05/25 20:04:37    227s] (I)       ============  Phase 1b Route ============
[05/25 20:04:37    227s] (I)       Usage: 4515 = (2052 H, 2463 V) = (0.73% H, 0.71% V) = (2.873e+03um H, 3.448e+03um V)
[05/25 20:04:37    227s] (I)       
[05/25 20:04:37    227s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.321000e+03um
[05/25 20:04:37    227s] (I)       ============  Phase 1c Route ============
[05/25 20:04:37    227s] (I)       Usage: 4515 = (2052 H, 2463 V) = (0.73% H, 0.71% V) = (2.873e+03um H, 3.448e+03um V)
[05/25 20:04:37    227s] (I)       
[05/25 20:04:37    227s] (I)       ============  Phase 1d Route ============
[05/25 20:04:37    227s] (I)       Usage: 4515 = (2052 H, 2463 V) = (0.73% H, 0.71% V) = (2.873e+03um H, 3.448e+03um V)
[05/25 20:04:37    227s] (I)       
[05/25 20:04:37    227s] (I)       ============  Phase 1e Route ============
[05/25 20:04:37    227s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:04:37    227s] (I)       Usage: 4515 = (2052 H, 2463 V) = (0.73% H, 0.71% V) = (2.873e+03um H, 3.448e+03um V)
[05/25 20:04:37    227s] (I)       
[05/25 20:04:37    227s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.321000e+03um
[05/25 20:04:37    227s] [NR-eGR] 
[05/25 20:04:37    227s] (I)       Phase 1l runs 0.00 seconds
[05/25 20:04:37    227s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 20:04:37    227s] [NR-eGR] Layer group 2: route 26361 net(s) in layer range [2, 10]
[05/25 20:04:37    227s] (I)       ============  Phase 1a Route ============
[05/25 20:04:37    227s] (I)       Phase 1a runs 0.04 seconds
[05/25 20:04:37    227s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 20:04:37    227s] (I)       Usage: 310202 = (154782 H, 155420 V) = (24.59% H, 27.12% V) = (2.167e+05um H, 2.176e+05um V)
[05/25 20:04:37    227s] (I)       
[05/25 20:04:37    227s] (I)       ============  Phase 1b Route ============
[05/25 20:04:37    227s] (I)       Phase 1b runs 0.02 seconds
[05/25 20:04:37    227s] (I)       Usage: 310470 = (154961 H, 155509 V) = (24.62% H, 27.14% V) = (2.169e+05um H, 2.177e+05um V)
[05/25 20:04:37    227s] (I)       
[05/25 20:04:37    227s] (I)       earlyGlobalRoute overflow of layer group 2: 0.07% H + 1.13% V. EstWL: 4.283370e+05um
[05/25 20:04:37    227s] (I)       ============  Phase 1c Route ============
[05/25 20:04:37    227s] (I)       Level2 Grid: 40 x 39
[05/25 20:04:37    227s] (I)       Phase 1c runs 0.01 seconds
[05/25 20:04:37    227s] (I)       Usage: 310470 = (154961 H, 155509 V) = (24.62% H, 27.14% V) = (2.169e+05um H, 2.177e+05um V)
[05/25 20:04:37    227s] (I)       
[05/25 20:04:37    227s] (I)       ============  Phase 1d Route ============
[05/25 20:04:37    227s] (I)       Phase 1d runs 0.01 seconds
[05/25 20:04:37    227s] (I)       Usage: 310499 = (154978 H, 155521 V) = (24.62% H, 27.14% V) = (2.170e+05um H, 2.177e+05um V)
[05/25 20:04:37    227s] (I)       
[05/25 20:04:37    227s] (I)       ============  Phase 1e Route ============
[05/25 20:04:37    227s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:04:37    227s] (I)       Usage: 310499 = (154978 H, 155521 V) = (24.62% H, 27.14% V) = (2.170e+05um H, 2.177e+05um V)
[05/25 20:04:37    227s] (I)       
[05/25 20:04:37    227s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.08% H + 1.08% V. EstWL: 4.283776e+05um
[05/25 20:04:37    227s] [NR-eGR] 
[05/25 20:04:37    227s] (I)       Phase 1l runs 0.07 seconds
[05/25 20:04:37    227s] (I)       ============  Phase 1l Route ============
[05/25 20:04:37    227s] (I)       
[05/25 20:04:37    227s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 20:04:37    227s] (I)                      OverCon         OverCon         OverCon            
[05/25 20:04:37    227s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[05/25 20:04:37    227s] (I)       Layer            (1-2)           (3-4)           (5-6)    OverCon 
[05/25 20:04:37    227s] (I)       ------------------------------------------------------------------
[05/25 20:04:37    227s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:04:37    227s] (I)       Layer2    1844( 4.85%)     286( 0.75%)      21( 0.06%)   ( 5.66%) 
[05/25 20:04:37    227s] (I)       Layer3      73( 0.19%)       3( 0.01%)       0( 0.00%)   ( 0.20%) 
[05/25 20:04:37    227s] (I)       Layer4    3159(10.98%)      31( 0.11%)       0( 0.00%)   (11.09%) 
[05/25 20:04:37    227s] (I)       Layer5      41( 0.11%)       0( 0.00%)       0( 0.00%)   ( 0.11%) 
[05/25 20:04:37    227s] (I)       Layer6      39( 0.10%)       0( 0.00%)       0( 0.00%)   ( 0.10%) 
[05/25 20:04:37    227s] (I)       Layer7      21( 0.06%)       6( 0.02%)       0( 0.00%)   ( 0.07%) 
[05/25 20:04:37    227s] (I)       Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:04:37    227s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:04:37    227s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:04:37    227s] (I)       ------------------------------------------------------------------
[05/25 20:04:37    227s] (I)       Total     5177( 1.62%)     326( 0.10%)      21( 0.01%)   ( 1.72%) 
[05/25 20:04:37    227s] (I)       
[05/25 20:04:37    227s] (I)       Total Global Routing Runtime: 0.24 seconds
[05/25 20:04:37    227s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 20:04:37    227s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.01% V
[05/25 20:04:37    227s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.01% V
[05/25 20:04:37    227s] [NR-eGR] End Peak syMemory usage = 1540.9 MB
[05/25 20:04:37    227s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.33 seconds
[05/25 20:04:37    227s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 20:04:37    227s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 20:04:37    227s] 
[05/25 20:04:37    227s] ** np local hotspot detection info verbose **
[05/25 20:04:37    227s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 20:04:37    227s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 20:04:37    227s] 
[05/25 20:04:37    227s] Reported timing to dir ./timingReports
[05/25 20:04:37    227s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1493.4M, totSessionCpu=0:03:48 **
[05/25 20:04:37    227s] End AAE Lib Interpolated Model. (MEM=1493.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:37    227s] **INFO: Starting Blocking QThread with 1 CPU
[05/25 20:04:37    227s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/25 20:04:37    227s] #################################################################################
[05/25 20:04:37    227s] # Design Stage: PreRoute
[05/25 20:04:37    227s] # Design Name: key_generation
[05/25 20:04:37    227s] # Design Mode: 45nm
[05/25 20:04:37    227s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:04:37    227s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:04:37    227s] # Signoff Settings: SI Off 
[05/25 20:04:37    227s] #################################################################################
[05/25 20:04:37    227s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:04:37    227s] Calculate delays in Single mode...
[05/25 20:04:37    227s] Topological Sorting (REAL = 0:00:00.0, MEM = 7.5M, InitMEM = 4.2M)
[05/25 20:04:37    227s] End AAE Lib Interpolated Model. (MEM=24.0078 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:37    227s] Total number of fetched objects 27071
[05/25 20:04:37    227s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:37    227s] End delay calculation. (MEM=0 CPU=0:00:02.9 REAL=0:00:03.0)
[05/25 20:04:37    227s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 0.0M) ***
[05/25 20:04:37    227s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:00:07.8 mem=0.0M)
[05/25 20:04:41    230s]  
_______________________________________________________________________
[05/25 20:04:41    230s] #################################################################################
[05/25 20:04:41    230s] # Design Stage: PreRoute
[05/25 20:04:41    230s] # Design Name: key_generation
[05/25 20:04:41    230s] # Design Mode: 45nm
[05/25 20:04:41    230s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:04:41    230s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:04:41    230s] # Signoff Settings: SI Off 
[05/25 20:04:41    230s] #################################################################################
[05/25 20:04:42    231s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:04:42    231s] Calculate delays in Single mode...
[05/25 20:04:42    231s] Topological Sorting (REAL = 0:00:00.0, MEM = 1498.8M, InitMEM = 1495.4M)
[05/25 20:04:42    231s] End AAE Lib Interpolated Model. (MEM=1515.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:45    234s] Total number of fetched objects 27071
[05/25 20:04:45    234s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:45    234s] End delay calculation. (MEM=1572.48 CPU=0:00:02.9 REAL=0:00:03.0)
[05/25 20:04:45    234s] *** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 1572.5M) ***
[05/25 20:04:45    234s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:03:54 mem=1572.5M)
[05/25 20:04:47    236s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 an 
Hold  views included:
 an

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.008  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |  0.111  |  0.014  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.952%
Routing Overflow: 0.03% H and 0.01% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:08.7, REAL=0:00:10.0, MEM=1517.2M
[05/25 20:04:47    236s] **optDesign ... cpu = 0:00:18, real = 0:00:20, mem = 1515.2M, totSessionCpu=0:03:56 **
[05/25 20:04:47    236s] *** Finished optDesign ***
[05/25 20:04:47    236s] 
[05/25 20:04:47    236s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:18.2 real=0:00:19.7)
[05/25 20:04:47    236s] Info: pop threads available for lower-level modules during optimization.
[05/25 20:04:47    236s] <CMD> timeDesign -postCTS -hold -numPaths 200
[05/25 20:04:47    236s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/25 20:04:47    236s] Type 'man IMPEXT-3493' for more detail.
[05/25 20:04:47    236s] Start to check current routing status for nets...
[05/25 20:04:47    236s] Using hname+ instead name for net compare
[05/25 20:04:47    236s] All nets are already routed correctly.
[05/25 20:04:47    236s] End to check current routing status for nets (mem=1426.5M)
[05/25 20:04:47    236s] Extraction called for design 'key_generation' of instances=21775 and nets=27074 using extraction engine 'preRoute' .
[05/25 20:04:47    236s] PreRoute RC Extraction called for design key_generation.
[05/25 20:04:47    236s] RC Extraction called in multi-corner(1) mode.
[05/25 20:04:47    236s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:04:47    236s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:04:47    236s] RCMode: PreRoute
[05/25 20:04:47    236s]       RC Corner Indexes            0   
[05/25 20:04:47    236s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:04:47    236s] Resistance Scaling Factor    : 1.00000 
[05/25 20:04:47    236s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:04:47    236s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:04:47    236s] Shrink Factor                : 1.00000
[05/25 20:04:47    236s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:04:47    236s] Initializing multi-corner resistance tables ...
[05/25 20:04:47    236s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1426.457M)
[05/25 20:04:47    236s] Effort level <high> specified for reg2reg path_group
[05/25 20:04:48    237s] #################################################################################
[05/25 20:04:48    237s] # Design Stage: PreRoute
[05/25 20:04:48    237s] # Design Name: key_generation
[05/25 20:04:48    237s] # Design Mode: 45nm
[05/25 20:04:48    237s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:04:48    237s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:04:48    237s] # Signoff Settings: SI Off 
[05/25 20:04:48    237s] #################################################################################
[05/25 20:04:48    237s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:04:48    237s] Calculate delays in Single mode...
[05/25 20:04:48    237s] Topological Sorting (REAL = 0:00:00.0, MEM = 1429.8M, InitMEM = 1426.5M)
[05/25 20:04:48    237s] End AAE Lib Interpolated Model. (MEM=1446.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:51    240s] Total number of fetched objects 27071
[05/25 20:04:51    240s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:51    240s] End delay calculation. (MEM=1503.5 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 20:04:51    240s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1503.5M) ***
[05/25 20:04:51    240s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:04:00 mem=1503.5M)
[05/25 20:04:51    240s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 an 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |  0.111  |  0.014  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

Density: 60.952%
Routing Overflow: 0.03% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/25 20:04:51    240s] Total CPU time: 4.25 sec
[05/25 20:04:51    240s] Total Real time: 4.0 sec
[05/25 20:04:51    240s] Total Memory Usage: 1422.449219 Mbytes
[05/25 20:04:51    240s] <CMD> timeDesign -postCTS -numPaths 200
[05/25 20:04:52    241s] Start to check current routing status for nets...
[05/25 20:04:52    241s] Using hname+ instead name for net compare
[05/25 20:04:52    241s] All nets are already routed correctly.
[05/25 20:04:52    241s] End to check current routing status for nets (mem=1426.5M)
[05/25 20:04:52    241s] Effort level <high> specified for reg2reg path_group
[05/25 20:04:52    241s] #################################################################################
[05/25 20:04:52    241s] # Design Stage: PreRoute
[05/25 20:04:52    241s] # Design Name: key_generation
[05/25 20:04:52    241s] # Design Mode: 45nm
[05/25 20:04:52    241s] # Analysis Mode: MMMC Non-OCV 
[05/25 20:04:52    241s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:04:52    241s] # Signoff Settings: SI Off 
[05/25 20:04:52    241s] #################################################################################
[05/25 20:04:52    241s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:04:52    241s] Calculate delays in Single mode...
[05/25 20:04:52    241s] Topological Sorting (REAL = 0:00:00.0, MEM = 1429.8M, InitMEM = 1426.5M)
[05/25 20:04:52    241s] End AAE Lib Interpolated Model. (MEM=1446.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:55    244s] Total number of fetched objects 27071
[05/25 20:04:55    244s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:04:55    244s] End delay calculation. (MEM=1503.5 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 20:04:55    244s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1503.5M) ***
[05/25 20:04:55    244s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:04:05 mem=1503.5M)
[05/25 20:04:57    246s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.008  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.952%
Routing Overflow: 0.03% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/25 20:04:57    246s] Total CPU time: 5.89 sec
[05/25 20:04:57    246s] Total Real time: 6.0 sec
[05/25 20:04:57    246s] Total Memory Usage: 1440.929688 Mbytes
[05/25 20:04:57    246s] <CMD> saveDesign Top_clk.enc
[05/25 20:04:57    246s] #- Begin Save netlist data ... (date=05/25 20:04:57, mem=1440.9M)
[05/25 20:04:57    246s] Writing Binary DB to Top_clk.enc.dat.tmp/key_generation.v.bin ...
[05/25 20:04:57    246s] #- End Save netlist data ... (date=05/25 20:04:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=789.9M, current mem=1954.9M)
[05/25 20:04:57    246s] #- Begin Save AAE data ... (date=05/25 20:04:57, mem=1954.9M)
[05/25 20:04:57    246s] Saving AAE Data ...
[05/25 20:04:57    246s] #- End Save AAE data ... (date=05/25 20:04:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=789.9M, current mem=1954.9M)
[05/25 20:04:57    246s] #- Begin Save clock tree data ... (date=05/25 20:04:57, mem=1954.9M)
[05/25 20:04:57    246s] #- End Save clock tree data ... (date=05/25 20:04:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=789.9M, current mem=1954.9M)
[05/25 20:04:57    246s] Saving preference file Top_clk.enc.dat.tmp/gui.pref.tcl ...
[05/25 20:04:57    246s] Saving mode setting ...
[05/25 20:04:57    246s] Saving global file ...
[05/25 20:04:57    246s] #- Begin Save floorplan data ... (date=05/25 20:04:57, mem=1954.9M)
[05/25 20:04:57    246s] Saving floorplan file ...
[05/25 20:04:58    246s] #- End Save floorplan data ... (date=05/25 20:04:58, total cpu=0:00:00.1, real=0:00:01.0, peak res=790.8M, current mem=1954.9M)
[05/25 20:04:58    246s] Saving Drc markers ...
[05/25 20:04:58    246s] ... No Drc file written since there is no markers found.
[05/25 20:04:58    246s] #- Begin Save placement data ... (date=05/25 20:04:58, mem=1954.9M)
[05/25 20:04:58    246s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/25 20:04:58    246s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1954.9M) ***
[05/25 20:04:58    246s] #- End Save placement data ... (date=05/25 20:04:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=791.4M, current mem=1954.9M)
[05/25 20:04:58    246s] #- Begin Save routing data ... (date=05/25 20:04:58, mem=1954.9M)
[05/25 20:04:58    246s] Saving route file ...
[05/25 20:04:58    247s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1954.9M) ***
[05/25 20:04:58    247s] #- End Save routing data ... (date=05/25 20:04:58, total cpu=0:00:00.2, real=0:00:00.0, peak res=792.2M, current mem=1954.9M)
[05/25 20:04:58    247s] Saving property file Top_clk.enc.dat.tmp/key_generation.prop
[05/25 20:04:58    247s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1954.9M) ***
[05/25 20:04:58    247s] #- Begin Save power constraints data ... (date=05/25 20:04:58, mem=1954.9M)
[05/25 20:04:58    247s] #- End Save power constraints data ... (date=05/25 20:04:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=792.2M, current mem=1954.9M)
[05/25 20:04:58    247s] Saving rc congestion map Top_clk.enc.dat.tmp/key_generation.congmap.gz ...
[05/25 20:04:58    247s] No integration constraint in the design.
[05/25 20:04:59    247s] Generated self-contained design Top_clk.enc.dat.tmp
[05/25 20:04:59    247s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 20:04:59    247s] 
[05/25 20:04:59    247s] <CMD> getFillerMode -quiet
[05/25 20:04:59    247s] <CMD> addFillerGap 0.6
[05/25 20:04:59    247s] #spOpts: N=45 
[05/25 20:04:59    247s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:04:59    247s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:04:59    247s] **WARN: (IMPSP-2027):	Ignoring fillerGapMinGap value of 0.600 in refinePlace as the value is too large.
[05/25 20:04:59    247s] Processing top-level gaps.
[05/25 20:04:59    247s] minGap is too small.
[05/25 20:04:59    247s] minGap is too small.
[05/25 20:04:59    247s] minGap is too small.
[05/25 20:04:59    247s] minGap is too small.
[05/25 20:04:59    247s] minGap is too small.
[05/25 20:04:59    247s] Statistics of distance of Instance movement in refine placement:
[05/25 20:04:59    247s]   maximum (X+Y) =         0.00 um
[05/25 20:04:59    247s]   mean    (X+Y) =         0.00 um
[05/25 20:04:59    247s] Summary Report:
[05/25 20:04:59    247s] Instances move: 0 (out of 21775 movable)
[05/25 20:04:59    247s] Instances flipped: 0
[05/25 20:04:59    247s] Mean displacement: 0.00 um
[05/25 20:04:59    247s] Max displacement: 0.00 um 
[05/25 20:04:59    247s] Total instances moved : 0
[05/25 20:04:59    247s] <CMD> addFiller -cell FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 -prefix FILLER -markFixed
[05/25 20:04:59    247s] **WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
[05/25 20:04:59    247s] operations, such as antenna fixing, may fail due to fillers being marked 
[05/25 20:04:59    247s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[05/25 20:04:59    247s] #spOpts: N=45 
[05/25 20:04:59    247s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:04:59    247s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:04:59    247s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/25 20:04:59    247s] *INFO: Adding fillers to top-module.
[05/25 20:04:59    247s] *INFO:   Added 5277 filler insts (cell FILLCELL_X8 / prefix FILLER).
[05/25 20:04:59    247s] *INFO:   Added 7983 filler insts (cell FILLCELL_X4 / prefix FILLER).
[05/25 20:04:59    247s] *INFO:   Added 30238 filler insts (cell FILLCELL_X1 / prefix FILLER).
[05/25 20:04:59    247s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[05/25 20:04:59    247s] *INFO: Total 43498 filler insts added - prefix FILLER (CPU: 0:00:00.4).
[05/25 20:04:59    247s] For 43498 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/25 20:04:59    247s] <CMD> saveDesign Top_powerroute_clk_filler.enc
[05/25 20:04:59    247s] #- Begin Save netlist data ... (date=05/25 20:04:59, mem=1440.9M)
[05/25 20:04:59    247s] Writing Binary DB to Top_powerroute_clk_filler.enc.dat.tmp/key_generation.v.bin ...
[05/25 20:04:59    247s] #- End Save netlist data ... (date=05/25 20:04:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=796.8M, current mem=1955.9M)
[05/25 20:04:59    247s] #- Begin Save AAE data ... (date=05/25 20:04:59, mem=1955.9M)
[05/25 20:04:59    247s] Saving AAE Data ...
[05/25 20:04:59    247s] #- End Save AAE data ... (date=05/25 20:04:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=796.8M, current mem=1955.9M)
[05/25 20:04:59    247s] #- Begin Save clock tree data ... (date=05/25 20:04:59, mem=1955.9M)
[05/25 20:04:59    247s] #- End Save clock tree data ... (date=05/25 20:04:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=796.8M, current mem=1955.9M)
[05/25 20:04:59    247s] Saving preference file Top_powerroute_clk_filler.enc.dat.tmp/gui.pref.tcl ...
[05/25 20:04:59    247s] Saving mode setting ...
[05/25 20:04:59    247s] Saving global file ...
[05/25 20:04:59    247s] #- Begin Save floorplan data ... (date=05/25 20:04:59, mem=1955.9M)
[05/25 20:04:59    247s] Saving floorplan file ...
[05/25 20:04:59    247s] #- End Save floorplan data ... (date=05/25 20:04:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=796.8M, current mem=1955.9M)
[05/25 20:04:59    247s] Saving Drc markers ...
[05/25 20:04:59    247s] ... No Drc file written since there is no markers found.
[05/25 20:04:59    247s] #- Begin Save placement data ... (date=05/25 20:04:59, mem=1955.9M)
[05/25 20:04:59    247s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/25 20:04:59    247s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1955.9M) ***
[05/25 20:04:59    247s] #- End Save placement data ... (date=05/25 20:04:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=798.4M, current mem=1955.9M)
[05/25 20:04:59    247s] #- Begin Save routing data ... (date=05/25 20:04:59, mem=1955.9M)
[05/25 20:04:59    247s] Saving route file ...
[05/25 20:04:59    247s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1955.9M) ***
[05/25 20:04:59    247s] #- End Save routing data ... (date=05/25 20:04:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=798.8M, current mem=1955.9M)
[05/25 20:04:59    247s] Saving property file Top_powerroute_clk_filler.enc.dat.tmp/key_generation.prop
[05/25 20:04:59    247s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1955.9M) ***
[05/25 20:04:59    247s] #- Begin Save power constraints data ... (date=05/25 20:04:59, mem=1955.9M)
[05/25 20:04:59    247s] #- End Save power constraints data ... (date=05/25 20:04:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=798.8M, current mem=1955.9M)
[05/25 20:04:59    247s] Saving rc congestion map Top_powerroute_clk_filler.enc.dat.tmp/key_generation.congmap.gz ...
[05/25 20:04:59    247s] No integration constraint in the design.
[05/25 20:05:00    247s] Generated self-contained design Top_powerroute_clk_filler.enc.dat.tmp
[05/25 20:05:00    247s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 20:05:00    247s] 
[05/25 20:05:00    247s] <CMD> setAnalysisMode -cppr none -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
[05/25 20:05:00    247s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna false
[05/25 20:05:00    247s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/25 20:05:00    247s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/25 20:05:00    247s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/25 20:05:00    247s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[05/25 20:05:00    247s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[05/25 20:05:00    247s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[05/25 20:05:00    247s] <CMD> routeDesign -globalDetail
[05/25 20:05:00    247s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1082.34 (MB), peak = 1318.63 (MB)
[05/25 20:05:00    247s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/25 20:05:00    247s] #**INFO: setDesignMode -flowEffort standard
[05/25 20:05:00    247s] #**INFO: mulit-cut via swapping is disabled by user.
[05/25 20:05:00    247s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/25 20:05:00    247s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[05/25 20:05:00    247s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[05/25 20:05:00    247s] #spOpts: N=45 
[05/25 20:05:00    247s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:05:00    247s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:05:00    248s] Initialize ViaPillar Halo for 65273 instances.
[05/25 20:05:00    248s] Begin checking placement ... (start mem=1427.5M, init mem=1427.5M)
[05/25 20:05:00    248s] *info: Placed = 65273          (Fixed = 43498)
[05/25 20:05:00    248s] *info: Unplaced = 0           
[05/25 20:05:00    248s] Placement Density:100.00%(43343/43343)
[05/25 20:05:00    248s] Placement Density (including fixed std cells):100.00%(71110/71110)
[05/25 20:05:00    248s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1427.5M)
[05/25 20:05:00    248s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[05/25 20:05:00    248s] #**INFO: honoring user setting for routeWithSiDriven set to false
[05/25 20:05:00    248s] 
[05/25 20:05:00    248s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/25 20:05:00    248s] *** Changed status on (0) nets in Clock.
[05/25 20:05:00    248s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1427.5M) ***
[05/25 20:05:00    248s] 
[05/25 20:05:00    248s] globalDetailRoute
[05/25 20:05:00    248s] 
[05/25 20:05:00    248s] #setNanoRouteMode -drouteFixAntenna false
[05/25 20:05:00    248s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/25 20:05:00    248s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/25 20:05:00    248s] #setNanoRouteMode -routeTopRoutingLayer 6
[05/25 20:05:00    248s] #setNanoRouteMode -routeWithSiDriven false
[05/25 20:05:00    248s] #setNanoRouteMode -routeWithTimingDriven false
[05/25 20:05:00    248s] #Start globalDetailRoute on Sat May 25 20:05:00 2024
[05/25 20:05:00    248s] #
[05/25 20:05:00    248s] ### Net info: total nets: 27074
[05/25 20:05:00    248s] ### Net info: dirty nets: 4
[05/25 20:05:00    248s] ### Net info: marked as disconnected nets: 0
[05/25 20:05:00    248s] ### Net info: fully routed nets: 0
[05/25 20:05:00    248s] ### Net info: trivial (single pin) nets: 0
[05/25 20:05:00    248s] ### Net info: unrouted nets: 27074
[05/25 20:05:00    248s] ### Net info: re-extraction nets: 0
[05/25 20:05:00    248s] ### Net info: ignored nets: 0
[05/25 20:05:00    248s] ### Net info: skip routing nets: 0
[05/25 20:05:00    248s] ### import wire route signature (0) = 1237574208
[05/25 20:05:00    248s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[05/25 20:05:00    248s] #NanoRoute Version 16.20-p002_1 NR161103-1425/16_20-UB
[05/25 20:05:00    248s] #RTESIG:78da85d0cd0ac230100460cf3ec592f610c1d66c92aecd55f0aa22eab554487fa0b492a4
[05/25 20:05:00    248s] #       ef6fc56b69f73a1fc3b051fc3adf8121a552241f21648170b923210a95a096d901a998a2
[05/25 20:05:00    248s] #       e7896da3f87a7b48832080b77db0b5757b18bd75e06d086d5feffe44510e55d9790bfc3d
[05/25 20:05:00    248s] #       0cddac21b56e8cd2704c73f13be055379461de4d93d6ba501801ac69eb8601f7c14dc9bc
[05/25 20:05:00    248s] #       534410dcb8d8a5b5045afe01eaccac8fd22497d0e60b095e7aca
[05/25 20:05:00    248s] #
[05/25 20:05:00    248s] #RTESIG:78da85d0cd0ac230100460cf3ec592f610c1d66c92aecd55f0aa22eab554487fa0b492a4
[05/25 20:05:00    248s] #       ef6fc56b69f73a1fc3b051fc3adf8121a552241f21648170b923210a95a096d901a998a2
[05/25 20:05:00    248s] #       e7896da3f87a7b48832080b77db0b5757b18bd75e06d086d5feffe44510e55d9790bfc3d
[05/25 20:05:00    248s] #       0cddac21b56e8cd2704c73f13be055379461de4d93d6ba501801ac69eb8601f7c14dc9bc
[05/25 20:05:00    248s] #       534410dcb8d8a5b5045afe01eaccac8fd22497d0e60b095e7aca
[05/25 20:05:00    248s] #
[05/25 20:05:00    248s] #Start routing data preparation.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[05/25 20:05:00    248s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[05/25 20:05:00    248s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[05/25 20:05:00    248s] #Minimum voltage of a net in the design = 0.000.
[05/25 20:05:00    248s] #Maximum voltage of a net in the design = 1.100.
[05/25 20:05:00    248s] #Voltage range [0.000 - 1.100] has 27072 nets.
[05/25 20:05:00    248s] #Voltage range [0.000 - 0.000] has 1 net.
[05/25 20:05:00    248s] #Voltage range [1.100 - 1.100] has 1 net.
[05/25 20:05:01    248s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[05/25 20:05:01    248s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[05/25 20:05:01    248s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[05/25 20:05:01    248s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[05/25 20:05:01    248s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[05/25 20:05:01    248s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[05/25 20:05:01    248s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[05/25 20:05:01    248s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[05/25 20:05:01    248s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[05/25 20:05:01    248s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[05/25 20:05:01    249s] #Regenerating Ggrids automatically.
[05/25 20:05:01    249s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[05/25 20:05:01    249s] #Using automatically generated G-grids.
[05/25 20:05:01    249s] #Done routing data preparation.
[05/25 20:05:01    249s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1107.28 (MB), peak = 1318.63 (MB)
[05/25 20:05:01    249s] #Merging special wires...
[05/25 20:05:01    249s] #WARNING (NRDB-877) NET VSS is completely routed with special WIRE and will not be modified. The "-skip_routing" attribute for the NET is set to true. To modify the NET or allow modification of this NET set NET attribute with "setAttribute -net netName -skip_routing false".
[05/25 20:05:01    249s] #
[05/25 20:05:01    249s] #Connectivity extraction summary:
[05/25 20:05:01    249s] #1 routed nets are extracted.
[05/25 20:05:01    249s] #26387 (97.46%) nets are without wires.
[05/25 20:05:01    249s] #686 nets are fixed|skipped|trivial (not extracted).
[05/25 20:05:01    249s] #Total number of nets = 27074.
[05/25 20:05:01    249s] #
[05/25 20:05:01    249s] #Number of eco nets is 0
[05/25 20:05:01    249s] #
[05/25 20:05:01    249s] #Start data preparation...
[05/25 20:05:01    249s] #
[05/25 20:05:01    249s] #Data preparation is done on Sat May 25 20:05:01 2024
[05/25 20:05:01    249s] #
[05/25 20:05:01    249s] #Analyzing routing resource...
[05/25 20:05:01    249s] #Routing resource analysis is done on Sat May 25 20:05:01 2024
[05/25 20:05:01    249s] #
[05/25 20:05:01    249s] #flow signature = 910726874
[05/25 20:05:01    249s] #  Resource Analysis:
[05/25 20:05:01    249s] #
[05/25 20:05:01    249s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/25 20:05:01    249s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/25 20:05:01    249s] #  --------------------------------------------------------------
[05/25 20:05:01    249s] #  Metal 1        H        1944           0       16900    67.42%
[05/25 20:05:01    249s] #  Metal 2        V        1439           0       16900     0.00%
[05/25 20:05:01    249s] #  Metal 3        H        1944           0       16900     0.00%
[05/25 20:05:01    249s] #  Metal 4        V          23         953       16900    87.18%
[05/25 20:05:01    249s] #  Metal 5        H         944          27       16900     2.31%
[05/25 20:05:01    249s] #  Metal 6        V         976           0       16900     0.00%
[05/25 20:05:01    249s] #  Metal 7        H         324           0       16900     0.01%
[05/25 20:05:01    249s] #  Metal 8        V         325           0       16900     0.00%
[05/25 20:05:01    249s] #  Metal 9        H         130           0       16900     0.01%
[05/25 20:05:01    249s] #  Metal 10       V         130           0       16900     0.01%
[05/25 20:05:01    249s] #  --------------------------------------------------------------
[05/25 20:05:01    249s] #  Total                   8179      10.04%      169000    15.69%
[05/25 20:05:01    249s] #
[05/25 20:05:01    249s] #
[05/25 20:05:01    249s] #
[05/25 20:05:01    249s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.15 (MB), peak = 1318.63 (MB)
[05/25 20:05:01    249s] #
[05/25 20:05:01    249s] #start global routing iteration 1...
[05/25 20:05:01    249s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1116.91 (MB), peak = 1318.63 (MB)
[05/25 20:05:01    249s] #
[05/25 20:05:01    249s] #start global routing iteration 2...
[05/25 20:05:41    288s] #cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1256.25 (MB), peak = 1318.63 (MB)
[05/25 20:05:41    288s] #
[05/25 20:05:41    288s] #start global routing iteration 3...
[05/25 20:05:52    299s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1273.34 (MB), peak = 1318.63 (MB)
[05/25 20:05:52    299s] #
[05/25 20:05:52    299s] #
[05/25 20:05:52    299s] #Total number of trivial nets (e.g. < 2 pins) = 686 (skipped).
[05/25 20:05:52    299s] #Total number of nets with skipped attribute = 1 (skipped).
[05/25 20:05:52    299s] #Total number of routable nets = 26387.
[05/25 20:05:52    299s] #Total number of nets in the design = 27074.
[05/25 20:05:52    299s] #
[05/25 20:05:52    299s] #26387 routable nets have only global wires.
[05/25 20:05:52    299s] #1 skipped net has only detail routed wires.
[05/25 20:05:52    299s] #
[05/25 20:05:52    299s] #Routed nets constraints summary:
[05/25 20:05:52    299s] #-----------------------------
[05/25 20:05:52    299s] #        Rules   Unconstrained  
[05/25 20:05:52    299s] #-----------------------------
[05/25 20:05:52    299s] #      Default           26387  
[05/25 20:05:52    299s] #-----------------------------
[05/25 20:05:52    299s] #        Total           26387  
[05/25 20:05:52    299s] #-----------------------------
[05/25 20:05:52    299s] #
[05/25 20:05:52    299s] #Routing constraints summary of the whole design:
[05/25 20:05:52    299s] #-----------------------------
[05/25 20:05:52    299s] #        Rules   Unconstrained  
[05/25 20:05:52    299s] #-----------------------------
[05/25 20:05:52    299s] #      Default           26388  
[05/25 20:05:52    299s] #-----------------------------
[05/25 20:05:52    299s] #        Total           26388  
[05/25 20:05:52    299s] #-----------------------------
[05/25 20:05:52    299s] #
[05/25 20:05:52    299s] #
[05/25 20:05:52    299s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/25 20:05:52    299s] #
[05/25 20:05:52    299s] #                 OverCon       OverCon       OverCon       OverCon          
[05/25 20:05:52    299s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[05/25 20:05:52    299s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
[05/25 20:05:52    299s] #  --------------------------------------------------------------------------
[05/25 20:05:52    299s] #   Metal 1      7(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
[05/25 20:05:52    299s] #   Metal 2   7725(45.7%)   2968(17.6%)    220(1.30%)     24(0.14%)   (64.7%)
[05/25 20:05:52    299s] #   Metal 3    740(4.38%)      0(0.00%)      0(0.00%)      0(0.00%)   (4.38%)
[05/25 20:05:52    299s] #   Metal 4   1586(73.2%)     83(3.83%)      0(0.00%)      0(0.00%)   (77.1%)
[05/25 20:05:52    299s] #   Metal 5     14(0.08%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.08%)
[05/25 20:05:52    299s] #   Metal 6     10(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
[05/25 20:05:52    299s] #  --------------------------------------------------------------------------
[05/25 20:05:52    299s] #     Total  10082(12.3%)   3051(3.73%)    220(0.27%)     24(0.03%)   (16.4%)
[05/25 20:05:52    299s] #
[05/25 20:05:52    299s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[05/25 20:05:52    299s] #  Overflow after GR: 1.66% H + 35.08% V
[05/25 20:05:52    299s] #
[05/25 20:05:52    299s] #Complete Global Routing.
[05/25 20:05:52    299s] #Total wire length = 566478 um.
[05/25 20:05:52    299s] #Total half perimeter of net bounding box = 413953 um.
[05/25 20:05:52    299s] #Total wire length on LAYER metal1 = 1989 um.
[05/25 20:05:52    299s] #Total wire length on LAYER metal2 = 102719 um.
[05/25 20:05:52    299s] #Total wire length on LAYER metal3 = 245757 um.
[05/25 20:05:52    299s] #Total wire length on LAYER metal4 = 151 um.
[05/25 20:05:52    299s] #Total wire length on LAYER metal5 = 91910 um.
[05/25 20:05:52    299s] #Total wire length on LAYER metal6 = 123952 um.
[05/25 20:05:52    299s] #Total wire length on LAYER metal7 = 0 um.
[05/25 20:05:52    299s] #Total wire length on LAYER metal8 = 0 um.
[05/25 20:05:52    299s] #Total wire length on LAYER metal9 = 0 um.
[05/25 20:05:52    299s] #Total wire length on LAYER metal10 = 0 um.
[05/25 20:05:52    299s] #Total number of vias = 188086
[05/25 20:05:52    299s] #Up-Via Summary (total 188086):
[05/25 20:05:52    299s] #           
[05/25 20:05:52    299s] #-----------------------
[05/25 20:05:52    299s] #  Metal 1        86977
[05/25 20:05:52    299s] #  Metal 2        70321
[05/25 20:05:52    299s] #  Metal 3         9192
[05/25 20:05:52    299s] #  Metal 4         9169
[05/25 20:05:52    299s] #  Metal 5        12171
[05/25 20:05:52    299s] #  Metal 6          256
[05/25 20:05:52    299s] #-----------------------
[05/25 20:05:52    299s] #                188086 
[05/25 20:05:52    299s] #
[05/25 20:05:52    299s] #Max overcon = 8 tracks.
[05/25 20:05:52    299s] #Total overcon = 16.35%.
[05/25 20:05:52    299s] #Worst layer Gcell overcon rate = 77.05%.
[05/25 20:05:52    299s] #cpu time = 00:00:50, elapsed time = 00:00:51, memory = 1273.34 (MB), peak = 1318.63 (MB)
[05/25 20:05:52    299s] #
[05/25 20:05:52    299s] ### route signature (3) = 1498541701
[05/25 20:05:52    299s] ### violation signature (2) = 1905142130
[05/25 20:05:52    299s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1174.86 (MB), peak = 1318.63 (MB)
[05/25 20:05:52    299s] #Start Track Assignment.
[05/25 20:05:55    302s] #Done with 58034 horizontal wires in 2 hboxes and 45400 vertical wires in 2 hboxes.
[05/25 20:05:58    305s] #Done with 12200 horizontal wires in 2 hboxes and 11331 vertical wires in 2 hboxes.
[05/25 20:05:59    306s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[05/25 20:05:59    306s] #
[05/25 20:05:59    306s] #Track assignment summary:
[05/25 20:05:59    306s] # layer   (wire length)   (overlap)       (long ovlp) 
[05/25 20:05:59    306s] #----------------------------------------------------
[05/25 20:05:59    306s] # metal1      1998.30 	 17.36%  	  0.00%
[05/25 20:05:59    306s] # metal2    102626.93 	  1.74%  	  0.00%
[05/25 20:05:59    306s] # metal3    245790.51 	  0.40%  	  0.00%
[05/25 20:05:59    306s] # metal4       177.94 	  0.00%  	  0.00%
[05/25 20:05:59    306s] # metal5     93157.98 	  0.06%  	  0.00%
[05/25 20:05:59    306s] # metal6    124854.71 	  0.07%  	  0.00%
[05/25 20:05:59    306s] #----------------------------------------------------
[05/25 20:05:59    306s] # All      568606.37  	  0.57% 	  0.00%
[05/25 20:05:59    306s] #Complete Track Assignment.
[05/25 20:05:59    306s] #Total wire length = 595107 um.
[05/25 20:05:59    306s] #Total half perimeter of net bounding box = 413953 um.
[05/25 20:05:59    306s] #Total wire length on LAYER metal1 = 18743 um.
[05/25 20:05:59    306s] #Total wire length on LAYER metal2 = 102146 um.
[05/25 20:05:59    306s] #Total wire length on LAYER metal3 = 256162 um.
[05/25 20:05:59    306s] #Total wire length on LAYER metal4 = 177 um.
[05/25 20:05:59    306s] #Total wire length on LAYER metal5 = 93301 um.
[05/25 20:05:59    306s] #Total wire length on LAYER metal6 = 124578 um.
[05/25 20:05:59    306s] #Total wire length on LAYER metal7 = 0 um.
[05/25 20:05:59    306s] #Total wire length on LAYER metal8 = 0 um.
[05/25 20:05:59    306s] #Total wire length on LAYER metal9 = 0 um.
[05/25 20:05:59    306s] #Total wire length on LAYER metal10 = 0 um.
[05/25 20:05:59    306s] #Total number of vias = 188086
[05/25 20:05:59    306s] #Up-Via Summary (total 188086):
[05/25 20:05:59    306s] #           
[05/25 20:05:59    306s] #-----------------------
[05/25 20:05:59    306s] #  Metal 1        86977
[05/25 20:05:59    306s] #  Metal 2        70321
[05/25 20:05:59    306s] #  Metal 3         9192
[05/25 20:05:59    306s] #  Metal 4         9169
[05/25 20:05:59    306s] #  Metal 5        12171
[05/25 20:05:59    306s] #  Metal 6          256
[05/25 20:05:59    306s] #-----------------------
[05/25 20:05:59    306s] #                188086 
[05/25 20:05:59    306s] #
[05/25 20:05:59    306s] ### route signature (7) = 1961524858
[05/25 20:05:59    306s] ### violation signature (6) = 1905142130
[05/25 20:05:59    306s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1224.30 (MB), peak = 1318.63 (MB)
[05/25 20:05:59    306s] #
[05/25 20:05:59    306s] #Cpu time = 00:00:58
[05/25 20:05:59    306s] #Elapsed time = 00:00:59
[05/25 20:05:59    306s] #Increased memory = 126.69 (MB)
[05/25 20:05:59    306s] #Total memory = 1224.30 (MB)
[05/25 20:05:59    306s] #Peak memory = 1318.63 (MB)
[05/25 20:05:59    306s] #
[05/25 20:05:59    306s] #Start Detail Routing..
[05/25 20:05:59    306s] #start initial detail routing ...
[05/25 20:07:16    384s] #    number of violations = 95
[05/25 20:07:16    384s] #
[05/25 20:07:16    384s] #    By Layer and Type :
[05/25 20:07:16    384s] #	         MetSpc    Short   Totals
[05/25 20:07:16    384s] #	metal1        0        4        4
[05/25 20:07:16    384s] #	metal2       10       70       80
[05/25 20:07:16    384s] #	metal3        0        9        9
[05/25 20:07:16    384s] #	metal4        0        0        0
[05/25 20:07:16    384s] #	metal5        0        1        1
[05/25 20:07:16    384s] #	metal6        0        1        1
[05/25 20:07:16    384s] #	Totals       10       85       95
[05/25 20:07:16    384s] #21775 out of 65273 instances need to be verified(marked ipoed).
[05/25 20:07:23    390s] #    number of violations = 95
[05/25 20:07:23    390s] #
[05/25 20:07:23    390s] #    By Layer and Type :
[05/25 20:07:23    390s] #	         MetSpc    Short   Totals
[05/25 20:07:23    390s] #	metal1        0        4        4
[05/25 20:07:23    390s] #	metal2       10       70       80
[05/25 20:07:23    390s] #	metal3        0        9        9
[05/25 20:07:23    390s] #	metal4        0        0        0
[05/25 20:07:23    390s] #	metal5        0        1        1
[05/25 20:07:23    390s] #	metal6        0        1        1
[05/25 20:07:23    390s] #	Totals       10       85       95
[05/25 20:07:23    390s] #cpu time = 00:01:24, elapsed time = 00:01:24, memory = 1256.26 (MB), peak = 1318.63 (MB)
[05/25 20:07:23    390s] #start 1st optimization iteration ...
[05/25 20:07:25    392s] #    number of violations = 8
[05/25 20:07:25    392s] #
[05/25 20:07:25    392s] #    By Layer and Type :
[05/25 20:07:25    392s] #	         MetSpc    Short   Totals
[05/25 20:07:25    392s] #	metal1        0        1        1
[05/25 20:07:25    392s] #	metal2        1        4        5
[05/25 20:07:25    392s] #	metal3        0        2        2
[05/25 20:07:25    392s] #	Totals        1        7        8
[05/25 20:07:25    392s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1256.80 (MB), peak = 1318.63 (MB)
[05/25 20:07:25    392s] #start 2nd optimization iteration ...
[05/25 20:07:25    392s] #    number of violations = 0
[05/25 20:07:25    392s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1256.80 (MB), peak = 1318.63 (MB)
[05/25 20:07:25    392s] #Complete Detail Routing.
[05/25 20:07:25    392s] #Total wire length = 535999 um.
[05/25 20:07:25    392s] #Total half perimeter of net bounding box = 413953 um.
[05/25 20:07:25    392s] #Total wire length on LAYER metal1 = 17121 um.
[05/25 20:07:25    392s] #Total wire length on LAYER metal2 = 131252 um.
[05/25 20:07:25    392s] #Total wire length on LAYER metal3 = 204813 um.
[05/25 20:07:25    392s] #Total wire length on LAYER metal4 = 1833 um.
[05/25 20:07:25    392s] #Total wire length on LAYER metal5 = 71679 um.
[05/25 20:07:25    392s] #Total wire length on LAYER metal6 = 109301 um.
[05/25 20:07:25    392s] #Total wire length on LAYER metal7 = 0 um.
[05/25 20:07:25    392s] #Total wire length on LAYER metal8 = 0 um.
[05/25 20:07:25    392s] #Total wire length on LAYER metal9 = 0 um.
[05/25 20:07:25    392s] #Total wire length on LAYER metal10 = 0 um.
[05/25 20:07:25    392s] #Total number of vias = 209568
[05/25 20:07:25    392s] #Up-Via Summary (total 209568):
[05/25 20:07:25    392s] #           
[05/25 20:07:25    392s] #-----------------------
[05/25 20:07:25    392s] #  Metal 1        93180
[05/25 20:07:25    392s] #  Metal 2        83702
[05/25 20:07:25    392s] #  Metal 3        10515
[05/25 20:07:25    392s] #  Metal 4        10021
[05/25 20:07:25    392s] #  Metal 5        11894
[05/25 20:07:25    392s] #  Metal 6          256
[05/25 20:07:25    392s] #-----------------------
[05/25 20:07:25    392s] #                209568 
[05/25 20:07:25    392s] #
[05/25 20:07:25    392s] #Total number of DRC violations = 0
[05/25 20:07:25    392s] ### route signature (18) =  172752298
[05/25 20:07:25    392s] ### violation signature (17) = 1905142130
[05/25 20:07:25    392s] #Cpu time = 00:01:26
[05/25 20:07:25    392s] #Elapsed time = 00:01:26
[05/25 20:07:25    392s] #Increased memory = -39.70 (MB)
[05/25 20:07:25    392s] #Total memory = 1184.61 (MB)
[05/25 20:07:25    392s] #Peak memory = 1318.63 (MB)
[05/25 20:07:25    392s] #
[05/25 20:07:25    392s] #Start Post Route wire spreading..
[05/25 20:07:25    392s] #
[05/25 20:07:25    392s] #Start data preparation for wire spreading...
[05/25 20:07:25    392s] #
[05/25 20:07:25    392s] #Data preparation is done on Sat May 25 20:07:25 2024
[05/25 20:07:25    392s] #
[05/25 20:07:25    392s] #
[05/25 20:07:25    392s] #Start Post Route Wire Spread.
[05/25 20:07:27    394s] #Done with 20816 horizontal wires in 3 hboxes and 9075 vertical wires in 3 hboxes.
[05/25 20:07:28    394s] #Complete Post Route Wire Spread.
[05/25 20:07:28    394s] #
[05/25 20:07:28    394s] #Total wire length = 544783 um.
[05/25 20:07:28    394s] #Total half perimeter of net bounding box = 413953 um.
[05/25 20:07:28    394s] #Total wire length on LAYER metal1 = 17135 um.
[05/25 20:07:28    394s] #Total wire length on LAYER metal2 = 132495 um.
[05/25 20:07:28    394s] #Total wire length on LAYER metal3 = 208930 um.
[05/25 20:07:28    394s] #Total wire length on LAYER metal4 = 1834 um.
[05/25 20:07:28    394s] #Total wire length on LAYER metal5 = 73232 um.
[05/25 20:07:28    394s] #Total wire length on LAYER metal6 = 111157 um.
[05/25 20:07:28    394s] #Total wire length on LAYER metal7 = 0 um.
[05/25 20:07:28    394s] #Total wire length on LAYER metal8 = 0 um.
[05/25 20:07:28    394s] #Total wire length on LAYER metal9 = 0 um.
[05/25 20:07:28    394s] #Total wire length on LAYER metal10 = 0 um.
[05/25 20:07:28    394s] #Total number of vias = 209568
[05/25 20:07:28    394s] #Up-Via Summary (total 209568):
[05/25 20:07:28    394s] #           
[05/25 20:07:28    394s] #-----------------------
[05/25 20:07:28    394s] #  Metal 1        93180
[05/25 20:07:28    394s] #  Metal 2        83702
[05/25 20:07:28    394s] #  Metal 3        10515
[05/25 20:07:28    394s] #  Metal 4        10021
[05/25 20:07:28    394s] #  Metal 5        11894
[05/25 20:07:28    394s] #  Metal 6          256
[05/25 20:07:28    394s] #-----------------------
[05/25 20:07:28    394s] #                209568 
[05/25 20:07:28    394s] #
[05/25 20:07:28    395s] ### route signature (22) = 1369398933
[05/25 20:07:28    395s] ### violation signature (21) = 1905142130
[05/25 20:07:28    395s] #
[05/25 20:07:28    395s] #Start DRC checking..
[05/25 20:07:35    402s] #    number of violations = 0
[05/25 20:07:35    402s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1225.78 (MB), peak = 1318.63 (MB)
[05/25 20:07:35    402s] #CELL_VIEW key_generation,init has no DRC violation.
[05/25 20:07:35    402s] #Total number of DRC violations = 0
[05/25 20:07:35    402s] ### route signature (27) = 1885821239
[05/25 20:07:35    402s] ### violation signature (26) = 1905142130
[05/25 20:07:35    402s] #    number of violations = 0
[05/25 20:07:35    402s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1205.52 (MB), peak = 1318.63 (MB)
[05/25 20:07:35    402s] #CELL_VIEW key_generation,init has no DRC violation.
[05/25 20:07:35    402s] #Total number of DRC violations = 0
[05/25 20:07:35    402s] #Post Route wire spread is done.
[05/25 20:07:35    402s] #Total wire length = 544783 um.
[05/25 20:07:35    402s] #Total half perimeter of net bounding box = 413953 um.
[05/25 20:07:35    402s] #Total wire length on LAYER metal1 = 17135 um.
[05/25 20:07:35    402s] #Total wire length on LAYER metal2 = 132495 um.
[05/25 20:07:35    402s] #Total wire length on LAYER metal3 = 208930 um.
[05/25 20:07:35    402s] #Total wire length on LAYER metal4 = 1834 um.
[05/25 20:07:35    402s] #Total wire length on LAYER metal5 = 73232 um.
[05/25 20:07:35    402s] #Total wire length on LAYER metal6 = 111157 um.
[05/25 20:07:35    402s] #Total wire length on LAYER metal7 = 0 um.
[05/25 20:07:35    402s] #Total wire length on LAYER metal8 = 0 um.
[05/25 20:07:35    402s] #Total wire length on LAYER metal9 = 0 um.
[05/25 20:07:35    402s] #Total wire length on LAYER metal10 = 0 um.
[05/25 20:07:35    402s] #Total number of vias = 209568
[05/25 20:07:35    402s] #Up-Via Summary (total 209568):
[05/25 20:07:35    402s] #           
[05/25 20:07:35    402s] #-----------------------
[05/25 20:07:35    402s] #  Metal 1        93180
[05/25 20:07:35    402s] #  Metal 2        83702
[05/25 20:07:35    402s] #  Metal 3        10515
[05/25 20:07:35    402s] #  Metal 4        10021
[05/25 20:07:35    402s] #  Metal 5        11894
[05/25 20:07:35    402s] #  Metal 6          256
[05/25 20:07:35    402s] #-----------------------
[05/25 20:07:35    402s] #                209568 
[05/25 20:07:35    402s] #
[05/25 20:07:35    402s] ### route signature (29) = 1885821239
[05/25 20:07:35    402s] ### violation signature (28) = 1905142130
[05/25 20:07:35    402s] #detailRoute Statistics:
[05/25 20:07:35    402s] #Cpu time = 00:01:36
[05/25 20:07:35    402s] #Elapsed time = 00:01:36
[05/25 20:07:35    402s] #Increased memory = -20.90 (MB)
[05/25 20:07:35    402s] #Total memory = 1203.40 (MB)
[05/25 20:07:35    402s] #Peak memory = 1318.63 (MB)
[05/25 20:07:35    402s] ### export wire route signature (30) = 1885821239
[05/25 20:07:35    402s] ### export violation violation signature (29) = 1905142130
[05/25 20:07:35    402s] #
[05/25 20:07:35    402s] #globalDetailRoute statistics:
[05/25 20:07:35    402s] #Cpu time = 00:02:35
[05/25 20:07:35    402s] #Elapsed time = 00:02:36
[05/25 20:07:35    402s] #Increased memory = 88.19 (MB)
[05/25 20:07:35    402s] #Total memory = 1172.54 (MB)
[05/25 20:07:35    402s] #Peak memory = 1318.63 (MB)
[05/25 20:07:35    402s] #Number of warnings = 38
[05/25 20:07:35    402s] #Total number of warnings = 40
[05/25 20:07:35    402s] #Number of fails = 0
[05/25 20:07:35    402s] #Total number of fails = 0
[05/25 20:07:35    402s] #Complete globalDetailRoute on Sat May 25 20:07:35 2024
[05/25 20:07:35    402s] #
[05/25 20:07:35    402s] #routeDesign: cpu time = 00:02:35, elapsed time = 00:02:36, memory = 1169.68 (MB), peak = 1318.63 (MB)
[05/25 20:07:35    402s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 20:07:35    402s] 
[05/25 20:07:35    402s] <CMD> saveDesign Top_conv _powerroute_clk_filler.enc
[05/25 20:07:35    402s] #- Begin Save netlist data ... (date=05/25 20:07:35, mem=1552.2M)
[05/25 20:07:35    402s] Writing Binary DB to Top_conv.dat.tmp/key_generation.v.bin ...
[05/25 20:07:35    402s] #- End Save netlist data ... (date=05/25 20:07:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=826.5M, current mem=2066.2M)
[05/25 20:07:35    402s] #- Begin Save AAE data ... (date=05/25 20:07:35, mem=2066.2M)
[05/25 20:07:35    402s] Saving AAE Data ...
[05/25 20:07:35    402s] #- End Save AAE data ... (date=05/25 20:07:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=826.5M, current mem=2066.2M)
[05/25 20:07:35    402s] #- Begin Save clock tree data ... (date=05/25 20:07:35, mem=2066.2M)
[05/25 20:07:35    402s] #- End Save clock tree data ... (date=05/25 20:07:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=826.5M, current mem=2066.2M)
[05/25 20:07:35    402s] Saving preference file Top_conv.dat.tmp/gui.pref.tcl ...
[05/25 20:07:36    402s] Saving mode setting ...
[05/25 20:07:36    402s] Saving global file ...
[05/25 20:07:36    402s] #- Begin Save floorplan data ... (date=05/25 20:07:36, mem=2066.2M)
[05/25 20:07:36    402s] Saving floorplan file ...
[05/25 20:07:36    402s] #- End Save floorplan data ... (date=05/25 20:07:36, total cpu=0:00:00.2, real=0:00:00.0, peak res=827.5M, current mem=2066.2M)
[05/25 20:07:36    402s] Saving Drc markers ...
[05/25 20:07:36    402s] ... No Drc file written since there is no markers found.
[05/25 20:07:36    403s] #- Begin Save placement data ... (date=05/25 20:07:36, mem=2066.2M)
[05/25 20:07:36    403s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/25 20:07:36    403s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2066.2M) ***
[05/25 20:07:36    403s] #- End Save placement data ... (date=05/25 20:07:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=828.8M, current mem=2066.2M)
[05/25 20:07:36    403s] #- Begin Save routing data ... (date=05/25 20:07:36, mem=2066.2M)
[05/25 20:07:36    403s] Saving route file ...
[05/25 20:07:37    403s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2066.2M) ***
[05/25 20:07:37    403s] #- End Save routing data ... (date=05/25 20:07:37, total cpu=0:00:00.3, real=0:00:01.0, peak res=829.4M, current mem=2066.2M)
[05/25 20:07:37    403s] Saving property file Top_conv.dat.tmp/key_generation.prop
[05/25 20:07:37    403s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2066.2M) ***
[05/25 20:07:37    403s] #Saving pin access info...
[05/25 20:07:37    403s] #
[05/25 20:07:37    403s] #- Begin Save power constraints data ... (date=05/25 20:07:37, mem=2066.2M)
[05/25 20:07:37    403s] #- End Save power constraints data ... (date=05/25 20:07:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=829.4M, current mem=2066.2M)
[05/25 20:07:37    403s] No integration constraint in the design.
[05/25 20:07:37    403s] Generated self-contained design Top_conv.dat.tmp
[05/25 20:07:37    403s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 20:07:37    403s] 
[05/25 20:07:37    403s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 400 -prefix Top_postRoute -outDir timingReports
[05/25 20:07:37    403s] Switching SI Aware to true by default in postroute mode   
[05/25 20:07:37    403s]  Reset EOS DB
[05/25 20:07:37    403s] Ignoring AAE DB Resetting ...
[05/25 20:07:37    403s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for tQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'tQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for tQuantus extraction to take place.
[05/25 20:07:37    403s] Extraction called for design 'key_generation' of instances=65273 and nets=27074 using extraction engine 'postRoute' at effort level 'low' .
[05/25 20:07:37    403s] PostRoute (effortLevel low) RC Extraction called for design key_generation.
[05/25 20:07:37    403s] RC Extraction called in multi-corner(1) mode.
[05/25 20:07:37    403s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:07:37    403s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:07:37    403s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/25 20:07:37    403s] * Layer Id             : 1 - M1
[05/25 20:07:37    403s]       Thickness        : 0.13
[05/25 20:07:37    403s]       Min Width        : 0.07
[05/25 20:07:37    403s]       Layer Dielectric : 4.1
[05/25 20:07:37    403s] * Layer Id             : 2 - M2
[05/25 20:07:37    403s]       Thickness        : 0.14
[05/25 20:07:37    403s]       Min Width        : 0.07
[05/25 20:07:37    403s]       Layer Dielectric : 4.1
[05/25 20:07:37    403s] * Layer Id             : 3 - M3
[05/25 20:07:37    403s]       Thickness        : 0.14
[05/25 20:07:37    403s]       Min Width        : 0.07
[05/25 20:07:37    403s]       Layer Dielectric : 4.1
[05/25 20:07:37    403s] * Layer Id             : 4 - M4
[05/25 20:07:37    403s]       Thickness        : 0.28
[05/25 20:07:37    403s]       Min Width        : 0.14
[05/25 20:07:37    403s]       Layer Dielectric : 4.1
[05/25 20:07:37    403s] * Layer Id             : 5 - M5
[05/25 20:07:37    403s]       Thickness        : 0.28
[05/25 20:07:37    403s]       Min Width        : 0.14
[05/25 20:07:37    403s]       Layer Dielectric : 4.1
[05/25 20:07:37    403s] * Layer Id             : 6 - M6
[05/25 20:07:37    403s]       Thickness        : 0.28
[05/25 20:07:37    403s]       Min Width        : 0.14
[05/25 20:07:37    403s]       Layer Dielectric : 4.1
[05/25 20:07:37    403s] * Layer Id             : 7 - M7
[05/25 20:07:37    403s]       Thickness        : 0.8
[05/25 20:07:37    403s]       Min Width        : 0.4
[05/25 20:07:37    403s]       Layer Dielectric : 4.1
[05/25 20:07:37    403s] * Layer Id             : 8 - M8
[05/25 20:07:37    403s]       Thickness        : 0.8
[05/25 20:07:37    403s]       Min Width        : 0.4
[05/25 20:07:37    403s]       Layer Dielectric : 4.1
[05/25 20:07:37    403s] * Layer Id             : 9 - M9
[05/25 20:07:37    403s]       Thickness        : 2
[05/25 20:07:37    403s]       Min Width        : 0.8
[05/25 20:07:37    403s]       Layer Dielectric : 4.1
[05/25 20:07:37    403s] * Layer Id             : 10 - M10
[05/25 20:07:37    403s]       Thickness        : 2
[05/25 20:07:37    403s]       Min Width        : 0.8
[05/25 20:07:37    403s]       Layer Dielectric : 4.1
[05/25 20:07:37    403s] extractDetailRC Option : -outfile /tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d  -basic
[05/25 20:07:37    403s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/25 20:07:37    403s]       RC Corner Indexes            0   
[05/25 20:07:37    403s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:07:37    403s] Coupling Cap. Scaling Factor : 1.00000 
[05/25 20:07:37    403s] Resistance Scaling Factor    : 1.00000 
[05/25 20:07:37    403s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:07:37    403s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:07:37    403s] Shrink Factor                : 1.00000
[05/25 20:07:37    403s] Initializing multi-corner resistance tables ...
[05/25 20:07:37    403s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1552.2M)
[05/25 20:07:37    403s] Creating parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d' for storing RC.
[05/25 20:07:38    404s] Extracted 10.0003% (CPU Time= 0:00:00.4  MEM= 1599.2M)
[05/25 20:07:38    404s] Extracted 20.0003% (CPU Time= 0:00:00.5  MEM= 1599.2M)
[05/25 20:07:38    404s] Extracted 30.0003% (CPU Time= 0:00:00.8  MEM= 1599.2M)
[05/25 20:07:38    404s] Extracted 40.0004% (CPU Time= 0:00:01.1  MEM= 1599.2M)
[05/25 20:07:38    405s] Extracted 50.0004% (CPU Time= 0:00:01.3  MEM= 1599.2M)
[05/25 20:07:38    405s] Extracted 60.0004% (CPU Time= 0:00:01.3  MEM= 1599.2M)
[05/25 20:07:39    405s] Extracted 70.0004% (CPU Time= 0:00:01.6  MEM= 1603.2M)
[05/25 20:07:39    405s] Extracted 80.0005% (CPU Time= 0:00:01.9  MEM= 1603.2M)
[05/25 20:07:39    405s] Extracted 90.0005% (CPU Time= 0:00:02.2  MEM= 1603.2M)
[05/25 20:07:40    406s] Extracted 100% (CPU Time= 0:00:02.6  MEM= 1603.2M)
[05/25 20:07:40    406s] Number of Extracted Resistors     : 591454
[05/25 20:07:40    406s] Number of Extracted Ground Cap.   : 617528
[05/25 20:07:40    406s] Number of Extracted Coupling Cap. : 1214764
[05/25 20:07:40    406s] Opening parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d' for reading.
[05/25 20:07:40    406s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[05/25 20:07:40    406s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1588.2M)
[05/25 20:07:40    406s] Creating parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb_Filter.rcdb.d' for storing RC.
[05/25 20:07:40    406s] Closing parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d'. 26386 times net's RC data read were performed.
[05/25 20:07:40    406s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1596.199M)
[05/25 20:07:40    406s] Opening parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d' for reading.
[05/25 20:07:40    406s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1596.199M)
[05/25 20:07:40    406s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:03.0  MEM: 1596.199M)
[05/25 20:07:41    407s] Starting SI iteration 1 using Infinite Timing Windows
[05/25 20:07:41    407s] #################################################################################
[05/25 20:07:41    407s] # Design Stage: PostRoute
[05/25 20:07:41    407s] # Design Name: key_generation
[05/25 20:07:41    407s] # Design Mode: 45nm
[05/25 20:07:41    407s] # Analysis Mode: MMMC OCV 
[05/25 20:07:41    407s] # Parasitics Mode: SPEF/RCDB
[05/25 20:07:41    407s] # Signoff Settings: SI On 
[05/25 20:07:41    407s] #################################################################################
[05/25 20:07:41    407s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:07:41    407s] Setting infinite Tws ...
[05/25 20:07:41    407s] First Iteration Infinite Tw... 
[05/25 20:07:41    407s] Calculate early delays in OCV mode...
[05/25 20:07:41    407s] Calculate late delays in OCV mode...
[05/25 20:07:41    407s] Topological Sorting (REAL = 0:00:00.0, MEM = 1594.2M, InitMEM = 1594.2M)
[05/25 20:07:41    407s] Initializing multi-corner resistance tables ...
[05/25 20:07:41    407s] End AAE Lib Interpolated Model. (MEM=1610.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:07:41    407s] Opening parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d' for reading.
[05/25 20:07:41    407s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1610.7M)
[05/25 20:07:41    407s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:07:41    407s] **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
[05/25 20:07:49    415s] Total number of fetched objects 27071
[05/25 20:07:49    415s] AAE_INFO-618: Total number of nets in the design is 27074,  100.0 percent of the nets selected for SI analysis
[05/25 20:07:49    415s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:07:49    415s] End delay calculation. (MEM=1667.92 CPU=0:00:07.6 REAL=0:00:08.0)
[05/25 20:07:49    415s] *** CDM Built up (cpu=0:00:08.0  real=0:00:08.0  mem= 1667.9M) ***
[05/25 20:07:49    415s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1667.9M)
[05/25 20:07:49    415s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/25 20:07:49    415s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1667.9M)
[05/25 20:07:49    415s] Starting SI iteration 2
[05/25 20:07:49    415s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:07:49    415s] Calculate early delays in OCV mode...
[05/25 20:07:49    415s] Calculate late delays in OCV mode...
[05/25 20:07:49    415s] End AAE Lib Interpolated Model. (MEM=1675.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:07:50    416s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[05/25 20:07:50    416s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 27071. 
[05/25 20:07:50    416s] Total number of fetched objects 27071
[05/25 20:07:50    416s] AAE_INFO-618: Total number of nets in the design is 27074,  6.2 percent of the nets selected for SI analysis
[05/25 20:07:50    416s] End delay calculation. (MEM=1643.97 CPU=0:00:01.1 REAL=0:00:01.0)
[05/25 20:07:50    416s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1644.0M) ***
[05/25 20:07:51    417s] Effort level <high> specified for reg2reg path_group
[05/25 20:07:51    417s] End AAE Lib Interpolated Model. (MEM=1575.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:07:51    417s] Begin: glitch net info
[05/25 20:07:51    417s] glitchNet u_out[18] slk -0.0352 siFix 0 extSpace 0 prio 0
[05/25 20:07:51    417s] glitchNet u_out[11] slk -0.0407 siFix 0 extSpace 0 prio 0
[05/25 20:07:51    417s] glitchNet u_out[10] slk -0.055 siFix 0 extSpace 0 prio 0
[05/25 20:07:51    417s] glitch slack range: number of glitch nets
[05/25 20:07:51    417s] glitch slack < -0.32 : 0
[05/25 20:07:51    417s] -0.32 < glitch slack < -0.28 : 0
[05/25 20:07:51    417s] -0.28 < glitch slack < -0.24 : 0
[05/25 20:07:51    417s] -0.24 < glitch slack < -0.2 : 0
[05/25 20:07:51    417s] -0.2 < glitch slack < -0.16 : 0
[05/25 20:07:51    417s] -0.16 < glitch slack < -0.12 : 0
[05/25 20:07:51    417s] -0.12 < glitch slack < -0.08 : 0
[05/25 20:07:51    417s] -0.08 < glitch slack < -0.04 : 2
[05/25 20:07:51    417s] -0.04 < glitch slack : 1
[05/25 20:07:51    417s] End: glitch net info
[05/25 20:07:54    420s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.182  | -0.182  | -0.099  |
|           TNS (ns):| -1.122  | -0.759  | -0.363  |
|    Violating Paths:|   13    |    8    |    5    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.007   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 3
------------------------------------------------------------
Reported timing to dir timingReports
[05/25 20:07:54    420s] Total CPU time: 16.96 sec
[05/25 20:07:54    420s] Total Real time: 17.0 sec
[05/25 20:07:54    420s] Total Memory Usage: 1573.226562 Mbytes
[05/25 20:07:54    420s] Reset AAE Options
[05/25 20:07:54    420s] <CMD> clearClockDomains
[05/25 20:07:54    420s] **WARN: (IMPSYC-6123):	The clearClockDomains command is obsolete - support for this command will 
[05/25 20:07:54    420s]  be discontinued in a future release of the software. You should update your scripts to be 
[05/25 20:07:54    420s]  compatible with the path group based flow - refer to the reset_path_group command. 
[05/25 20:07:54    420s]  In this release, the clearClockDomains command will be translated to the equivalent commands 
[05/25 20:07:54    420s]  for the path group flow.
[05/25 20:07:54    420s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 400 -prefix Top_postRoute -outDir timingReports
[05/25 20:07:54    420s]  Reset EOS DB
[05/25 20:07:54    420s] Ignoring AAE DB Resetting ...
[05/25 20:07:54    420s] Closing parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d'. 26385 times net's RC data read were performed.
[05/25 20:07:54    420s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for tQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'tQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for tQuantus extraction to take place.
[05/25 20:07:54    420s] Extraction called for design 'key_generation' of instances=65273 and nets=27074 using extraction engine 'postRoute' at effort level 'low' .
[05/25 20:07:54    420s] PostRoute (effortLevel low) RC Extraction called for design key_generation.
[05/25 20:07:54    420s] RC Extraction called in multi-corner(1) mode.
[05/25 20:07:54    420s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:07:54    420s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:07:54    420s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/25 20:07:54    420s] * Layer Id             : 1 - M1
[05/25 20:07:54    420s]       Thickness        : 0.13
[05/25 20:07:54    420s]       Min Width        : 0.07
[05/25 20:07:54    420s]       Layer Dielectric : 4.1
[05/25 20:07:54    420s] * Layer Id             : 2 - M2
[05/25 20:07:54    420s]       Thickness        : 0.14
[05/25 20:07:54    420s]       Min Width        : 0.07
[05/25 20:07:54    420s]       Layer Dielectric : 4.1
[05/25 20:07:54    420s] * Layer Id             : 3 - M3
[05/25 20:07:54    420s]       Thickness        : 0.14
[05/25 20:07:54    420s]       Min Width        : 0.07
[05/25 20:07:54    420s]       Layer Dielectric : 4.1
[05/25 20:07:54    420s] * Layer Id             : 4 - M4
[05/25 20:07:54    420s]       Thickness        : 0.28
[05/25 20:07:54    420s]       Min Width        : 0.14
[05/25 20:07:54    420s]       Layer Dielectric : 4.1
[05/25 20:07:54    420s] * Layer Id             : 5 - M5
[05/25 20:07:54    420s]       Thickness        : 0.28
[05/25 20:07:54    420s]       Min Width        : 0.14
[05/25 20:07:54    420s]       Layer Dielectric : 4.1
[05/25 20:07:54    420s] * Layer Id             : 6 - M6
[05/25 20:07:54    420s]       Thickness        : 0.28
[05/25 20:07:54    420s]       Min Width        : 0.14
[05/25 20:07:54    420s]       Layer Dielectric : 4.1
[05/25 20:07:54    420s] * Layer Id             : 7 - M7
[05/25 20:07:54    420s]       Thickness        : 0.8
[05/25 20:07:54    420s]       Min Width        : 0.4
[05/25 20:07:54    420s]       Layer Dielectric : 4.1
[05/25 20:07:54    420s] * Layer Id             : 8 - M8
[05/25 20:07:54    420s]       Thickness        : 0.8
[05/25 20:07:54    420s]       Min Width        : 0.4
[05/25 20:07:54    420s]       Layer Dielectric : 4.1
[05/25 20:07:54    420s] * Layer Id             : 9 - M9
[05/25 20:07:54    420s]       Thickness        : 2
[05/25 20:07:54    420s]       Min Width        : 0.8
[05/25 20:07:54    420s]       Layer Dielectric : 4.1
[05/25 20:07:54    420s] * Layer Id             : 10 - M10
[05/25 20:07:54    420s]       Thickness        : 2
[05/25 20:07:54    420s]       Min Width        : 0.8
[05/25 20:07:54    420s]       Layer Dielectric : 4.1
[05/25 20:07:54    420s] extractDetailRC Option : -outfile /tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d -maxResLength 200  -basic
[05/25 20:07:54    420s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/25 20:07:54    420s]       RC Corner Indexes            0   
[05/25 20:07:54    420s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:07:54    420s] Coupling Cap. Scaling Factor : 1.00000 
[05/25 20:07:54    420s] Resistance Scaling Factor    : 1.00000 
[05/25 20:07:54    420s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:07:54    420s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:07:54    420s] Shrink Factor                : 1.00000
[05/25 20:07:54    420s] Initializing multi-corner resistance tables ...
[05/25 20:07:55    420s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1573.2M)
[05/25 20:07:55    420s] Creating parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d' for storing RC.
[05/25 20:07:55    421s] Extracted 10.0003% (CPU Time= 0:00:00.4  MEM= 1642.2M)
[05/25 20:07:55    421s] Extracted 20.0003% (CPU Time= 0:00:00.5  MEM= 1642.2M)
[05/25 20:07:55    421s] Extracted 30.0003% (CPU Time= 0:00:00.8  MEM= 1642.2M)
[05/25 20:07:55    421s] Extracted 40.0004% (CPU Time= 0:00:01.0  MEM= 1642.2M)
[05/25 20:07:56    422s] Extracted 50.0004% (CPU Time= 0:00:01.3  MEM= 1642.2M)
[05/25 20:07:56    422s] Extracted 60.0004% (CPU Time= 0:00:01.3  MEM= 1642.2M)
[05/25 20:07:56    422s] Extracted 70.0004% (CPU Time= 0:00:01.6  MEM= 1646.2M)
[05/25 20:07:56    422s] Extracted 80.0005% (CPU Time= 0:00:01.9  MEM= 1646.2M)
[05/25 20:07:57    422s] Extracted 90.0005% (CPU Time= 0:00:02.1  MEM= 1646.2M)
[05/25 20:07:57    423s] Extracted 100% (CPU Time= 0:00:02.6  MEM= 1646.2M)
[05/25 20:07:57    423s] Number of Extracted Resistors     : 591454
[05/25 20:07:57    423s] Number of Extracted Ground Cap.   : 617528
[05/25 20:07:57    423s] Number of Extracted Coupling Cap. : 1214764
[05/25 20:07:57    423s] Opening parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d' for reading.
[05/25 20:07:57    423s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[05/25 20:07:57    423s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1631.2M)
[05/25 20:07:57    423s] Creating parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb_Filter.rcdb.d' for storing RC.
[05/25 20:07:57    423s] Closing parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d'. 26386 times net's RC data read were performed.
[05/25 20:07:57    423s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1639.242M)
[05/25 20:07:57    423s] Opening parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d' for reading.
[05/25 20:07:57    423s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1639.242M)
[05/25 20:07:57    423s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:03.0  MEM: 1639.242M)
[05/25 20:07:58    424s] Effort level <high> specified for reg2reg path_group
[05/25 20:07:58    424s] Starting SI iteration 1 using Infinite Timing Windows
[05/25 20:07:59    424s] #################################################################################
[05/25 20:07:59    424s] # Design Stage: PostRoute
[05/25 20:07:59    424s] # Design Name: key_generation
[05/25 20:07:59    424s] # Design Mode: 45nm
[05/25 20:07:59    424s] # Analysis Mode: MMMC OCV 
[05/25 20:07:59    424s] # Parasitics Mode: SPEF/RCDB
[05/25 20:07:59    424s] # Signoff Settings: SI On 
[05/25 20:07:59    424s] #################################################################################
[05/25 20:07:59    424s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:07:59    424s] Setting infinite Tws ...
[05/25 20:07:59    424s] First Iteration Infinite Tw... 
[05/25 20:07:59    424s] Calculate late delays in OCV mode...
[05/25 20:07:59    424s] Calculate early delays in OCV mode...
[05/25 20:07:59    424s] Topological Sorting (REAL = 0:00:00.0, MEM = 1579.7M, InitMEM = 1576.4M)
[05/25 20:07:59    424s] Initializing multi-corner resistance tables ...
[05/25 20:07:59    424s] End AAE Lib Interpolated Model. (MEM=1596.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:07:59    424s] Opening parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d' for reading.
[05/25 20:07:59    424s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1596.2M)
[05/25 20:07:59    424s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:08:06    432s] Total number of fetched objects 27071
[05/25 20:08:06    432s] AAE_INFO-618: Total number of nets in the design is 27074,  100.0 percent of the nets selected for SI analysis
[05/25 20:08:06    432s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:08:06    432s] End delay calculation. (MEM=1662.99 CPU=0:00:07.5 REAL=0:00:07.0)
[05/25 20:08:06    432s] *** CDM Built up (cpu=0:00:07.9  real=0:00:07.0  mem= 1663.0M) ***
[05/25 20:08:07    432s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1663.0M)
[05/25 20:08:07    432s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/25 20:08:07    433s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1663.0M)
[05/25 20:08:07    433s] Starting SI iteration 2
[05/25 20:08:07    433s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:08:07    433s] Calculate late delays in OCV mode...
[05/25 20:08:07    433s] Calculate early delays in OCV mode...
[05/25 20:08:07    433s] End AAE Lib Interpolated Model. (MEM=1671.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:08:07    433s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[05/25 20:08:07    433s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 0. 
[05/25 20:08:07    433s] Total number of fetched objects 27071
[05/25 20:08:07    433s] AAE_INFO-618: Total number of nets in the design is 27074,  0.0 percent of the nets selected for SI analysis
[05/25 20:08:07    433s] End delay calculation. (MEM=1639.04 CPU=0:00:00.1 REAL=0:00:00.0)
[05/25 20:08:07    433s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1639.0M) ***
[05/25 20:08:07    433s] *** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:09.0 totSessionCpu=0:07:13 mem=1639.0M)
[05/25 20:08:08    433s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 an 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.020  |  0.109  |  0.020  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
[05/25 20:08:08    433s] Total CPU time: 13.46 sec
[05/25 20:08:08    433s] Total Real time: 14.0 sec
[05/25 20:08:08    433s] Total Memory Usage: 1542.464844 Mbytes
[05/25 20:08:08    433s] Reset AAE Options
[05/25 20:08:08    433s] <CMD> saveDesign Top_final_layout.enc
[05/25 20:08:08    433s] The in-memory database contained RC information but was not saved. To save 
[05/25 20:08:08    433s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/25 20:08:08    433s] so it should only be saved when it is really desired.
[05/25 20:08:08    433s] #- Begin Save netlist data ... (date=05/25 20:08:08, mem=1542.5M)
[05/25 20:08:08    433s] Writing Binary DB to Top_final_layout.enc.dat.tmp/key_generation.v.bin ...
[05/25 20:08:08    433s] #- End Save netlist data ... (date=05/25 20:08:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=865.6M, current mem=2056.5M)
[05/25 20:08:08    433s] #- Begin Save AAE data ... (date=05/25 20:08:08, mem=2056.5M)
[05/25 20:08:08    433s] Saving AAE Data ...
[05/25 20:08:08    433s] #- End Save AAE data ... (date=05/25 20:08:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=865.6M, current mem=2056.5M)
[05/25 20:08:08    433s] #- Begin Save clock tree data ... (date=05/25 20:08:08, mem=2056.5M)
[05/25 20:08:08    433s] #- End Save clock tree data ... (date=05/25 20:08:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=865.8M, current mem=2056.5M)
[05/25 20:08:08    433s] Saving preference file Top_final_layout.enc.dat.tmp/gui.pref.tcl ...
[05/25 20:08:08    433s] Saving mode setting ...
[05/25 20:08:08    433s] Saving global file ...
[05/25 20:08:08    433s] #- Begin Save floorplan data ... (date=05/25 20:08:08, mem=2056.5M)
[05/25 20:08:08    433s] Saving floorplan file ...
[05/25 20:08:08    434s] #- End Save floorplan data ... (date=05/25 20:08:08, total cpu=0:00:00.2, real=0:00:00.0, peak res=866.8M, current mem=2056.5M)
[05/25 20:08:08    434s] Saving Drc markers ...
[05/25 20:08:08    434s] ... No Drc file written since there is no markers found.
[05/25 20:08:08    434s] #- Begin Save placement data ... (date=05/25 20:08:08, mem=2056.5M)
[05/25 20:08:08    434s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/25 20:08:08    434s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2056.5M) ***
[05/25 20:08:08    434s] #- End Save placement data ... (date=05/25 20:08:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=869.6M, current mem=2056.5M)
[05/25 20:08:08    434s] #- Begin Save routing data ... (date=05/25 20:08:08, mem=2056.5M)
[05/25 20:08:08    434s] Saving route file ...
[05/25 20:08:09    434s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2056.5M) ***
[05/25 20:08:09    434s] #- End Save routing data ... (date=05/25 20:08:09, total cpu=0:00:00.3, real=0:00:01.0, peak res=870.1M, current mem=2056.5M)
[05/25 20:08:09    434s] Saving property file Top_final_layout.enc.dat.tmp/key_generation.prop
[05/25 20:08:09    434s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2056.5M) ***
[05/25 20:08:09    434s] #Saving pin access info...
[05/25 20:08:09    434s] #
[05/25 20:08:09    434s] #- Begin Save power constraints data ... (date=05/25 20:08:09, mem=2056.5M)
[05/25 20:08:09    434s] #- End Save power constraints data ... (date=05/25 20:08:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=870.1M, current mem=2056.5M)
[05/25 20:08:09    434s] No integration constraint in the design.
[05/25 20:08:09    434s] Generated self-contained design Top_final_layout.enc.dat.tmp
[05/25 20:08:09    434s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 20:08:09    434s] 
[05/25 20:08:09    434s] <CMD> saveNetlist -phys -includePowerGround Top_phy.v -excludeLeafCell
[05/25 20:08:09    434s] Writing Netlist "Top_phy.v" ...
[05/25 20:08:09    434s] Pwr name (VDD).
[05/25 20:08:09    434s] Gnd name (VSS).
[05/25 20:08:09    434s] 1 Pwr names and 1 Gnd names.
[05/25 20:08:09    434s] Creating all pg connections for top cell (key_generation).
[05/25 20:08:09    434s] <CMD> saveNetlist Top_nophy.v -excludeLeafCell
[05/25 20:08:09    434s] Writing Netlist "Top_nophy.v" ...
[05/25 20:08:09    434s] <CMD> write_sdf Top_conv.sd
[05/25 20:08:09    434s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[05/25 20:08:09    434s] Starting SI iteration 1 using Infinite Timing Windows
[05/25 20:08:09    434s] #################################################################################
[05/25 20:08:09    434s] # Design Stage: PostRoute
[05/25 20:08:09    434s] # Design Name: key_generation
[05/25 20:08:09    434s] # Design Mode: 45nm
[05/25 20:08:09    434s] # Analysis Mode: MMMC OCV 
[05/25 20:08:09    434s] # Parasitics Mode: SPEF/RCDB
[05/25 20:08:09    434s] # Signoff Settings: SI On 
[05/25 20:08:09    434s] #################################################################################
[05/25 20:08:10    435s] Setting infinite Tws ...
[05/25 20:08:10    435s] First Iteration Infinite Tw... 
[05/25 20:08:10    435s] Topological Sorting (REAL = 0:00:00.0, MEM = 1550.3M, InitMEM = 1547.0M)
[05/25 20:08:10    435s] End AAE Lib Interpolated Model. (MEM=1558.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:08:17    442s] Total number of fetched objects 27071
[05/25 20:08:17    442s] AAE_INFO-618: Total number of nets in the design is 27074,  100.0 percent of the nets selected for SI analysis
[05/25 20:08:17    442s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:08:17    442s] End delay calculation. (MEM=1657.17 CPU=0:00:07.1 REAL=0:00:07.0)
[05/25 20:08:17    442s] *** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 1657.2M) ***
[05/25 20:08:18    442s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1657.2M)
[05/25 20:08:18    442s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/25 20:08:18    442s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1657.2M)
[05/25 20:08:18    442s] Starting SI iteration 2
[05/25 20:08:18    443s] End AAE Lib Interpolated Model. (MEM=1657.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:08:19    444s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[05/25 20:08:19    444s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 27071. 
[05/25 20:08:19    444s] Total number of fetched objects 27071
[05/25 20:08:19    444s] AAE_INFO-618: Total number of nets in the design is 27074,  6.2 percent of the nets selected for SI analysis
[05/25 20:08:19    444s] End delay calculation. (MEM=1625.17 CPU=0:00:01.2 REAL=0:00:01.0)
[05/25 20:08:19    444s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1625.2M) ***
[05/25 20:08:20    445s] <CMD> verify_drc -report cnn.drc.rpt -limit 1000
[05/25 20:08:20    445s] #-report cnn.drc.rpt                     # string, default="", user setting
[05/25 20:08:20    445s]  *** Starting Verify DRC (MEM: 1617.1) ***
[05/25 20:08:20    445s] 
[05/25 20:08:20    445s]   VERIFY DRC ...... Starting Verification
[05/25 20:08:20    445s]   VERIFY DRC ...... Initializing
[05/25 20:08:20    445s]   VERIFY DRC ...... Deleting Existing Violations
[05/25 20:08:20    445s]   VERIFY DRC ...... Creating Sub-Areas
[05/25 20:08:20    445s]   VERIFY DRC ...... Using new threading
[05/25 20:08:20    445s]   VERIFY DRC ...... Sub-Area : 1 of 16
[05/25 20:08:20    445s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/25 20:08:20    445s]   VERIFY DRC ...... Sub-Area : 2 of 16
[05/25 20:08:21    446s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/25 20:08:21    446s]   VERIFY DRC ...... Sub-Area : 3 of 16
[05/25 20:08:21    446s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/25 20:08:21    446s]   VERIFY DRC ...... Sub-Area : 4 of 16
[05/25 20:08:21    446s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/25 20:08:21    446s]   VERIFY DRC ...... Sub-Area : 5 of 16
[05/25 20:08:21    446s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/25 20:08:21    446s]   VERIFY DRC ...... Sub-Area : 6 of 16
[05/25 20:08:22    446s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/25 20:08:22    446s]   VERIFY DRC ...... Sub-Area : 7 of 16
[05/25 20:08:22    447s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/25 20:08:22    447s]   VERIFY DRC ...... Sub-Area : 8 of 16
[05/25 20:08:22    447s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/25 20:08:22    447s]   VERIFY DRC ...... Sub-Area : 9 of 16
[05/25 20:08:22    447s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/25 20:08:22    447s]   VERIFY DRC ...... Sub-Area : 10 of 16
[05/25 20:08:23    448s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/25 20:08:23    448s]   VERIFY DRC ...... Sub-Area : 11 of 16
[05/25 20:08:23    448s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/25 20:08:23    448s]   VERIFY DRC ...... Sub-Area : 12 of 16
[05/25 20:08:23    448s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/25 20:08:23    448s]   VERIFY DRC ...... Sub-Area : 13 of 16
[05/25 20:08:23    448s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/25 20:08:23    448s]   VERIFY DRC ...... Sub-Area : 14 of 16
[05/25 20:08:24    448s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/25 20:08:24    448s]   VERIFY DRC ...... Sub-Area : 15 of 16
[05/25 20:08:24    449s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/25 20:08:24    449s]   VERIFY DRC ...... Sub-Area : 16 of 16
[05/25 20:08:24    449s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/25 20:08:24    449s] 
[05/25 20:08:24    449s]   Verification Complete : 0 Viols.
[05/25 20:08:24    449s] 
[05/25 20:08:24    449s]  *** End Verify DRC (CPU: 0:00:03.9  ELAPSED TIME: 4.00  MEM: 106.2M) ***
[05/25 20:08:24    449s] 
[05/25 20:08:24    449s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/25 20:08:24    449s] VERIFY_CONNECTIVITY use new engine.
[05/25 20:08:24    449s] 
[05/25 20:08:24    449s] ******** Start: VERIFY CONNECTIVITY ********
[05/25 20:08:24    449s] Start Time: Sat May 25 20:08:24 2024
[05/25 20:08:24    449s] 
[05/25 20:08:24    449s] Design Name: key_generation
[05/25 20:08:24    449s] Database Units: 2000
[05/25 20:08:24    449s] Design Boundary: (0.0000, 0.0000) (273.4100, 272.1600)
[05/25 20:08:24    449s] Error Limit = 1000; Warning Limit = 50
[05/25 20:08:24    449s] Check all nets
[05/25 20:08:25    450s] **** 20:08:25 **** Processed 5000 nets.
[05/25 20:08:25    450s] **** 20:08:25 **** Processed 10000 nets.
[05/25 20:08:25    450s] **** 20:08:25 **** Processed 15000 nets.
[05/25 20:08:26    450s] **** 20:08:26 **** Processed 20000 nets.
[05/25 20:08:26    450s] **** 20:08:26 **** Processed 25000 nets.
[05/25 20:08:26    450s] 
[05/25 20:08:26    450s] Begin Summary 
[05/25 20:08:26    450s]   Found no problems or warnings.
[05/25 20:08:26    450s] End Summary
[05/25 20:08:26    450s] 
[05/25 20:08:26    450s] End Time: Sat May 25 20:08:26 2024
[05/25 20:08:26    450s] Time Elapsed: 0:00:02.0
[05/25 20:08:26    450s] 
[05/25 20:08:26    450s] ******** End: VERIFY CONNECTIVITY ********
[05/25 20:08:26    450s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/25 20:08:26    450s]   (CPU Time: 0:00:01.5  MEM: 0.000M)
[05/25 20:08:26    450s] 
[05/25 20:08:26    450s] <CMD> verifyProcessAntenna -reportfile cnn.antenna.rpt -error 1000
[05/25 20:08:26    450s] 
[05/25 20:08:26    450s] ******* START VERIFY ANTENNA ********
[05/25 20:08:26    450s] Report File: cnn.antenna.rpt
[05/25 20:08:26    450s] LEF Macro File: key_generation.antenna.lef
[05/25 20:08:26    451s] 5000 nets processed: 0 violations
[05/25 20:08:26    451s] 10000 nets processed: 0 violations
[05/25 20:08:27    451s] 15000 nets processed: 0 violations
[05/25 20:08:27    452s] 20000 nets processed: 0 violations
[05/25 20:08:27    452s] 25000 nets processed: 0 violations
[05/25 20:08:27    452s] Verification Complete: 0 Violations
[05/25 20:08:27    452s] ******* DONE VERIFY ANTENNA ********
[05/25 20:08:27    452s] (CPU Time: 0:00:01.3  MEM: 0.000M)
[05/25 20:08:27    452s] 
[05/25 20:11:17    458s] <CMD> pan -106.600 88.833
[05/25 20:11:51    460s] <CMD> pan 209.848 98.219
[05/25 20:11:52    461s] <CMD> pan 13.563 -5.086
[05/25 20:11:55    461s] <CMD> pan 8.833 -3.704
[05/25 20:14:50    467s] <CMD> verify_drc -report cnn.drc.rpt -limit 1000
[05/25 20:14:50    467s] #-report cnn.drc.rpt                     # string, default="", user setting
[05/25 20:14:50    467s]  *** Starting Verify DRC (MEM: 2189.2) ***
[05/25 20:14:50    467s] 
[05/25 20:14:50    467s]   VERIFY DRC ...... Starting Verification
[05/25 20:14:50    467s]   VERIFY DRC ...... Initializing
[05/25 20:14:50    467s]   VERIFY DRC ...... Deleting Existing Violations
[05/25 20:14:50    467s]   VERIFY DRC ...... Creating Sub-Areas
[05/25 20:14:50    467s]   VERIFY DRC ...... Using new threading
[05/25 20:14:50    467s]   VERIFY DRC ...... Sub-Area : 1 of 16
[05/25 20:14:50    467s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/25 20:14:50    467s]   VERIFY DRC ...... Sub-Area : 2 of 16
[05/25 20:14:51    468s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/25 20:14:51    468s]   VERIFY DRC ...... Sub-Area : 3 of 16
[05/25 20:14:51    468s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/25 20:14:51    468s]   VERIFY DRC ...... Sub-Area : 4 of 16
[05/25 20:14:51    468s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/25 20:14:51    468s]   VERIFY DRC ...... Sub-Area : 5 of 16
[05/25 20:14:51    468s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/25 20:14:51    468s]   VERIFY DRC ...... Sub-Area : 6 of 16
[05/25 20:14:52    469s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/25 20:14:52    469s]   VERIFY DRC ...... Sub-Area : 7 of 16
[05/25 20:14:52    469s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/25 20:14:52    469s]   VERIFY DRC ...... Sub-Area : 8 of 16
[05/25 20:14:52    469s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/25 20:14:52    469s]   VERIFY DRC ...... Sub-Area : 9 of 16
[05/25 20:14:52    469s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/25 20:14:52    469s]   VERIFY DRC ...... Sub-Area : 10 of 16
[05/25 20:14:53    470s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/25 20:14:53    470s]   VERIFY DRC ...... Sub-Area : 11 of 16
[05/25 20:14:53    470s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/25 20:14:53    470s]   VERIFY DRC ...... Sub-Area : 12 of 16
[05/25 20:14:53    470s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/25 20:14:53    470s]   VERIFY DRC ...... Sub-Area : 13 of 16
[05/25 20:14:53    470s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/25 20:14:53    470s]   VERIFY DRC ...... Sub-Area : 14 of 16
[05/25 20:14:53    470s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/25 20:14:53    470s]   VERIFY DRC ...... Sub-Area : 15 of 16
[05/25 20:14:54    471s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/25 20:14:54    471s]   VERIFY DRC ...... Sub-Area : 16 of 16
[05/25 20:14:54    471s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/25 20:14:54    471s] 
[05/25 20:14:54    471s]   Verification Complete : 0 Viols.
[05/25 20:14:54    471s] 
[05/25 20:14:54    471s]  *** End Verify DRC (CPU: 0:00:03.8  ELAPSED TIME: 4.00  MEM: 21.5M) ***
[05/25 20:14:54    471s] 
[05/25 20:14:54    471s] <CMD> verifyConnectivity -report cnn.drc.rpt -type all -error 1000 -warning 50
[05/25 20:14:54    471s] VERIFY_CONNECTIVITY use new engine.
[05/25 20:14:54    471s] 
[05/25 20:14:54    471s] ******** Start: VERIFY CONNECTIVITY ********
[05/25 20:14:54    471s] Start Time: Sat May 25 20:14:54 2024
[05/25 20:14:54    471s] 
[05/25 20:14:54    471s] Design Name: key_generation
[05/25 20:14:54    471s] Database Units: 2000
[05/25 20:14:54    471s] Design Boundary: (0.0000, 0.0000) (273.4100, 272.1600)
[05/25 20:14:54    471s] Error Limit = 1000; Warning Limit = 50
[05/25 20:14:54    471s] Check all nets
[05/25 20:14:55    472s] **** 20:14:55 **** Processed 5000 nets.
[05/25 20:14:55    472s] **** 20:14:55 **** Processed 10000 nets.
[05/25 20:14:55    472s] **** 20:14:55 **** Processed 15000 nets.
[05/25 20:14:55    472s] **** 20:14:55 **** Processed 20000 nets.
[05/25 20:14:55    472s] **** 20:14:55 **** Processed 25000 nets.
[05/25 20:14:55    472s] 
[05/25 20:14:55    472s] Begin Summary 
[05/25 20:14:55    472s]   Found no problems or warnings.
[05/25 20:14:55    472s] End Summary
[05/25 20:14:55    472s] 
[05/25 20:14:55    472s] End Time: Sat May 25 20:14:55 2024
[05/25 20:14:55    472s] Time Elapsed: 0:00:01.0
[05/25 20:14:55    472s] 
[05/25 20:14:55    472s] ******** End: VERIFY CONNECTIVITY ********
[05/25 20:14:55    472s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/25 20:14:55    472s]   (CPU Time: 0:00:01.5  MEM: 0.000M)
[05/25 20:14:55    472s] 
[05/25 20:15:29    474s] <CMD> verify_drc -report drc.rpt -limit 1000
[05/25 20:15:29    474s] #-report drc.rpt                         # string, default="", user setting
[05/25 20:15:29    474s]  *** Starting Verify DRC (MEM: 2210.8) ***
[05/25 20:15:29    474s] 
[05/25 20:15:29    474s]   VERIFY DRC ...... Starting Verification
[05/25 20:15:29    474s]   VERIFY DRC ...... Initializing
[05/25 20:15:29    474s]   VERIFY DRC ...... Deleting Existing Violations
[05/25 20:15:29    474s]   VERIFY DRC ...... Creating Sub-Areas
[05/25 20:15:29    474s]   VERIFY DRC ...... Using new threading
[05/25 20:15:29    474s]   VERIFY DRC ...... Sub-Area : 1 of 16
[05/25 20:15:29    474s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/25 20:15:29    474s]   VERIFY DRC ...... Sub-Area : 2 of 16
[05/25 20:15:30    474s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/25 20:15:30    474s]   VERIFY DRC ...... Sub-Area : 3 of 16
[05/25 20:15:30    474s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/25 20:15:30    474s]   VERIFY DRC ...... Sub-Area : 4 of 16
[05/25 20:15:30    474s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/25 20:15:30    474s]   VERIFY DRC ...... Sub-Area : 5 of 16
[05/25 20:15:30    475s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/25 20:15:30    475s]   VERIFY DRC ...... Sub-Area : 6 of 16
[05/25 20:15:31    475s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/25 20:15:31    475s]   VERIFY DRC ...... Sub-Area : 7 of 16
[05/25 20:15:31    475s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/25 20:15:31    475s]   VERIFY DRC ...... Sub-Area : 8 of 16
[05/25 20:15:31    476s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/25 20:15:31    476s]   VERIFY DRC ...... Sub-Area : 9 of 16
[05/25 20:15:31    476s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/25 20:15:31    476s]   VERIFY DRC ...... Sub-Area : 10 of 16
[05/25 20:15:32    476s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/25 20:15:32    476s]   VERIFY DRC ...... Sub-Area : 11 of 16
[05/25 20:15:32    476s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/25 20:15:32    476s]   VERIFY DRC ...... Sub-Area : 12 of 16
[05/25 20:15:32    477s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/25 20:15:32    477s]   VERIFY DRC ...... Sub-Area : 13 of 16
[05/25 20:15:32    477s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/25 20:15:32    477s]   VERIFY DRC ...... Sub-Area : 14 of 16
[05/25 20:15:33    477s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/25 20:15:33    477s]   VERIFY DRC ...... Sub-Area : 15 of 16
[05/25 20:15:33    477s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/25 20:15:33    477s]   VERIFY DRC ...... Sub-Area : 16 of 16
[05/25 20:15:33    477s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/25 20:15:33    477s] 
[05/25 20:15:33    477s]   Verification Complete : 0 Viols.
[05/25 20:15:33    477s] 
[05/25 20:15:33    477s]  *** End Verify DRC (CPU: 0:00:03.8  ELAPSED TIME: 4.00  MEM: 1.5M) ***
[05/25 20:15:33    477s] 
[05/25 20:15:33    477s] <CMD> verifyConnectivity -report connectivity.rpt -type all -error 1000 -warning 50
[05/25 20:15:33    477s] VERIFY_CONNECTIVITY use new engine.
[05/25 20:15:33    477s] 
[05/25 20:15:33    477s] ******** Start: VERIFY CONNECTIVITY ********
[05/25 20:15:33    477s] Start Time: Sat May 25 20:15:33 2024
[05/25 20:15:33    477s] 
[05/25 20:15:33    477s] Design Name: key_generation
[05/25 20:15:33    477s] Database Units: 2000
[05/25 20:15:33    477s] Design Boundary: (0.0000, 0.0000) (273.4100, 272.1600)
[05/25 20:15:33    477s] Error Limit = 1000; Warning Limit = 50
[05/25 20:15:33    477s] Check all nets
[05/25 20:15:34    478s] **** 20:15:34 **** Processed 5000 nets.
[05/25 20:15:34    478s] **** 20:15:34 **** Processed 10000 nets.
[05/25 20:15:34    479s] **** 20:15:34 **** Processed 15000 nets.
[05/25 20:15:34    479s] **** 20:15:34 **** Processed 20000 nets.
[05/25 20:15:34    479s] **** 20:15:34 **** Processed 25000 nets.
[05/25 20:15:35    479s] 
[05/25 20:15:35    479s] Begin Summary 
[05/25 20:15:35    479s]   Found no problems or warnings.
[05/25 20:15:35    479s] End Summary
[05/25 20:15:35    479s] 
[05/25 20:15:35    479s] End Time: Sat May 25 20:15:35 2024
[05/25 20:15:35    479s] Time Elapsed: 0:00:02.0
[05/25 20:15:35    479s] 
[05/25 20:15:35    479s] ******** End: VERIFY CONNECTIVITY ********
[05/25 20:15:35    479s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/25 20:15:35    479s]   (CPU Time: 0:00:01.5  MEM: 0.000M)
[05/25 20:15:35    479s] 
[05/25 20:15:40    479s] <CMD> verifyProcessAntenna -reportfile antenna.rpt -error 1000
[05/25 20:15:40    479s] 
[05/25 20:15:40    479s] ******* START VERIFY ANTENNA ********
[05/25 20:15:40    479s] Report File: antenna.rpt
[05/25 20:15:40    479s] LEF Macro File: key_generation.antenna.lef
[05/25 20:15:41    480s] 5000 nets processed: 0 violations
[05/25 20:15:41    480s] 10000 nets processed: 0 violations
[05/25 20:15:41    480s] 15000 nets processed: 0 violations
[05/25 20:15:42    480s] 20000 nets processed: 0 violations
[05/25 20:15:42    480s] 25000 nets processed: 0 violations
[05/25 20:15:42    480s] Verification Complete: 0 Violations
[05/25 20:15:42    480s] ******* DONE VERIFY ANTENNA ********
[05/25 20:15:42    480s] (CPU Time: 0:00:01.3  MEM: 0.000M)
[05/25 20:15:42    480s] 
[05/25 20:17:45    484s] <CMD> set_ccopt_property update_io_latency false
[05/25 20:17:45    484s] <CMD> clockDesign -specFile Clock.ctstch -outDir clock_report
[05/25 20:17:45    484s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[05/25 20:17:45    484s] **ERROR: (IMPCK-2002):	Cannot open Clock.ctstch: couldn't open "Clock.ctstch": no such file or directory**WARN: (IMPCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
[05/25 20:17:45    484s] 
[05/25 20:17:45    484s]   clockDesign
[05/25 20:17:45    484s]     [-specFile {filename1 filename2 ...}]
[05/25 20:17:45    484s]     [-genSpecOnly filename]
[05/25 20:17:45    484s]     [-outDir dirname]
[05/25 20:17:45    484s]     [-clk clockname]
[05/25 20:17:45    484s]     [-macromodel filename]
[05/25 20:17:45    484s]     [-check]
[05/25 20:17:45    484s]     [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
[05/25 20:17:45    484s]     [-noDeleteClockTree]
[05/25 20:17:45    484s]     [-postCTSsdcFile filename]
[05/25 20:17:45    484s]     [-incrPostCTSsdcFile filename]
[05/25 20:17:45    484s]     [-pulsedLatch]
[05/25 20:17:45    484s]     [-honorSDCDontTouch]
[05/25 20:17:45    484s]     [-preserveAssertion]
[05/25 20:17:45    484s]     [-skipTimeDesign]
[05/25 20:17:45    484s]     [-noSkipTimeDesign]
[05/25 20:17:45    484s]   
[05/25 20:17:45    484s] 
[05/25 20:17:45    484s] *** Summary of all messages that are not suppressed in this session:
[05/25 20:17:45    484s] Severity  ID               Count  Summary                                  
[05/25 20:17:45    484s] WARNING   IMPCK-9000           1  %s                                       
[05/25 20:17:45    484s] ERROR     IMPCK-2002           1  Cannot open %s: %s                       
[05/25 20:17:45    484s] *** Message Summary: 1 warning(s), 1 error(s)
[05/25 20:17:45    484s] 
[05/25 20:17:45    484s] <CMD> checkPlace Top.checkPlace
[05/25 20:17:45    484s] #spOpts: N=45 
[05/25 20:17:45    484s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:17:45    484s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:17:45    485s] Initialize ViaPillar Halo for 65273 instances.
[05/25 20:17:45    485s] Begin checking placement ... (start mem=2212.3M, init mem=2212.3M)
[05/25 20:17:45    485s] *info: Placed = 65273          (Fixed = 43498)
[05/25 20:17:45    485s] *info: Unplaced = 0           
[05/25 20:17:45    485s] Placement Density:100.00%(43343/43343)
[05/25 20:17:45    485s] Placement Density (including fixed std cells):100.00%(71110/71110)
[05/25 20:17:45    485s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=2212.3M)
[05/25 20:17:45    485s] <CMD> timeDesign -postCTS -numPaths 200
[05/25 20:17:45    485s]  Reset EOS DB
[05/25 20:17:45    485s] Ignoring AAE DB Resetting ...
[05/25 20:17:46    485s] Closing parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d'. 26385 times net's RC data read were performed.
[05/25 20:17:46    485s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for tQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'tQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for tQuantus extraction to take place.
[05/25 20:17:46    485s] Extraction called for design 'key_generation' of instances=65273 and nets=27074 using extraction engine 'postRoute' at effort level 'low' .
[05/25 20:17:46    485s] PostRoute (effortLevel low) RC Extraction called for design key_generation.
[05/25 20:17:46    485s] RC Extraction called in multi-corner(1) mode.
[05/25 20:17:46    485s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:17:46    485s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:17:46    485s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/25 20:17:46    485s] * Layer Id             : 1 - M1
[05/25 20:17:46    485s]       Thickness        : 0.13
[05/25 20:17:46    485s]       Min Width        : 0.07
[05/25 20:17:46    485s]       Layer Dielectric : 4.1
[05/25 20:17:46    485s] * Layer Id             : 2 - M2
[05/25 20:17:46    485s]       Thickness        : 0.14
[05/25 20:17:46    485s]       Min Width        : 0.07
[05/25 20:17:46    485s]       Layer Dielectric : 4.1
[05/25 20:17:46    485s] * Layer Id             : 3 - M3
[05/25 20:17:46    485s]       Thickness        : 0.14
[05/25 20:17:46    485s]       Min Width        : 0.07
[05/25 20:17:46    485s]       Layer Dielectric : 4.1
[05/25 20:17:46    485s] * Layer Id             : 4 - M4
[05/25 20:17:46    485s]       Thickness        : 0.28
[05/25 20:17:46    485s]       Min Width        : 0.14
[05/25 20:17:46    485s]       Layer Dielectric : 4.1
[05/25 20:17:46    485s] * Layer Id             : 5 - M5
[05/25 20:17:46    485s]       Thickness        : 0.28
[05/25 20:17:46    485s]       Min Width        : 0.14
[05/25 20:17:46    485s]       Layer Dielectric : 4.1
[05/25 20:17:46    485s] * Layer Id             : 6 - M6
[05/25 20:17:46    485s]       Thickness        : 0.28
[05/25 20:17:46    485s]       Min Width        : 0.14
[05/25 20:17:46    485s]       Layer Dielectric : 4.1
[05/25 20:17:46    485s] * Layer Id             : 7 - M7
[05/25 20:17:46    485s]       Thickness        : 0.8
[05/25 20:17:46    485s]       Min Width        : 0.4
[05/25 20:17:46    485s]       Layer Dielectric : 4.1
[05/25 20:17:46    485s] * Layer Id             : 8 - M8
[05/25 20:17:46    485s]       Thickness        : 0.8
[05/25 20:17:46    485s]       Min Width        : 0.4
[05/25 20:17:46    485s]       Layer Dielectric : 4.1
[05/25 20:17:46    485s] * Layer Id             : 9 - M9
[05/25 20:17:46    485s]       Thickness        : 2
[05/25 20:17:46    485s]       Min Width        : 0.8
[05/25 20:17:46    485s]       Layer Dielectric : 4.1
[05/25 20:17:46    485s] * Layer Id             : 10 - M10
[05/25 20:17:46    485s]       Thickness        : 2
[05/25 20:17:46    485s]       Min Width        : 0.8
[05/25 20:17:46    485s]       Layer Dielectric : 4.1
[05/25 20:17:46    485s] extractDetailRC Option : -outfile /tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d -maxResLength 200  -basic
[05/25 20:17:46    485s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/25 20:17:46    485s]       RC Corner Indexes            0   
[05/25 20:17:46    485s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:17:46    485s] Coupling Cap. Scaling Factor : 1.00000 
[05/25 20:17:46    485s] Resistance Scaling Factor    : 1.00000 
[05/25 20:17:46    485s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:17:46    485s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:17:46    485s] Shrink Factor                : 1.00000
[05/25 20:17:46    485s] Initializing multi-corner resistance tables ...
[05/25 20:17:46    485s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2212.3M)
[05/25 20:17:46    485s] Creating parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d' for storing RC.
[05/25 20:17:46    485s] Extracted 10.0003% (CPU Time= 0:00:00.4  MEM= 2268.3M)
[05/25 20:17:46    486s] Extracted 20.0003% (CPU Time= 0:00:00.5  MEM= 2268.3M)
[05/25 20:17:47    486s] Extracted 30.0003% (CPU Time= 0:00:00.8  MEM= 2268.3M)
[05/25 20:17:47    486s] Extracted 40.0004% (CPU Time= 0:00:01.1  MEM= 2268.3M)
[05/25 20:17:47    486s] Extracted 50.0004% (CPU Time= 0:00:01.3  MEM= 2268.3M)
[05/25 20:17:47    486s] Extracted 60.0004% (CPU Time= 0:00:01.3  MEM= 2268.3M)
[05/25 20:17:47    487s] Extracted 70.0004% (CPU Time= 0:00:01.6  MEM= 2268.3M)
[05/25 20:17:48    487s] Extracted 80.0005% (CPU Time= 0:00:01.9  MEM= 2268.3M)
[05/25 20:17:48    487s] Extracted 90.0005% (CPU Time= 0:00:02.1  MEM= 2268.3M)
[05/25 20:17:48    488s] Extracted 100% (CPU Time= 0:00:02.6  MEM= 2268.3M)
[05/25 20:17:49    488s] Number of Extracted Resistors     : 591454
[05/25 20:17:49    488s] Number of Extracted Ground Cap.   : 617528
[05/25 20:17:49    488s] Number of Extracted Coupling Cap. : 1214764
[05/25 20:17:49    488s] Opening parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d' for reading.
[05/25 20:17:49    488s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[05/25 20:17:49    488s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2244.3M)
[05/25 20:17:49    488s] Creating parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb_Filter.rcdb.d' for storing RC.
[05/25 20:17:49    488s] Closing parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d'. 26386 times net's RC data read were performed.
[05/25 20:17:49    488s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2244.293M)
[05/25 20:17:49    488s] Opening parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d' for reading.
[05/25 20:17:49    488s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2244.293M)
[05/25 20:17:49    488s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:03.0  MEM: 2244.293M)
[05/25 20:17:49    488s] Starting SI iteration 1 using Infinite Timing Windows
[05/25 20:17:49    488s] #################################################################################
[05/25 20:17:49    488s] # Design Stage: PostRoute
[05/25 20:17:49    488s] # Design Name: key_generation
[05/25 20:17:49    488s] # Design Mode: 45nm
[05/25 20:17:49    488s] # Analysis Mode: MMMC OCV 
[05/25 20:17:49    488s] # Parasitics Mode: SPEF/RCDB
[05/25 20:17:49    488s] # Signoff Settings: SI On 
[05/25 20:17:49    488s] #################################################################################
[05/25 20:17:49    489s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:17:49    489s] Setting infinite Tws ...
[05/25 20:17:49    489s] First Iteration Infinite Tw... 
[05/25 20:17:49    489s] Calculate early delays in OCV mode...
[05/25 20:17:49    489s] Calculate late delays in OCV mode...
[05/25 20:17:49    489s] Topological Sorting (REAL = 0:00:00.0, MEM = 2244.3M, InitMEM = 2244.3M)
[05/25 20:17:49    489s] Initializing multi-corner resistance tables ...
[05/25 20:17:49    489s] End AAE Lib Interpolated Model. (MEM=2260.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:17:49    489s] Opening parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d' for reading.
[05/25 20:17:49    489s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2260.8M)
[05/25 20:17:49    489s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:17:57    496s] Total number of fetched objects 27071
[05/25 20:17:57    496s] AAE_INFO-618: Total number of nets in the design is 27074,  100.0 percent of the nets selected for SI analysis
[05/25 20:17:57    496s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:17:57    496s] End delay calculation. (MEM=2279.86 CPU=0:00:07.4 REAL=0:00:07.0)
[05/25 20:17:57    496s] *** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 2279.9M) ***
[05/25 20:17:57    497s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2279.9M)
[05/25 20:17:57    497s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/25 20:17:58    497s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 2279.9M)
[05/25 20:17:58    497s] Starting SI iteration 2
[05/25 20:17:58    497s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:17:58    497s] Calculate early delays in OCV mode...
[05/25 20:17:58    497s] Calculate late delays in OCV mode...
[05/25 20:17:58    497s] End AAE Lib Interpolated Model. (MEM=2287.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:17:59    498s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[05/25 20:17:59    498s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 27071. 
[05/25 20:17:59    498s] Total number of fetched objects 27071
[05/25 20:17:59    498s] AAE_INFO-618: Total number of nets in the design is 27074,  6.2 percent of the nets selected for SI analysis
[05/25 20:17:59    498s] End delay calculation. (MEM=2255.91 CPU=0:00:01.1 REAL=0:00:01.0)
[05/25 20:17:59    498s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 2255.9M) ***
[05/25 20:17:59    498s] Closing parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d'. 26385 times net's RC data read were performed.
[05/25 20:17:59    498s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/25 20:17:59    498s] Type 'man IMPEXT-3493' for more detail.
[05/25 20:17:59    498s] Start to check current routing status for nets...
[05/25 20:17:59    498s] Using hname+ instead name for net compare
[05/25 20:17:59    498s] All nets are already routed correctly.
[05/25 20:17:59    498s] End to check current routing status for nets (mem=2142.2M)
[05/25 20:17:59    498s] Extraction called for design 'key_generation' of instances=65273 and nets=27074 using extraction engine 'preRoute' .
[05/25 20:17:59    498s] PreRoute RC Extraction called for design key_generation.
[05/25 20:17:59    498s] RC Extraction called in multi-corner(1) mode.
[05/25 20:17:59    498s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:17:59    498s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:17:59    498s] RCMode: PreRoute
[05/25 20:17:59    498s]       RC Corner Indexes            0   
[05/25 20:17:59    498s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:17:59    498s] Resistance Scaling Factor    : 1.00000 
[05/25 20:17:59    498s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:17:59    498s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:17:59    498s] Shrink Factor                : 1.00000
[05/25 20:17:59    498s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:17:59    498s] Updating RC grid for preRoute extraction ...
[05/25 20:17:59    498s] Initializing multi-corner resistance tables ...
[05/25 20:17:59    498s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2142.203M)
[05/25 20:17:59    499s] Effort level <high> specified for reg2reg path_group
[05/25 20:18:00    499s] End AAE Lib Interpolated Model. (MEM=2118.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:18:00    499s] Begin: glitch net info
[05/25 20:18:00    499s] glitchNet u_out[18] slk -0.0352 siFix 0 extSpace 0 prio 0
[05/25 20:18:00    499s] glitchNet u_out[11] slk -0.0407 siFix 0 extSpace 0 prio 0
[05/25 20:18:00    499s] glitchNet u_out[10] slk -0.055 siFix 0 extSpace 0 prio 0
[05/25 20:18:00    499s] glitch slack range: number of glitch nets
[05/25 20:18:00    499s] glitch slack < -0.32 : 0
[05/25 20:18:00    499s] -0.32 < glitch slack < -0.28 : 0
[05/25 20:18:00    499s] -0.28 < glitch slack < -0.24 : 0
[05/25 20:18:00    499s] -0.24 < glitch slack < -0.2 : 0
[05/25 20:18:00    499s] -0.2 < glitch slack < -0.16 : 0
[05/25 20:18:00    499s] -0.16 < glitch slack < -0.12 : 0
[05/25 20:18:00    499s] -0.12 < glitch slack < -0.08 : 0
[05/25 20:18:00    499s] -0.08 < glitch slack < -0.04 : 2
[05/25 20:18:00    499s] -0.04 < glitch slack : 1
[05/25 20:18:00    499s] End: glitch net info
[05/25 20:18:00    499s] Starting SI iteration 1 using Infinite Timing Windows
[05/25 20:18:00    499s] #################################################################################
[05/25 20:18:00    499s] # Design Stage: PostRoute
[05/25 20:18:00    499s] # Design Name: key_generation
[05/25 20:18:00    499s] # Design Mode: 45nm
[05/25 20:18:00    499s] # Analysis Mode: MMMC OCV 
[05/25 20:18:00    499s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:18:00    499s] # Signoff Settings: SI On 
[05/25 20:18:00    499s] #################################################################################
[05/25 20:18:00    499s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:18:00    499s] Setting infinite Tws ...
[05/25 20:18:00    499s] First Iteration Infinite Tw... 
[05/25 20:18:00    499s] Calculate early delays in OCV mode...
[05/25 20:18:00    499s] Calculate late delays in OCV mode...
[05/25 20:18:00    499s] Topological Sorting (REAL = 0:00:00.0, MEM = 2173.8M, InitMEM = 2173.8M)
[05/25 20:18:00    499s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/25 20:18:00    499s] End AAE Lib Interpolated Model. (MEM=2190.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:18:05    504s] Total number of fetched objects 27071
[05/25 20:18:05    504s] AAE_INFO-618: Total number of nets in the design is 27074,  100.0 percent of the nets selected for SI analysis
[05/25 20:18:05    504s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:18:05    504s] End delay calculation. (MEM=2241.41 CPU=0:00:04.3 REAL=0:00:04.0)
[05/25 20:18:05    504s] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 2241.4M) ***
[05/25 20:18:05    505s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2241.4M)
[05/25 20:18:05    505s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/25 20:18:05    505s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2241.4M)
[05/25 20:18:05    505s] Starting SI iteration 2
[05/25 20:18:06    505s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:18:06    505s] Calculate early delays in OCV mode...
[05/25 20:18:06    505s] Calculate late delays in OCV mode...
[05/25 20:18:06    505s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/25 20:18:06    505s] End AAE Lib Interpolated Model. (MEM=2249.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:18:06    505s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[05/25 20:18:06    505s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 27071. 
[05/25 20:18:06    505s] Total number of fetched objects 27071
[05/25 20:18:06    505s] AAE_INFO-618: Total number of nets in the design is 27074,  0.0 percent of the nets selected for SI analysis
[05/25 20:18:06    505s] End delay calculation. (MEM=2217.45 CPU=0:00:00.1 REAL=0:00:00.0)
[05/25 20:18:06    505s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2217.5M) ***
[05/25 20:18:06    505s] *** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:08:26 mem=2217.5M)
[05/25 20:18:08    507s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.084  | -0.084  | -0.045  |
|           TNS (ns):| -0.320  | -0.245  | -0.075  |
|    Violating Paths:|    9    |    6    |    3    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     20 (20)      |   -0.017   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Routing Overflow: 0.03% H and 0.01% V
Total number of glitch violations: 3
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/25 20:18:08    507s] Total CPU time: 22.49 sec
[05/25 20:18:08    507s] Total Real time: 23.0 sec
[05/25 20:18:08    507s] Total Memory Usage: 2142.9375 Mbytes
[05/25 20:18:08    507s] Reset AAE Options
[05/25 20:18:08    507s] <CMD> timeDesign -postCTS -hold -numPaths 200
[05/25 20:18:08    507s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/25 20:18:08    507s] Type 'man IMPEXT-3493' for more detail.
[05/25 20:18:08    507s]  Reset EOS DB
[05/25 20:18:08    507s] Ignoring AAE DB Resetting ...
[05/25 20:18:08    507s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for tQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'tQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for tQuantus extraction to take place.
[05/25 20:18:08    507s] Extraction called for design 'key_generation' of instances=65273 and nets=27074 using extraction engine 'postRoute' at effort level 'low' .
[05/25 20:18:08    507s] PostRoute (effortLevel low) RC Extraction called for design key_generation.
[05/25 20:18:08    507s] RC Extraction called in multi-corner(1) mode.
[05/25 20:18:08    507s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:18:08    507s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:18:08    507s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/25 20:18:08    507s] * Layer Id             : 1 - M1
[05/25 20:18:08    507s]       Thickness        : 0.13
[05/25 20:18:08    507s]       Min Width        : 0.07
[05/25 20:18:08    507s]       Layer Dielectric : 4.1
[05/25 20:18:08    507s] * Layer Id             : 2 - M2
[05/25 20:18:08    507s]       Thickness        : 0.14
[05/25 20:18:08    507s]       Min Width        : 0.07
[05/25 20:18:08    507s]       Layer Dielectric : 4.1
[05/25 20:18:08    507s] * Layer Id             : 3 - M3
[05/25 20:18:08    507s]       Thickness        : 0.14
[05/25 20:18:08    507s]       Min Width        : 0.07
[05/25 20:18:08    507s]       Layer Dielectric : 4.1
[05/25 20:18:08    507s] * Layer Id             : 4 - M4
[05/25 20:18:08    507s]       Thickness        : 0.28
[05/25 20:18:08    507s]       Min Width        : 0.14
[05/25 20:18:08    507s]       Layer Dielectric : 4.1
[05/25 20:18:08    507s] * Layer Id             : 5 - M5
[05/25 20:18:08    507s]       Thickness        : 0.28
[05/25 20:18:08    507s]       Min Width        : 0.14
[05/25 20:18:08    507s]       Layer Dielectric : 4.1
[05/25 20:18:08    507s] * Layer Id             : 6 - M6
[05/25 20:18:08    507s]       Thickness        : 0.28
[05/25 20:18:08    507s]       Min Width        : 0.14
[05/25 20:18:08    507s]       Layer Dielectric : 4.1
[05/25 20:18:08    507s] * Layer Id             : 7 - M7
[05/25 20:18:08    507s]       Thickness        : 0.8
[05/25 20:18:08    507s]       Min Width        : 0.4
[05/25 20:18:08    507s]       Layer Dielectric : 4.1
[05/25 20:18:08    507s] * Layer Id             : 8 - M8
[05/25 20:18:08    507s]       Thickness        : 0.8
[05/25 20:18:08    507s]       Min Width        : 0.4
[05/25 20:18:08    507s]       Layer Dielectric : 4.1
[05/25 20:18:08    507s] * Layer Id             : 9 - M9
[05/25 20:18:08    507s]       Thickness        : 2
[05/25 20:18:08    507s]       Min Width        : 0.8
[05/25 20:18:08    507s]       Layer Dielectric : 4.1
[05/25 20:18:08    507s] * Layer Id             : 10 - M10
[05/25 20:18:08    507s]       Thickness        : 2
[05/25 20:18:08    507s]       Min Width        : 0.8
[05/25 20:18:08    507s]       Layer Dielectric : 4.1
[05/25 20:18:08    507s] extractDetailRC Option : -outfile /tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d -maxResLength 200  -basic
[05/25 20:18:08    507s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/25 20:18:08    507s]       RC Corner Indexes            0   
[05/25 20:18:08    507s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:18:08    507s] Coupling Cap. Scaling Factor : 1.00000 
[05/25 20:18:08    507s] Resistance Scaling Factor    : 1.00000 
[05/25 20:18:08    507s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:18:08    507s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:18:08    507s] Shrink Factor                : 1.00000
[05/25 20:18:08    508s] Initializing multi-corner resistance tables ...
[05/25 20:18:09    508s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2142.9M)
[05/25 20:18:09    508s] Creating parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d' for storing RC.
[05/25 20:18:09    508s] Extracted 10.0003% (CPU Time= 0:00:00.4  MEM= 2213.0M)
[05/25 20:18:09    508s] Extracted 20.0003% (CPU Time= 0:00:00.5  MEM= 2213.0M)
[05/25 20:18:09    508s] Extracted 30.0003% (CPU Time= 0:00:00.8  MEM= 2213.0M)
[05/25 20:18:10    509s] Extracted 40.0004% (CPU Time= 0:00:01.1  MEM= 2213.0M)
[05/25 20:18:10    509s] Extracted 50.0004% (CPU Time= 0:00:01.3  MEM= 2213.0M)
[05/25 20:18:10    509s] Extracted 60.0004% (CPU Time= 0:00:01.4  MEM= 2213.0M)
[05/25 20:18:10    509s] Extracted 70.0004% (CPU Time= 0:00:01.7  MEM= 2217.0M)
[05/25 20:18:10    510s] Extracted 80.0005% (CPU Time= 0:00:02.0  MEM= 2217.0M)
[05/25 20:18:11    510s] Extracted 90.0005% (CPU Time= 0:00:02.2  MEM= 2217.0M)
[05/25 20:18:11    510s] Extracted 100% (CPU Time= 0:00:02.7  MEM= 2217.0M)
[05/25 20:18:11    510s] Number of Extracted Resistors     : 591454
[05/25 20:18:11    510s] Number of Extracted Ground Cap.   : 617528
[05/25 20:18:11    510s] Number of Extracted Coupling Cap. : 1214764
[05/25 20:18:11    510s] Opening parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d' for reading.
[05/25 20:18:11    510s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[05/25 20:18:11    510s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2202.0M)
[05/25 20:18:11    510s] Creating parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb_Filter.rcdb.d' for storing RC.
[05/25 20:18:12    511s] Closing parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d'. 26386 times net's RC data read were performed.
[05/25 20:18:12    511s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2213.961M)
[05/25 20:18:12    511s] Opening parasitic data file '/tmp/innovus_temp_158381_gordon.ece.northwestern.edu_sfs6562_GKIDZ0/key_generation_158381_lCRWmq.rcdb.d' for reading.
[05/25 20:18:12    511s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2213.961M)
[05/25 20:18:12    511s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.4  Real Time: 0:00:04.0  MEM: 2213.961M)
[05/25 20:18:12    511s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/25 20:18:12    511s] Type 'man IMPEXT-3493' for more detail.
[05/25 20:18:12    511s] Start to check current routing status for nets...
[05/25 20:18:12    511s] Using hname+ instead name for net compare
[05/25 20:18:12    511s] All nets are already routed correctly.
[05/25 20:18:12    511s] End to check current routing status for nets (mem=2145.1M)
[05/25 20:18:12    511s] Extraction called for design 'key_generation' of instances=65273 and nets=27074 using extraction engine 'preRoute' .
[05/25 20:18:12    511s] PreRoute RC Extraction called for design key_generation.
[05/25 20:18:12    511s] RC Extraction called in multi-corner(1) mode.
[05/25 20:18:12    511s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:18:12    511s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:18:12    511s] RCMode: PreRoute
[05/25 20:18:12    511s]       RC Corner Indexes            0   
[05/25 20:18:12    511s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:18:12    511s] Resistance Scaling Factor    : 1.00000 
[05/25 20:18:12    511s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:18:12    511s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:18:12    511s] Shrink Factor                : 1.00000
[05/25 20:18:12    511s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:18:12    511s] Updating RC grid for preRoute extraction ...
[05/25 20:18:12    511s] Initializing multi-corner resistance tables ...
[05/25 20:18:12    511s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2145.082M)
[05/25 20:18:12    511s] Effort level <high> specified for reg2reg path_group
[05/25 20:18:13    512s] Starting SI iteration 1 using Infinite Timing Windows
[05/25 20:18:13    512s] #################################################################################
[05/25 20:18:13    512s] # Design Stage: PostRoute
[05/25 20:18:13    512s] # Design Name: key_generation
[05/25 20:18:13    512s] # Design Mode: 45nm
[05/25 20:18:13    512s] # Analysis Mode: MMMC OCV 
[05/25 20:18:13    512s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:18:13    512s] # Signoff Settings: SI On 
[05/25 20:18:13    512s] #################################################################################
[05/25 20:18:13    512s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:18:13    512s] Setting infinite Tws ...
[05/25 20:18:13    512s] First Iteration Infinite Tw... 
[05/25 20:18:13    512s] Calculate late delays in OCV mode...
[05/25 20:18:13    512s] Calculate early delays in OCV mode...
[05/25 20:18:13    512s] Topological Sorting (REAL = 0:00:00.0, MEM = 2153.7M, InitMEM = 2150.4M)
[05/25 20:18:13    512s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/25 20:18:13    512s] End AAE Lib Interpolated Model. (MEM=2170.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:18:18    517s] Total number of fetched objects 27071
[05/25 20:18:18    517s] AAE_INFO-618: Total number of nets in the design is 27074,  100.0 percent of the nets selected for SI analysis
[05/25 20:18:18    517s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:18:18    517s] End delay calculation. (MEM=2236.95 CPU=0:00:04.3 REAL=0:00:04.0)
[05/25 20:18:18    517s] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 2237.0M) ***
[05/25 20:18:18    517s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2237.0M)
[05/25 20:18:18    517s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/25 20:18:18    517s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2237.0M)
[05/25 20:18:18    517s] Starting SI iteration 2
[05/25 20:18:18    518s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:18:18    518s] Calculate late delays in OCV mode...
[05/25 20:18:18    518s] Calculate early delays in OCV mode...
[05/25 20:18:18    518s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/25 20:18:18    518s] End AAE Lib Interpolated Model. (MEM=2245 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:18:19    518s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[05/25 20:18:19    518s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 0. 
[05/25 20:18:19    518s] Total number of fetched objects 27071
[05/25 20:18:19    518s] AAE_INFO-618: Total number of nets in the design is 27074,  0.0 percent of the nets selected for SI analysis
[05/25 20:18:19    518s] End delay calculation. (MEM=2213 CPU=0:00:00.1 REAL=0:00:00.0)
[05/25 20:18:19    518s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2213.0M) ***
[05/25 20:18:19    518s] *** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:08:38 mem=2213.0M)
[05/25 20:18:19    518s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 an 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.020  |  0.112  |  0.020  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

Density: 100.000%
Routing Overflow: 0.03% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/25 20:18:19    518s] Total CPU time: 10.83 sec
[05/25 20:18:19    518s] Total Real time: 11.0 sec
[05/25 20:18:19    518s] Total Memory Usage: 2114.105469 Mbytes
[05/25 20:18:19    518s] Reset AAE Options
[05/25 20:18:19    518s] <CMD> optDesign -postCTS -numPaths 200
[05/25 20:18:19    518s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/25 20:18:19    518s] #spOpts: N=45 
[05/25 20:18:19    518s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:18:19    518s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:18:19    518s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:18:19    519s] #spOpts: N=45 mergeVia=F 
[05/25 20:18:20    519s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:18:20    519s] GigaOpt running with 1 threads.
[05/25 20:18:20    519s] Info: 1 threads available for lower-level modules during optimization.
[05/25 20:18:20    519s] #spOpts: N=45 mergeVia=F 
[05/25 20:18:20    519s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:18:20    519s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2158.6M, totSessionCpu=0:08:39 **
[05/25 20:18:20    519s] *** optDesign -postCTS ***
[05/25 20:18:20    519s] DRC Margin: user margin 0.0; extra margin 0.2
[05/25 20:18:20    519s] Hold Target Slack: user slack 0
[05/25 20:18:20    519s] Setup Target Slack: user slack 0; extra slack 0.1
[05/25 20:18:20    519s] setUsefulSkewMode -ecoRoute false
[05/25 20:18:20    519s] Multi-VT timing optimization disabled based on library information.
[05/25 20:18:20    519s] Summary for sequential cells identification: 
[05/25 20:18:20    519s] Identified SBFF number: 16
[05/25 20:18:20    519s] Identified MBFF number: 0
[05/25 20:18:20    519s] Identified SB Latch number: 0
[05/25 20:18:20    519s] Identified MB Latch number: 0
[05/25 20:18:20    519s] Not identified SBFF number: 0
[05/25 20:18:20    519s] Not identified MBFF number: 0
[05/25 20:18:20    519s] Not identified SB Latch number: 0
[05/25 20:18:20    519s] Not identified MB Latch number: 0
[05/25 20:18:20    519s] Number of sequential cells which are not FFs: 13
[05/25 20:18:20    519s] 
[05/25 20:18:20    519s] Start to check current routing status for nets...
[05/25 20:18:20    519s] Using hname+ instead name for net compare
[05/25 20:18:20    519s] All nets are already routed correctly.
[05/25 20:18:20    519s] End to check current routing status for nets (mem=2158.6M)
[05/25 20:18:20    519s] ### Creating LA Mngr. totSessionCpu=0:08:40 mem=2225.4M
[05/25 20:18:20    519s] ### Creating LA Mngr, finished. totSessionCpu=0:08:40 mem=2225.4M
[05/25 20:18:21    520s] Compute RC Scale Done ...
[05/25 20:18:21    520s] #################################################################################
[05/25 20:18:21    520s] # Design Stage: PostRoute
[05/25 20:18:21    520s] # Design Name: key_generation
[05/25 20:18:21    520s] # Design Mode: 45nm
[05/25 20:18:21    520s] # Analysis Mode: MMMC OCV 
[05/25 20:18:21    520s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:18:21    520s] # Signoff Settings: SI Off 
[05/25 20:18:21    520s] #################################################################################
[05/25 20:18:21    520s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:18:21    520s] Calculate early delays in OCV mode...
[05/25 20:18:21    520s] Calculate late delays in OCV mode...
[05/25 20:18:21    520s] Topological Sorting (REAL = 0:00:00.0, MEM = 2312.3M, InitMEM = 2312.3M)
[05/25 20:18:21    520s] End AAE Lib Interpolated Model. (MEM=2336.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:18:24    523s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[05/25 20:18:24    523s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 16. 
[05/25 20:18:24    523s] Total number of fetched objects 27071
[05/25 20:18:24    523s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:18:24    523s] End delay calculation. (MEM=2336.85 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 20:18:24    523s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 2336.9M) ***
[05/25 20:18:24    523s] *** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:08:44 mem=2336.9M)
[05/25 20:18:25    524s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.079  |
|           TNS (ns):| -0.289  |
|    Violating Paths:|    9    |
|          All Paths:|  1673   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     20 (20)      |   -0.017   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2224.9M, totSessionCpu=0:08:44 **
[05/25 20:18:25    524s] ** INFO : this run is activating low effort ccoptDesign flow
[05/25 20:18:25    524s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:18:25    524s] ### Creating PhyDesignMc. totSessionCpu=0:08:44 mem=2224.9M
[05/25 20:18:25    524s] #spOpts: N=45 mergeVia=F 
[05/25 20:18:25    524s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:18:25    524s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:44 mem=2224.9M
[05/25 20:18:25    524s] *** Starting optimizing excluded clock nets MEM= 2224.9M) ***
[05/25 20:18:25    524s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2224.9M) ***
[05/25 20:18:25    524s] *** Starting optimizing excluded clock nets MEM= 2224.9M) ***
[05/25 20:18:25    524s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2224.9M) ***
[05/25 20:18:25    524s] Begin: GigaOpt DRV Optimization
[05/25 20:18:25    524s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:18:25    525s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:18:25    525s] ### Creating PhyDesignMc. totSessionCpu=0:08:45 mem=2232.9M
[05/25 20:18:25    525s] #spOpts: N=45 
[05/25 20:18:25    525s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:18:26    525s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:45 mem=2232.9M
[05/25 20:18:26    525s] ### Creating LA Mngr. totSessionCpu=0:08:45 mem=2232.9M
[05/25 20:18:26    525s] ### Creating LA Mngr, finished. totSessionCpu=0:08:45 mem=2232.9M
[05/25 20:18:26    525s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:18:26    525s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[05/25 20:18:26    525s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:18:26    525s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[05/25 20:18:26    525s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:18:26    525s] Info: violation cost 68.350761 (cap = 30.209682, tran = 38.141060, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:18:26    525s] |    14   |   458   |    -0.03   |   309   |    309  |    -0.04   |     0   |     0   |     0   |     0   | -0.08 |          0|          0|          0|  100.00 |            |           |
[05/25 20:18:34    533s] Info: violation cost 68.254814 (cap = 30.113739, tran = 38.141060, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:18:34    533s] |    14   |   458   |    -0.03   |   309   |    309  |    -0.04   |     0   |     0   |     0   |     0   | -0.10 |          0|          0|         26|  100.00 |   0:00:08.0|    2419.7M|
[05/25 20:18:34    533s] Info: violation cost 68.254814 (cap = 30.113739, tran = 38.141060, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:18:34    533s] |    14   |   458   |    -0.03   |   309   |    309  |    -0.04   |     0   |     0   |     0   |     0   | -0.10 |          0|          0|          0|  100.00 |   0:00:00.0|    2419.7M|
[05/25 20:18:34    533s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:18:34    533s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:18:34    533s] Layer 4 has 25 constrained nets 
[05/25 20:18:34    533s] **** End NDR-Layer Usage Statistics ****
[05/25 20:18:34    533s] 
[05/25 20:18:34    533s] 
[05/25 20:18:34    533s] =======================================================================
[05/25 20:18:34    533s]                 Reasons for remaining drv violations
[05/25 20:18:34    533s] =======================================================================
[05/25 20:18:34    533s] *info: Total 308 net(s) still have violations after Drv fixing.
[05/25 20:18:34    533s] 
[05/25 20:18:34    533s] MultiBuffering failure reasons
[05/25 20:18:34    533s] ------------------------------------------------
[05/25 20:18:34    533s] *info:    54 net(s): Could not be fixed because buffering engine can't find a solution.
[05/25 20:18:34    533s] *info:     1 net(s): Could not be fixed because the solution degraded timing.
[05/25 20:18:34    533s] *info:   252 net(s): Could not be fixed because the location check has rejected the overall buffering solution.
[05/25 20:18:34    533s] *info:     1 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
[05/25 20:18:34    533s] 
[05/25 20:18:34    533s] SingleBuffering failure reasons
[05/25 20:18:34    533s] ------------------------------------------------
[05/25 20:18:34    533s] *info:   282 net(s): Could not be fixed because buffering engine can't find a solution.
[05/25 20:18:34    533s] 
[05/25 20:18:34    533s] Resizing failure reasons
[05/25 20:18:34    533s] ------------------------------------------------
[05/25 20:18:34    533s] *info:   282 net(s): Could not be fixed because no move is found.
[05/25 20:18:34    533s] 
[05/25 20:18:34    533s] *info: Total 1 net(s) have violations which never been worked on.
[05/25 20:18:34    533s] 
[05/25 20:18:34    533s] 
[05/25 20:18:34    533s] *** Finish DRV Fixing (cpu=0:00:08.3 real=0:00:08.0 mem=2419.7M) ***
[05/25 20:18:34    533s] 
[05/25 20:18:34    534s] *** Starting refinePlace (0:08:54 mem=2435.7M) ***
[05/25 20:18:34    534s] Total net bbox length = 3.814e+05 (1.890e+05 1.924e+05) (ext = 4.737e+04)
[05/25 20:18:34    534s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:18:34    534s] default core: bins with density >  0.75 = 96.3 % ( 366 / 380 )
[05/25 20:18:34    534s] Density distribution unevenness ratio = 0.000%
[05/25 20:18:34    534s] RPlace IncrNP Skipped
[05/25 20:18:34    534s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2435.7MB) @(0:08:54 - 0:08:54).
[05/25 20:18:34    534s] Starting refinePlace ...
[05/25 20:18:34    534s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[05/25 20:18:34    534s] Type 'man IMPSP-2002' for more detail.
[05/25 20:18:34    534s] Total net bbox length = 3.814e+05 (1.890e+05 1.924e+05) (ext = 4.737e+04)
[05/25 20:18:34    534s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2435.7MB
[05/25 20:18:34    534s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2435.7MB) @(0:08:54 - 0:08:54).
[05/25 20:18:34    534s] *** Finished refinePlace (0:08:54 mem=2435.7M) ***
[05/25 20:18:35    534s] *** maximum move = 0.00 um ***
[05/25 20:18:35    534s] *** Finished re-routing un-routed nets (2435.7M) ***
[05/25 20:18:35    534s] 
[05/25 20:18:35    534s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2435.7M) ***
[05/25 20:18:35    534s] End: GigaOpt DRV Optimization
[05/25 20:18:35    534s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/25 20:18:35    534s] 
------------------------------------------------------------
     Summary (cpu=0.16min real=0.17min mem=2228.9M)                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.100  |
|           TNS (ns):| -0.344  |
|    Violating Paths:|   10    |
|          All Paths:|  1673   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     20 (20)      |   -0.017   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Routing Overflow: 0.03% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 2228.9M, totSessionCpu=0:08:55 **
[05/25 20:18:35    534s] *** Timing NOT met, worst failing slack is -0.100
[05/25 20:18:35    534s] *** Check timing (0:00:00.0)
[05/25 20:18:35    534s] Begin: GigaOpt Optimization in TNS mode
[05/25 20:18:35    534s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:18:35    534s] PhyDesignGrid: maxLocalDensity 0.95
[05/25 20:18:35    534s] ### Creating PhyDesignMc. totSessionCpu=0:08:55 mem=2228.9M
[05/25 20:18:35    534s] #spOpts: N=45 
[05/25 20:18:35    534s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:18:35    535s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:55 mem=2228.9M
[05/25 20:18:36    535s] ### Creating LA Mngr. totSessionCpu=0:08:55 mem=2228.9M
[05/25 20:18:36    535s] ### Creating LA Mngr, finished. totSessionCpu=0:08:55 mem=2228.9M
[05/25 20:18:36    535s] *info: 1 clock net excluded
[05/25 20:18:36    535s] *info: 2 special nets excluded.
[05/25 20:18:36    535s] *info: 1 no-driver net excluded.
[05/25 20:18:36    536s] Effort level <high> specified for reg2reg path_group
[05/25 20:18:37    536s] ** GigaOpt Optimizer WNS Slack -0.100 TNS Slack -0.344 Density 100.00
[05/25 20:18:37    536s] Optimizer TNS Opt
[05/25 20:18:37    536s] Active Path Group: reg2reg  
[05/25 20:18:37    536s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:18:37    536s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 20:18:37    536s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:18:37    536s] |  -0.100|   -0.100|  -0.276|   -0.344|   100.00%|   0:00:00.0| 2380.5M|        an|  reg2reg| ModInv_res_reg[127]/D   |
[05/25 20:18:38    537s] |  -0.100|   -0.100|  -0.276|   -0.344|   100.00%|   0:00:01.0| 2437.7M|        an|  reg2reg| ModInv_res_reg[127]/D   |
[05/25 20:18:38    537s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:18:38    537s] 
[05/25 20:18:38    537s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=2437.7M) ***
[05/25 20:18:38    537s] 
[05/25 20:18:38    537s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=2437.7M) ***
[05/25 20:18:38    537s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:18:38    537s] Layer 4 has 25 constrained nets 
[05/25 20:18:38    537s] **** End NDR-Layer Usage Statistics ****
[05/25 20:18:38    537s] 
[05/25 20:18:38    537s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=2437.7M) ***
[05/25 20:18:38    537s] 
[05/25 20:18:38    537s] End: GigaOpt Optimization in TNS mode
[05/25 20:18:38    537s] Begin: GigaOpt Optimization in WNS mode
[05/25 20:18:38    537s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:18:38    537s] PhyDesignGrid: maxLocalDensity 1.00
[05/25 20:18:38    537s] ### Creating PhyDesignMc. totSessionCpu=0:08:57 mem=2228.9M
[05/25 20:18:38    537s] #spOpts: N=45 
[05/25 20:18:38    537s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:18:38    537s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:58 mem=2228.9M
[05/25 20:18:38    537s] ### Creating LA Mngr. totSessionCpu=0:08:58 mem=2230.9M
[05/25 20:18:38    537s] ### Creating LA Mngr, finished. totSessionCpu=0:08:58 mem=2230.9M
[05/25 20:18:39    538s] *info: 1 clock net excluded
[05/25 20:18:39    538s] *info: 2 special nets excluded.
[05/25 20:18:39    538s] *info: 1 no-driver net excluded.
[05/25 20:18:39    538s] ** GigaOpt Optimizer WNS Slack -0.100 TNS Slack -0.344 Density 100.00
[05/25 20:18:39    538s] Optimizer WNS Pass 0
[05/25 20:18:39    538s] Active Path Group: reg2reg  
[05/25 20:18:39    538s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:18:39    538s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 20:18:39    538s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:18:39    538s] |  -0.100|   -0.100|  -0.276|   -0.344|   100.00%|   0:00:00.0| 2380.5M|        an|  reg2reg| ModInv_res_reg[127]/D   |
[05/25 20:18:43    542s] |  -0.014|   -0.043|  -0.047|   -0.116|   100.00%|   0:00:04.0| 2437.7M|        an|  reg2reg| ModInv_x_reg[127]/D     |
[05/25 20:18:43    542s] |  -0.009|   -0.043|  -0.020|   -0.089|   100.00%|   0:00:00.0| 2437.7M|        an|  reg2reg| ModInv_res_reg[127]/D   |
[05/25 20:18:43    542s] |  -0.005|   -0.043|  -0.009|   -0.078|   100.00%|   0:00:00.0| 2437.7M|        an|  reg2reg| ModInv_u_reg[127]/D     |
[05/25 20:18:43    543s] |  -0.004|   -0.043|  -0.004|   -0.073|   100.00%|   0:00:00.0| 2437.7M|        an|  reg2reg| ModInv_x_reg[127]/D     |
[05/25 20:18:43    543s] |  -0.001|   -0.043|  -0.001|   -0.069|   100.00%|   0:00:00.0| 2437.7M|        an|  reg2reg| ModInv_res_reg[127]/D   |
[05/25 20:18:43    543s] |   0.000|   -0.043|   0.000|   -0.068|   100.00%|   0:00:00.0| 2437.7M|        an|  reg2reg| ModInv_x_reg[127]/D     |
[05/25 20:18:43    543s] |   0.003|   -0.043|   0.000|   -0.068|   100.00%|   0:00:00.0| 2437.7M|        an|  reg2reg| ModInv_res_reg[127]/D   |
[05/25 20:18:44    543s] |   0.007|   -0.043|   0.000|   -0.068|   100.00%|   0:00:01.0| 2437.7M|        an|  reg2reg| ModInv_u_reg[127]/D     |
[05/25 20:18:45    544s] |   0.009|   -0.043|   0.000|   -0.068|   100.01%|   0:00:01.0| 2439.5M|        an|  reg2reg| ModInv_res_reg[127]/D   |
[05/25 20:18:45    544s] |   0.009|   -0.043|   0.000|   -0.069|   100.01%|   0:00:00.0| 2439.5M|        an|  reg2reg| ModInv_res_reg[127]/D   |
[05/25 20:18:45    544s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:18:45    544s] 
[05/25 20:18:45    544s] *** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:06.0 mem=2439.5M) ***
[05/25 20:18:45    544s] Active Path Group: default 
[05/25 20:18:45    544s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:18:45    544s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 20:18:45    544s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:18:45    544s] |  -0.043|   -0.043|  -0.069|   -0.069|   100.01%|   0:00:00.0| 2439.5M|        an|  default| lambda_reg[127]/D       |
[05/25 20:18:50    549s] |  -0.011|   -0.011|  -0.018|   -0.018|   100.01%|   0:00:05.0| 2479.6M|        an|  default| lambda_reg[127]/D       |
[05/25 20:18:50    549s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:18:50    549s] 
[05/25 20:18:50    549s] *** Finish Core Optimize Step (cpu=0:00:04.8 real=0:00:05.0 mem=2479.6M) ***
[05/25 20:18:50    549s] 
[05/25 20:18:50    549s] *** Finished Optimize Step Cumulative (cpu=0:00:10.6 real=0:00:11.0 mem=2479.6M) ***
[05/25 20:18:50    549s] ** GigaOpt Optimizer WNS Slack -0.011 TNS Slack -0.018 Density 100.01
[05/25 20:18:50    549s] *** Starting refinePlace (0:09:10 mem=2479.6M) ***
[05/25 20:18:50    549s] Total net bbox length = 3.814e+05 (1.891e+05 1.924e+05) (ext = 4.737e+04)
[05/25 20:18:50    549s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:18:50    549s] default core: bins with density >  0.75 = 96.3 % ( 366 / 380 )
[05/25 20:18:50    549s] Density distribution unevenness ratio = 0.007%
[05/25 20:18:50    549s] RPlace IncrNP: Rollback Lev = -3
[05/25 20:18:50    549s] RPlace: Density =1.017568, incremental np is triggered.
[05/25 20:18:50    549s] nrCritNet: 2.00% ( 541 / 27071 ) cutoffSlk: 5.2ps stdDelay: 7.8ps
[05/25 20:18:50    549s] limitMaxMove 0, priorityInstMaxMove -1
[05/25 20:18:50    549s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[05/25 20:18:50    549s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/25 20:18:50    549s] No instances found in the vector
[05/25 20:18:50    549s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:18:51    550s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/25 20:18:51    550s] No instances found in the vector
[05/25 20:18:51    550s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:18:51    550s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/25 20:18:51    550s] No instances found in the vector
[05/25 20:18:51    550s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:18:52    551s] default core: bins with density >  0.75 = 94.7 % ( 360 / 380 )
[05/25 20:18:52    551s] Density distribution unevenness ratio = 0.717%
[05/25 20:18:52    551s] RPlace postIncrNP: Density = 1.017568 -> 1.062162.
[05/25 20:18:52    551s] RPlace postIncrNP Info: Density distribution changes:
[05/25 20:18:52    551s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:18:52    551s] [1.05 - 1.10] :	 0 (0.00%) -> 3 (0.79%)
[05/25 20:18:52    551s] [1.00 - 1.05] :	 2 (0.53%) -> 164 (43.16%)
[05/25 20:18:52    551s] [0.95 - 1.00] :	 364 (95.79%) -> 180 (47.37%)
[05/25 20:18:52    551s] [0.90 - 0.95] :	 0 (0.00%) -> 10 (2.63%)
[05/25 20:18:52    551s] [0.85 - 0.90] :	 0 (0.00%) -> 2 (0.53%)
[05/25 20:18:52    551s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:18:52    551s] [CPU] RefinePlace/IncrNP (cpu=0:00:01.8, real=0:00:02.0, mem=2479.6MB) @(0:09:10 - 0:09:11).
[05/25 20:18:52    551s] Move report: incrNP moves 17287 insts, mean move: 1.37 um, max move: 11.94 um
[05/25 20:18:52    551s] 	Max move on inst (FE_OFC101_ModInv_n_50793): (181.07, 89.88) --> (186.01, 96.88)
[05/25 20:18:52    551s] Move report: Timing Driven Placement moves 17287 insts, mean move: 1.37 um, max move: 11.94 um
[05/25 20:18:52    551s] 	Max move on inst (FE_OFC101_ModInv_n_50793): (181.07, 89.88) --> (186.01, 96.88)
[05/25 20:18:52    551s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2479.6MB
[05/25 20:18:52    551s] Starting refinePlace ...
[05/25 20:18:52    551s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[05/25 20:18:52    551s] Type 'man IMPSP-2002' for more detail.
[05/25 20:18:52    551s] Total net bbox length = 3.810e+05 (1.928e+05 1.882e+05) (ext = 4.764e+04)
[05/25 20:18:52    551s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2479.6MB
[05/25 20:18:52    551s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2479.6MB) @(0:09:10 - 0:09:11).
[05/25 20:18:52    551s] *** Finished refinePlace (0:09:11 mem=2479.6M) ***
[05/25 20:18:52    551s] *** maximum move = 0.00 um ***
[05/25 20:18:52    551s] *** Finished re-routing un-routed nets (2479.6M) ***
[05/25 20:18:52    551s] 
[05/25 20:18:52    551s] *** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=2479.6M) ***
[05/25 20:18:52    551s] ** GigaOpt Optimizer WNS Slack -0.011 TNS Slack -0.018 Density 100.01
[05/25 20:18:52    551s] Optimizer WNS Pass 1
[05/25 20:18:52    551s] Active Path Group: default 
[05/25 20:18:52    551s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:18:52    551s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 20:18:52    551s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:18:52    551s] |  -0.011|   -0.011|  -0.018|   -0.018|   100.01%|   0:00:00.0| 2479.6M|        an|  default| lambda_reg[127]/D       |
[05/25 20:18:58    557s] |  -0.005|   -0.005|  -0.005|   -0.005|   100.03%|   0:00:06.0| 2498.6M|        an|  default| lambda_reg[127]/D       |
[05/25 20:18:58    557s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:18:58    557s] 
[05/25 20:18:58    557s] *** Finish Core Optimize Step (cpu=0:00:05.6 real=0:00:06.0 mem=2498.6M) ***
[05/25 20:18:58    557s] 
[05/25 20:18:58    557s] *** Finished Optimize Step Cumulative (cpu=0:00:05.6 real=0:00:06.0 mem=2498.6M) ***
[05/25 20:18:58    557s] ** GigaOpt Optimizer WNS Slack -0.005 TNS Slack -0.005 Density 100.03
[05/25 20:18:58    557s] *** Starting refinePlace (0:09:18 mem=2498.6M) ***
[05/25 20:18:58    557s] Total net bbox length = 3.826e+05 (1.929e+05 1.898e+05) (ext = 4.765e+04)
[05/25 20:18:58    557s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:18:58    557s] default core: bins with density >  0.75 = 94.7 % ( 360 / 380 )
[05/25 20:18:58    557s] Density distribution unevenness ratio = 0.714%
[05/25 20:18:58    557s] RPlace IncrNP: Rollback Lev = -3
[05/25 20:18:58    557s] RPlace: Density =1.062162, incremental np is triggered.
[05/25 20:18:58    557s] nrCritNet: 1.98% ( 535 / 27074 ) cutoffSlk: 9.1ps stdDelay: 7.8ps
[05/25 20:18:58    557s] limitMaxMove 0, priorityInstMaxMove -1
[05/25 20:18:58    557s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[05/25 20:18:58    557s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/25 20:18:58    557s] No instances found in the vector
[05/25 20:18:58    557s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:18:59    558s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/25 20:18:59    558s] No instances found in the vector
[05/25 20:18:59    558s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:18:59    558s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/25 20:18:59    558s] No instances found in the vector
[05/25 20:18:59    558s] 0 (out of 0) MH cells were successfully legalized.
[05/25 20:19:00    559s] default core: bins with density >  0.75 =   95 % ( 361 / 380 )
[05/25 20:19:00    559s] Density distribution unevenness ratio = 0.778%
[05/25 20:19:00    559s] RPlace postIncrNP: Density = 1.062162 -> 1.071622.
[05/25 20:19:00    559s] RPlace postIncrNP Info: Density distribution changes:
[05/25 20:19:00    559s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:19:00    559s] [1.05 - 1.10] :	 3 (0.79%) -> 2 (0.53%)
[05/25 20:19:00    559s] [1.00 - 1.05] :	 166 (43.68%) -> 169 (44.47%)
[05/25 20:19:00    559s] [0.95 - 1.00] :	 178 (46.84%) -> 172 (45.26%)
[05/25 20:19:00    559s] [0.90 - 0.95] :	 10 (2.63%) -> 15 (3.95%)
[05/25 20:19:00    559s] [0.85 - 0.90] :	 2 (0.53%) -> 2 (0.53%)
[05/25 20:19:00    559s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[05/25 20:19:00    559s] [CPU] RefinePlace/IncrNP (cpu=0:00:01.8, real=0:00:02.0, mem=2498.6MB) @(0:09:18 - 0:09:20).
[05/25 20:19:00    559s] Move report: incrNP moves 14471 insts, mean move: 0.92 um, max move: 14.05 um
[05/25 20:19:00    559s] 	Max move on inst (FE_RC_44_0): (114.76, 117.88) --> (111.91, 106.68)
[05/25 20:19:00    559s] Move report: Timing Driven Placement moves 14471 insts, mean move: 0.92 um, max move: 14.05 um
[05/25 20:19:00    559s] 	Max move on inst (FE_RC_44_0): (114.76, 117.88) --> (111.91, 106.68)
[05/25 20:19:00    559s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2498.6MB
[05/25 20:19:00    559s] Starting refinePlace ...
[05/25 20:19:00    559s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[05/25 20:19:00    559s] Type 'man IMPSP-2002' for more detail.
[05/25 20:19:00    559s] Total net bbox length = 3.807e+05 (1.927e+05 1.880e+05) (ext = 4.765e+04)
[05/25 20:19:00    559s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2498.6MB
[05/25 20:19:00    559s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2498.6MB) @(0:09:18 - 0:09:20).
[05/25 20:19:00    559s] *** Finished refinePlace (0:09:20 mem=2498.6M) ***
[05/25 20:19:00    559s] *** maximum move = 0.00 um ***
[05/25 20:19:00    559s] *** Finished re-routing un-routed nets (2498.6M) ***
[05/25 20:19:00    559s] 
[05/25 20:19:00    559s] *** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=2498.6M) ***
[05/25 20:19:00    559s] ** GigaOpt Optimizer WNS Slack -0.005 TNS Slack -0.005 Density 100.03
[05/25 20:19:00    559s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:19:00    559s] Layer 4 has 50 constrained nets 
[05/25 20:19:00    559s] **** End NDR-Layer Usage Statistics ****
[05/25 20:19:00    559s] 
[05/25 20:19:00    559s] *** Finish post-CTS Setup Fixing (cpu=0:00:21.4 real=0:00:21.0 mem=2498.6M) ***
[05/25 20:19:00    559s] 
[05/25 20:19:00    560s] End: GigaOpt Optimization in WNS mode
[05/25 20:19:00    560s] Begin: GigaOpt Optimization in TNS mode
[05/25 20:19:00    560s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:19:00    560s] PhyDesignGrid: maxLocalDensity 0.95
[05/25 20:19:00    560s] ### Creating PhyDesignMc. totSessionCpu=0:09:20 mem=2242.1M
[05/25 20:19:00    560s] #spOpts: N=45 
[05/25 20:19:00    560s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:19:01    560s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:20 mem=2242.1M
[05/25 20:19:01    560s] ### Creating LA Mngr. totSessionCpu=0:09:21 mem=2244.1M
[05/25 20:19:01    560s] ### Creating LA Mngr, finished. totSessionCpu=0:09:21 mem=2244.1M
[05/25 20:19:01    561s] *info: 1 clock net excluded
[05/25 20:19:01    561s] *info: 2 special nets excluded.
[05/25 20:19:01    561s] *info: 1 no-driver net excluded.
[05/25 20:19:02    561s] ** GigaOpt Optimizer WNS Slack -0.005 TNS Slack -0.005 Density 100.03
[05/25 20:19:02    561s] Optimizer TNS Opt
[05/25 20:19:02    561s] 
[05/25 20:19:02    561s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2393.6M) ***
[05/25 20:19:02    561s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:19:02    561s] Layer 4 has 50 constrained nets 
[05/25 20:19:02    561s] **** End NDR-Layer Usage Statistics ****
[05/25 20:19:02    561s] 
[05/25 20:19:02    561s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2393.6M) ***
[05/25 20:19:02    561s] 
[05/25 20:19:02    561s] End: GigaOpt Optimization in TNS mode
[05/25 20:19:02    561s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:19:02    561s] ### Creating LA Mngr. totSessionCpu=0:09:22 mem=2242.1M
[05/25 20:19:02    561s] ### Creating LA Mngr, finished. totSessionCpu=0:09:22 mem=2242.1M
[05/25 20:19:02    561s] Begin: Area Reclaim Optimization
[05/25 20:19:02    561s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:19:02    561s] ### Creating PhyDesignMc. totSessionCpu=0:09:22 mem=2390.9M
[05/25 20:19:02    561s] #spOpts: N=45 mergeVia=F 
[05/25 20:19:02    561s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:19:02    561s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:22 mem=2390.9M
[05/25 20:19:02    561s] ### Creating LA Mngr. totSessionCpu=0:09:22 mem=2390.9M
[05/25 20:19:02    561s] ### Creating LA Mngr, finished. totSessionCpu=0:09:22 mem=2390.9M
[05/25 20:19:02    561s] Reclaim Optimization WNS Slack -0.005  TNS Slack -0.005 Density 100.03
[05/25 20:19:02    561s] +----------+---------+--------+--------+------------+--------+
[05/25 20:19:02    561s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/25 20:19:02    561s] +----------+---------+--------+--------+------------+--------+
[05/25 20:19:02    561s] |   100.03%|        -|  -0.005|  -0.005|   0:00:00.0| 2390.9M|
[05/25 20:19:03    562s] |   100.03%|        0|  -0.005|  -0.005|   0:00:01.0| 2390.9M|
[05/25 20:19:03    562s] |   100.00%|        2|  -0.005|  -0.005|   0:00:00.0| 2390.9M|
[05/25 20:19:03    563s] |    99.92%|        7|  -0.005|  -0.005|   0:00:00.0| 2390.9M|
[05/25 20:19:03    563s] |    99.92%|        2|  -0.005|  -0.005|   0:00:00.0| 2390.9M|
[05/25 20:19:04    563s] |    99.91%|        1|  -0.006|  -0.006|   0:00:01.0| 2390.9M|
[05/25 20:19:04    563s] |    99.91%|        0|  -0.006|  -0.006|   0:00:00.0| 2390.9M|
[05/25 20:19:04    563s] +----------+---------+--------+--------+------------+--------+
[05/25 20:19:04    563s] Reclaim Optimization End WNS Slack -0.006  TNS Slack -0.006 Density 99.91
[05/25 20:19:04    563s] 
[05/25 20:19:04    563s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 10 **
[05/25 20:19:04    563s] --------------------------------------------------------------
[05/25 20:19:04    563s] |                                   | Total     | Sequential |
[05/25 20:19:04    563s] --------------------------------------------------------------
[05/25 20:19:04    563s] | Num insts resized                 |       7  |       0    |
[05/25 20:19:04    563s] | Num insts undone                  |       0  |       0    |
[05/25 20:19:04    563s] | Num insts Downsized               |       7  |       0    |
[05/25 20:19:04    563s] | Num insts Samesized               |       0  |       0    |
[05/25 20:19:04    563s] | Num insts Upsized                 |       0  |       0    |
[05/25 20:19:04    563s] | Num multiple commits+uncommits    |       3  |       -    |
[05/25 20:19:04    563s] --------------------------------------------------------------
[05/25 20:19:04    563s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:19:04    563s] Layer 4 has 50 constrained nets 
[05/25 20:19:04    563s] **** End NDR-Layer Usage Statistics ****
[05/25 20:19:04    563s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
[05/25 20:19:04    563s] *** Starting refinePlace (0:09:24 mem=2390.9M) ***
[05/25 20:19:04    563s] Total net bbox length = 3.821e+05 (1.926e+05 1.895e+05) (ext = 4.766e+04)
[05/25 20:19:04    563s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:19:04    563s] Starting refinePlace ...
[05/25 20:19:04    563s] **ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
[05/25 20:19:04    563s] Type 'man IMPSP-2002' for more detail.
[05/25 20:19:04    563s] Total net bbox length = 3.821e+05 (1.926e+05 1.895e+05) (ext = 4.766e+04)
[05/25 20:19:04    563s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2390.9MB
[05/25 20:19:04    563s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2390.9MB) @(0:09:24 - 0:09:24).
[05/25 20:19:04    563s] *** Finished refinePlace (0:09:24 mem=2390.9M) ***
[05/25 20:19:04    563s] *** maximum move = 0.00 um ***
[05/25 20:19:04    563s] *** Finished re-routing un-routed nets (2390.9M) ***
[05/25 20:19:04    563s] 
[05/25 20:19:04    563s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2390.9M) ***
[05/25 20:19:04    563s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2242.09M, totSessionCpu=0:09:24).
[05/25 20:19:04    564s] ### Creating LA Mngr. totSessionCpu=0:09:24 mem=2242.1M
[05/25 20:19:04    564s] ### Creating LA Mngr, finished. totSessionCpu=0:09:24 mem=2242.1M
[05/25 20:19:04    564s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[05/25 20:19:04    564s] [PSP] Started earlyGlobalRoute kernel
[05/25 20:19:04    564s] [PSP] Initial Peak syMemory usage = 2242.1 MB
[05/25 20:19:04    564s] (I)       Reading DB...
[05/25 20:19:04    564s] (I)       congestionReportName   : 
[05/25 20:19:04    564s] (I)       layerRangeFor2DCongestion : 
[05/25 20:19:04    564s] (I)       buildTerm2TermWires    : 1
[05/25 20:19:04    564s] (I)       doTrackAssignment      : 1
[05/25 20:19:04    564s] (I)       dumpBookshelfFiles     : 0
[05/25 20:19:04    564s] (I)       numThreads             : 1
[05/25 20:19:04    564s] (I)       bufferingAwareRouting  : false
[05/25 20:19:04    564s] [NR-eGR] honorMsvRouteConstraint: false
[05/25 20:19:04    564s] (I)       honorPin               : false
[05/25 20:19:04    564s] (I)       honorPinGuide          : true
[05/25 20:19:04    564s] (I)       honorPartition         : false
[05/25 20:19:04    564s] (I)       allowPartitionCrossover: false
[05/25 20:19:04    564s] (I)       honorSingleEntry       : true
[05/25 20:19:04    564s] (I)       honorSingleEntryStrong : true
[05/25 20:19:04    564s] (I)       handleViaSpacingRule   : false
[05/25 20:19:04    564s] (I)       handleEolSpacingRule   : false
[05/25 20:19:04    564s] (I)       PDConstraint           : none
[05/25 20:19:04    564s] (I)       expBetterNDRHandling   : false
[05/25 20:19:04    564s] [NR-eGR] honorClockSpecNDR      : 0
[05/25 20:19:04    564s] (I)       routingEffortLevel     : 3
[05/25 20:19:04    564s] (I)       effortLevel            : standard
[05/25 20:19:04    564s] [NR-eGR] minRouteLayer          : 2
[05/25 20:19:04    564s] [NR-eGR] maxRouteLayer          : 127
[05/25 20:19:04    564s] (I)       relaxedTopLayerCeiling : 127
[05/25 20:19:04    564s] (I)       relaxedBottomLayerFloor: 2
[05/25 20:19:04    564s] (I)       numRowsPerGCell        : 1
[05/25 20:19:04    564s] (I)       speedUpLargeDesign     : 0
[05/25 20:19:04    564s] (I)       multiThreadingTA       : 1
[05/25 20:19:04    564s] (I)       blkAwareLayerSwitching : 1
[05/25 20:19:04    564s] (I)       optimizationMode       : false
[05/25 20:19:04    564s] (I)       routeSecondPG          : false
[05/25 20:19:04    564s] (I)       scenicRatioForLayerRelax: 0.00
[05/25 20:19:04    564s] (I)       detourLimitForLayerRelax: 0.00
[05/25 20:19:04    564s] (I)       punchThroughDistance   : 500.00
[05/25 20:19:04    564s] (I)       scenicBound            : 1.15
[05/25 20:19:04    564s] (I)       maxScenicToAvoidBlk    : 100.00
[05/25 20:19:04    564s] (I)       source-to-sink ratio   : 0.00
[05/25 20:19:04    564s] (I)       targetCongestionRatioH : 1.00
[05/25 20:19:04    564s] (I)       targetCongestionRatioV : 1.00
[05/25 20:19:04    564s] (I)       layerCongestionRatio   : 0.70
[05/25 20:19:04    564s] (I)       m1CongestionRatio      : 0.10
[05/25 20:19:04    564s] (I)       m2m3CongestionRatio    : 0.70
[05/25 20:19:04    564s] (I)       localRouteEffort       : 1.00
[05/25 20:19:04    564s] (I)       numSitesBlockedByOneVia: 8.00
[05/25 20:19:04    564s] (I)       supplyScaleFactorH     : 1.00
[05/25 20:19:04    564s] (I)       supplyScaleFactorV     : 1.00
[05/25 20:19:04    564s] (I)       highlight3DOverflowFactor: 0.00
[05/25 20:19:04    564s] (I)       doubleCutViaModelingRatio: 0.00
[05/25 20:19:04    564s] (I)       routeVias              : 
[05/25 20:19:04    564s] (I)       readTROption           : true
[05/25 20:19:04    564s] (I)       extraSpacingFactor     : 1.00
[05/25 20:19:04    564s] [NR-eGR] numTracksPerClockWire  : 0
[05/25 20:19:04    564s] (I)       routeSelectedNetsOnly  : false
[05/25 20:19:04    564s] (I)       clkNetUseMaxDemand     : false
[05/25 20:19:04    564s] (I)       extraDemandForClocks   : 0
[05/25 20:19:04    564s] (I)       steinerRemoveLayers    : false
[05/25 20:19:04    564s] (I)       demoteLayerScenicScale : 1.00
[05/25 20:19:04    564s] (I)       nonpreferLayerCostScale : 1.00
[05/25 20:19:04    564s] (I)       spanningTreeRefinement : false
[05/25 20:19:04    564s] (I)       spanningTreeRefinementAlpha : -1.00
[05/25 20:19:04    564s] (I)       before initializing RouteDB syMemory usage = 2279.6 MB
[05/25 20:19:04    564s] (I)       starting read tracks
[05/25 20:19:04    564s] (I)       build grid graph
[05/25 20:19:04    564s] (I)       build grid graph start
[05/25 20:19:04    564s] [NR-eGR] Layer1 has no routable track
[05/25 20:19:04    564s] [NR-eGR] Layer2 has single uniform track structure
[05/25 20:19:04    564s] [NR-eGR] Layer3 has single uniform track structure
[05/25 20:19:04    564s] [NR-eGR] Layer4 has single uniform track structure
[05/25 20:19:04    564s] [NR-eGR] Layer5 has single uniform track structure
[05/25 20:19:04    564s] [NR-eGR] Layer6 has single uniform track structure
[05/25 20:19:04    564s] [NR-eGR] Layer7 has single uniform track structure
[05/25 20:19:04    564s] [NR-eGR] Layer8 has single uniform track structure
[05/25 20:19:04    564s] [NR-eGR] Layer9 has single uniform track structure
[05/25 20:19:04    564s] [NR-eGR] Layer10 has single uniform track structure
[05/25 20:19:04    564s] (I)       build grid graph end
[05/25 20:19:04    564s] (I)       numViaLayers=9
[05/25 20:19:04    564s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:19:04    564s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:19:04    564s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:19:04    564s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:19:04    564s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:19:04    564s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:19:04    564s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:19:04    564s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:19:04    564s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:19:04    564s] (I)       end build via table
[05/25 20:19:04    564s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[05/25 20:19:04    564s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/25 20:19:04    564s] (I)       readDataFromPlaceDB
[05/25 20:19:04    564s] (I)       Read net information..
[05/25 20:19:04    564s] [NR-eGR] Read numTotalNets=26387  numIgnoredNets=0
[05/25 20:19:04    564s] (I)       Read testcase time = 0.004 seconds
[05/25 20:19:04    564s] 
[05/25 20:19:04    564s] (I)       Reading via via1_8 for layer: 0 
[05/25 20:19:04    564s] (I)       Reading via via2_8 for layer: 1 
[05/25 20:19:04    564s] (I)       Reading via via3_2 for layer: 2 
[05/25 20:19:04    564s] (I)       Reading via via4_0 for layer: 3 
[05/25 20:19:04    564s] (I)       Reading via via5_0 for layer: 4 
[05/25 20:19:04    564s] (I)       Reading via via6_0 for layer: 5 
[05/25 20:19:04    564s] (I)       Reading via via7_0 for layer: 6 
[05/25 20:19:04    564s] (I)       Reading via via8_0 for layer: 7 
[05/25 20:19:04    564s] (I)       Reading via via9_0 for layer: 8 
[05/25 20:19:04    564s] (I)       build grid graph start
[05/25 20:19:04    564s] (I)       build grid graph end
[05/25 20:19:04    564s] (I)       Model blockage into capacity
[05/25 20:19:04    564s] (I)       Read numBlocks=53093  numPreroutedWires=0  numCapScreens=0
[05/25 20:19:04    564s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/25 20:19:04    564s] (I)       blocked area on Layer2 : 32507359400  (10.92%)
[05/25 20:19:04    564s] (I)       blocked area on Layer3 : 40188019200  (13.50%)
[05/25 20:19:04    564s] (I)       blocked area on Layer4 : 227622572800  (76.47%)
[05/25 20:19:04    564s] (I)       blocked area on Layer5 : 8262625600  (2.78%)
[05/25 20:19:04    564s] (I)       blocked area on Layer6 : 8726400  (0.00%)
[05/25 20:19:04    564s] (I)       blocked area on Layer7 : 19200000  (0.01%)
[05/25 20:19:04    564s] (I)       blocked area on Layer8 : 17920000  (0.01%)
[05/25 20:19:04    564s] (I)       blocked area on Layer9 : 40960000  (0.01%)
[05/25 20:19:04    564s] (I)       blocked area on Layer10 : 19200000  (0.01%)
[05/25 20:19:04    564s] (I)       Modeling time = 0.009 seconds
[05/25 20:19:04    564s] 
[05/25 20:19:04    564s] (I)       Number of ignored nets = 0
[05/25 20:19:04    564s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 20:19:04    564s] (I)       Number of clock nets = 1.  Ignored: No
[05/25 20:19:04    564s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 20:19:04    564s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 20:19:04    564s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 20:19:04    564s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 20:19:04    564s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 20:19:04    564s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 20:19:04    564s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 20:19:04    564s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/25 20:19:04    564s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2284.0 MB
[05/25 20:19:04    564s] (I)       Ndr track 0 does not exist
[05/25 20:19:04    564s] (I)       Layer1  viaCost=200.00
[05/25 20:19:04    564s] (I)       Layer2  viaCost=200.00
[05/25 20:19:04    564s] (I)       Layer3  viaCost=100.00
[05/25 20:19:04    564s] (I)       Layer4  viaCost=100.00
[05/25 20:19:04    564s] (I)       Layer5  viaCost=100.00
[05/25 20:19:04    564s] (I)       Layer6  viaCost=100.00
[05/25 20:19:04    564s] (I)       Layer7  viaCost=100.00
[05/25 20:19:04    564s] (I)       Layer8  viaCost=100.00
[05/25 20:19:04    564s] (I)       Layer9  viaCost=100.00
[05/25 20:19:04    564s] (I)       ---------------------Grid Graph Info--------------------
[05/25 20:19:04    564s] (I)       routing area        :  (0, 0) - (546820, 544320)
[05/25 20:19:04    564s] (I)       core area           :  (6080, 6160) - (540740, 538160)
[05/25 20:19:04    564s] (I)       Site Width          :   380  (dbu)
[05/25 20:19:04    564s] (I)       Row Height          :  2800  (dbu)
[05/25 20:19:04    564s] (I)       GCell Width         :  2800  (dbu)
[05/25 20:19:04    564s] (I)       GCell Height        :  2800  (dbu)
[05/25 20:19:04    564s] (I)       grid                :   196   195    10
[05/25 20:19:04    564s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/25 20:19:04    564s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/25 20:19:04    564s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/25 20:19:04    564s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/25 20:19:04    564s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/25 20:19:04    564s] (I)       First Track Coord   :     0   190   140   670   700   670  1260  1230  3100  2910
[05/25 20:19:04    564s] (I)       Num tracks per GCell:  0.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/25 20:19:04    564s] (I)       Total num of tracks :     0  1439  1944   976   971   976   324   325   169   162
[05/25 20:19:04    564s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/25 20:19:04    564s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/25 20:19:04    564s] (I)       --------------------------------------------------------
[05/25 20:19:04    564s] 
[05/25 20:19:04    564s] [NR-eGR] ============ Routing rule table ============
[05/25 20:19:04    564s] [NR-eGR] Rule id 0. Nets 26387 
[05/25 20:19:04    564s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 20:19:04    564s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[05/25 20:19:04    564s] [NR-eGR] ========================================
[05/25 20:19:04    564s] [NR-eGR] 
[05/25 20:19:04    564s] (I)       After initializing earlyGlobalRoute syMemory usage = 2284.0 MB
[05/25 20:19:04    564s] (I)       Loading and dumping file time : 0.12 seconds
[05/25 20:19:04    564s] (I)       ============= Initialization =============
[05/25 20:19:04    564s] (I)       totalPins=91928  totalGlobalPin=88860 (96.66%)
[05/25 20:19:04    564s] (I)       total 2D Cap : 631481 = (282855 H, 348626 V)
[05/25 20:19:04    564s] [NR-eGR] Layer group 1: route 50 net(s) in layer range [4, 10]
[05/25 20:19:04    564s] (I)       ============  Phase 1a Route ============
[05/25 20:19:04    564s] (I)       Phase 1a runs 0.00 seconds
[05/25 20:19:04    564s] (I)       Usage: 5799 = (2612 H, 3187 V) = (0.92% H, 0.91% V) = (3.657e+03um H, 4.462e+03um V)
[05/25 20:19:04    564s] (I)       
[05/25 20:19:04    564s] (I)       ============  Phase 1b Route ============
[05/25 20:19:04    564s] (I)       Usage: 5799 = (2612 H, 3187 V) = (0.92% H, 0.91% V) = (3.657e+03um H, 4.462e+03um V)
[05/25 20:19:04    564s] (I)       
[05/25 20:19:04    564s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.118600e+03um
[05/25 20:19:04    564s] (I)       ============  Phase 1c Route ============
[05/25 20:19:04    564s] (I)       Usage: 5799 = (2612 H, 3187 V) = (0.92% H, 0.91% V) = (3.657e+03um H, 4.462e+03um V)
[05/25 20:19:04    564s] (I)       
[05/25 20:19:04    564s] (I)       ============  Phase 1d Route ============
[05/25 20:19:04    564s] (I)       Usage: 5799 = (2612 H, 3187 V) = (0.92% H, 0.91% V) = (3.657e+03um H, 4.462e+03um V)
[05/25 20:19:04    564s] (I)       
[05/25 20:19:04    564s] (I)       ============  Phase 1e Route ============
[05/25 20:19:04    564s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:19:04    564s] (I)       Usage: 5799 = (2612 H, 3187 V) = (0.92% H, 0.91% V) = (3.657e+03um H, 4.462e+03um V)
[05/25 20:19:04    564s] (I)       
[05/25 20:19:04    564s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.118600e+03um
[05/25 20:19:04    564s] [NR-eGR] 
[05/25 20:19:04    564s] (I)       Phase 1l runs 0.00 seconds
[05/25 20:19:04    564s] (I)       total 2D Cap : 1202546 = (629475 H, 573071 V)
[05/25 20:19:04    564s] [NR-eGR] Layer group 2: route 26337 net(s) in layer range [2, 10]
[05/25 20:19:04    564s] (I)       ============  Phase 1a Route ============
[05/25 20:19:04    564s] (I)       Phase 1a runs 0.04 seconds
[05/25 20:19:04    564s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/25 20:19:04    564s] (I)       Usage: 307054 = (155587 H, 151467 V) = (24.72% H, 26.43% V) = (2.178e+05um H, 2.121e+05um V)
[05/25 20:19:04    564s] (I)       
[05/25 20:19:04    564s] (I)       ============  Phase 1b Route ============
[05/25 20:19:04    564s] (I)       Phase 1b runs 0.02 seconds
[05/25 20:19:04    564s] (I)       Usage: 307402 = (155814 H, 151588 V) = (24.75% H, 26.45% V) = (2.181e+05um H, 2.122e+05um V)
[05/25 20:19:04    564s] (I)       
[05/25 20:19:04    564s] (I)       earlyGlobalRoute overflow of layer group 2: 0.22% H + 2.54% V. EstWL: 4.222442e+05um
[05/25 20:19:04    564s] (I)       ============  Phase 1c Route ============
[05/25 20:19:04    564s] (I)       Level2 Grid: 40 x 39
[05/25 20:19:04    564s] (I)       Phase 1c runs 0.01 seconds
[05/25 20:19:04    564s] (I)       Usage: 307402 = (155814 H, 151588 V) = (24.75% H, 26.45% V) = (2.181e+05um H, 2.122e+05um V)
[05/25 20:19:04    564s] (I)       
[05/25 20:19:04    564s] (I)       ============  Phase 1d Route ============
[05/25 20:19:04    564s] (I)       Phase 1d runs 0.01 seconds
[05/25 20:19:04    564s] (I)       Usage: 307444 = (155840 H, 151604 V) = (24.76% H, 26.45% V) = (2.182e+05um H, 2.122e+05um V)
[05/25 20:19:04    564s] (I)       
[05/25 20:19:04    564s] (I)       ============  Phase 1e Route ============
[05/25 20:19:04    564s] (I)       Phase 1e runs 0.00 seconds
[05/25 20:19:04    564s] (I)       Usage: 307444 = (155840 H, 151604 V) = (24.76% H, 26.45% V) = (2.182e+05um H, 2.122e+05um V)
[05/25 20:19:04    564s] (I)       
[05/25 20:19:04    564s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.18% H + 2.49% V. EstWL: 4.223030e+05um
[05/25 20:19:04    564s] [NR-eGR] 
[05/25 20:19:05    564s] (I)       Phase 1l runs 0.07 seconds
[05/25 20:19:05    564s] (I)       ============  Phase 1l Route ============
[05/25 20:19:05    564s] (I)       
[05/25 20:19:05    564s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/25 20:19:05    564s] (I)                      OverCon         OverCon         OverCon            
[05/25 20:19:05    564s] (I)                       #Gcell          #Gcell          #Gcell     %Gcell
[05/25 20:19:05    564s] (I)       Layer            (1-2)           (3-4)           (5-6)    OverCon 
[05/25 20:19:05    564s] (I)       ------------------------------------------------------------------
[05/25 20:19:05    564s] (I)       Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:19:05    564s] (I)       Layer2    2021( 5.31%)     377( 0.99%)      35( 0.09%)   ( 6.40%) 
[05/25 20:19:05    564s] (I)       Layer3     112( 0.29%)       8( 0.02%)       1( 0.00%)   ( 0.32%) 
[05/25 20:19:05    564s] (I)       Layer4    3170(11.02%)      63( 0.22%)       0( 0.00%)   (11.24%) 
[05/25 20:19:05    564s] (I)       Layer5      42( 0.11%)       0( 0.00%)       0( 0.00%)   ( 0.11%) 
[05/25 20:19:05    564s] (I)       Layer6      33( 0.09%)       0( 0.00%)       0( 0.00%)   ( 0.09%) 
[05/25 20:19:05    564s] (I)       Layer7      21( 0.06%)       1( 0.00%)       0( 0.00%)   ( 0.06%) 
[05/25 20:19:05    564s] (I)       Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:19:05    564s] (I)       Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:19:05    564s] (I)       Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/25 20:19:05    564s] (I)       ------------------------------------------------------------------
[05/25 20:19:05    564s] (I)       Total     5399( 1.68%)     449( 0.14%)      36( 0.01%)   ( 1.84%) 
[05/25 20:19:05    564s] (I)       
[05/25 20:19:05    564s] (I)       Total Global Routing Runtime: 0.24 seconds
[05/25 20:19:05    564s] (I)       total 2D Cap : 1226302 = (635621 H, 590681 V)
[05/25 20:19:05    564s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.05% V
[05/25 20:19:05    564s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.06% V
[05/25 20:19:05    564s] (I)       ============= track Assignment ============
[05/25 20:19:05    564s] (I)       extract Global 3D Wires
[05/25 20:19:05    564s] (I)       Extract Global WL : time=0.01
[05/25 20:19:05    564s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/25 20:19:05    564s] (I)       Initialization real time=0.00 seconds
[05/25 20:19:05    564s] (I)       Kernel real time=0.18 seconds
[05/25 20:19:05    564s] (I)       End Greedy Track Assignment
[05/25 20:19:05    564s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 91283
[05/25 20:19:05    564s] [NR-eGR] Layer2(metal2)(V) length: 1.211706e+05um, number of vias: 131950
[05/25 20:19:05    564s] [NR-eGR] Layer3(metal3)(H) length: 1.686073e+05um, number of vias: 36090
[05/25 20:19:05    564s] [NR-eGR] Layer4(metal4)(V) length: 2.715715e+04um, number of vias: 18872
[05/25 20:19:05    564s] [NR-eGR] Layer5(metal5)(H) length: 5.381550e+04um, number of vias: 18124
[05/25 20:19:05    564s] [NR-eGR] Layer6(metal6)(V) length: 7.203018e+04um, number of vias: 1682
[05/25 20:19:05    564s] [NR-eGR] Layer7(metal7)(H) length: 9.587600e+03um, number of vias: 661
[05/25 20:19:05    564s] [NR-eGR] Layer8(metal8)(V) length: 1.146432e+04um, number of vias: 2
[05/25 20:19:05    564s] [NR-eGR] Layer9(metal9)(H) length: 8.400000e-01um, number of vias: 0
[05/25 20:19:05    564s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[05/25 20:19:05    564s] [NR-eGR] Total length: 4.638335e+05um, number of vias: 298664
[05/25 20:19:05    564s] [NR-eGR] End Peak syMemory usage = 2261.5 MB
[05/25 20:19:05    564s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.87 seconds
[05/25 20:19:05    564s] Extraction called for design 'key_generation' of instances=65274 and nets=27075 using extraction engine 'preRoute' .
[05/25 20:19:05    564s] PreRoute RC Extraction called for design key_generation.
[05/25 20:19:05    564s] RC Extraction called in multi-corner(1) mode.
[05/25 20:19:05    565s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:19:05    565s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:19:05    565s] RCMode: PreRoute
[05/25 20:19:05    565s]       RC Corner Indexes            0   
[05/25 20:19:05    565s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:19:05    565s] Resistance Scaling Factor    : 1.00000 
[05/25 20:19:05    565s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:19:05    565s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:19:05    565s] Shrink Factor                : 1.00000
[05/25 20:19:05    565s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:19:05    565s] Updating RC grid for preRoute extraction ...
[05/25 20:19:05    565s] Initializing multi-corner resistance tables ...
[05/25 20:19:05    565s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2261.480M)
[05/25 20:19:06    565s] Compute RC Scale Done ...
[05/25 20:19:06    565s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 20:19:06    565s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[05/25 20:19:06    565s] 
[05/25 20:19:06    565s] ** np local hotspot detection info verbose **
[05/25 20:19:06    565s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/25 20:19:06    565s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[05/25 20:19:06    565s] 
[05/25 20:19:06    565s] #################################################################################
[05/25 20:19:06    565s] # Design Stage: PreRoute
[05/25 20:19:06    565s] # Design Name: key_generation
[05/25 20:19:06    565s] # Design Mode: 45nm
[05/25 20:19:06    565s] # Analysis Mode: MMMC OCV 
[05/25 20:19:06    565s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:19:06    565s] # Signoff Settings: SI Off 
[05/25 20:19:06    565s] #################################################################################
[05/25 20:19:06    566s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:19:06    566s] Calculate early delays in OCV mode...
[05/25 20:19:06    566s] Calculate late delays in OCV mode...
[05/25 20:19:06    566s] Topological Sorting (REAL = 0:00:00.0, MEM = 2278.6M, InitMEM = 2278.6M)
[05/25 20:19:06    566s] End AAE Lib Interpolated Model. (MEM=2303.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:09    569s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[05/25 20:19:09    569s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 14. 
[05/25 20:19:09    569s] Total number of fetched objects 27072
[05/25 20:19:09    569s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:09    569s] End delay calculation. (MEM=2303.09 CPU=0:00:02.7 REAL=0:00:03.0)
[05/25 20:19:09    569s] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 2303.1M) ***
[05/25 20:19:09    569s] Begin: GigaOpt postEco DRV Optimization
[05/25 20:19:09    569s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:19:09    569s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:19:09    569s] ### Creating PhyDesignMc. totSessionCpu=0:09:29 mem=2303.1M
[05/25 20:19:09    569s] #spOpts: N=45 
[05/25 20:19:09    569s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:19:09    569s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:19:09    569s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:19:10    569s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:29 mem=2303.1M
[05/25 20:19:10    569s] ### Creating LA Mngr. totSessionCpu=0:09:30 mem=2303.1M
[05/25 20:19:10    569s] ### Creating LA Mngr, finished. totSessionCpu=0:09:30 mem=2303.1M
[05/25 20:19:10    569s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:19:10    569s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[05/25 20:19:10    569s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:19:10    569s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[05/25 20:19:10    569s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:19:10    570s] Info: violation cost 0.036749 (cap = 0.036749, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:19:10    570s] |     0   |     0   |     0.00   |     4   |      4  |    -0.00   |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  99.91  |            |           |
[05/25 20:19:10    570s] Info: violation cost 0.036749 (cap = 0.036749, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/25 20:19:10    570s] |     0   |     0   |     0.00   |     4   |      4  |    -0.00   |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  99.91  |   0:00:00.0|    2398.5M|
[05/25 20:19:10    570s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/25 20:19:10    570s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:19:10    570s] Layer 4 has 35 constrained nets 
[05/25 20:19:10    570s] **** End NDR-Layer Usage Statistics ****
[05/25 20:19:10    570s] 
[05/25 20:19:10    570s] 
[05/25 20:19:10    570s] =======================================================================
[05/25 20:19:10    570s]                 Reasons for remaining drv violations
[05/25 20:19:10    570s] =======================================================================
[05/25 20:19:10    570s] *info: Total 4 net(s) still have violations after Drv fixing.
[05/25 20:19:10    570s] 
[05/25 20:19:10    570s] MultiBuffering failure reasons
[05/25 20:19:10    570s] ------------------------------------------------
[05/25 20:19:10    570s] *info:     4 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
[05/25 20:19:10    570s] 
[05/25 20:19:10    570s] SingleBuffering failure reasons
[05/25 20:19:10    570s] ------------------------------------------------
[05/25 20:19:10    570s] *info:     4 net(s): Could not be fixed because buffering engine can't find a solution.
[05/25 20:19:10    570s] 
[05/25 20:19:10    570s] Resizing failure reasons
[05/25 20:19:10    570s] ------------------------------------------------
[05/25 20:19:10    570s] *info:     4 net(s): Could not be fixed because no move is found.
[05/25 20:19:10    570s] 
[05/25 20:19:10    570s] 
[05/25 20:19:10    570s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2398.5M) ***
[05/25 20:19:10    570s] 
[05/25 20:19:10    570s] End: GigaOpt postEco DRV Optimization
[05/25 20:19:10    570s] GigaOpt: WNS changes after routing: 0.012 -> 0.007 (bump = 0.005)
[05/25 20:19:10    570s] Begin: GigaOpt postEco optimization
[05/25 20:19:10    570s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:19:10    570s] PhyDesignGrid: maxLocalDensity 1.00
[05/25 20:19:10    570s] ### Creating PhyDesignMc. totSessionCpu=0:09:30 mem=2379.4M
[05/25 20:19:10    570s] #spOpts: N=45 mergeVia=F 
[05/25 20:19:10    570s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:19:11    570s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:31 mem=2379.4M
[05/25 20:19:11    570s] ### Creating LA Mngr. totSessionCpu=0:09:31 mem=2379.4M
[05/25 20:19:11    570s] ### Creating LA Mngr, finished. totSessionCpu=0:09:31 mem=2379.4M
[05/25 20:19:11    571s] *info: 1 clock net excluded
[05/25 20:19:11    571s] *info: 2 special nets excluded.
[05/25 20:19:11    571s] *info: 1 no-driver net excluded.
[05/25 20:19:12    571s] ** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.008 Density 99.91
[05/25 20:19:12    571s] Optimizer WNS Pass 0
[05/25 20:19:12    571s] Active Path Group: default 
[05/25 20:19:12    571s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:19:12    571s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
[05/25 20:19:12    571s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:19:12    571s] |  -0.008|   -0.008|  -0.008|   -0.008|    99.91%|   0:00:00.0| 2413.7M|        an|  default| lambda_reg[127]/D       |
[05/25 20:19:12    571s] |   0.000|    0.000|   0.000|    0.000|    99.92%|   0:00:00.0| 2432.8M|        an|       NA| NA                      |
[05/25 20:19:12    571s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
[05/25 20:19:12    571s] 
[05/25 20:19:12    571s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2432.8M) ***
[05/25 20:19:12    571s] 
[05/25 20:19:12    571s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2432.8M) ***
[05/25 20:19:12    571s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.92
[05/25 20:19:12    572s] *** Starting refinePlace (0:09:32 mem=2432.8M) ***
[05/25 20:19:12    572s] Total net bbox length = 3.821e+05 (1.926e+05 1.895e+05) (ext = 4.766e+04)
[05/25 20:19:12    572s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 20:19:12    572s] Starting refinePlace ...
[05/25 20:19:12    572s] **ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
[05/25 20:19:12    572s] Type 'man IMPSP-2002' for more detail.
[05/25 20:19:12    572s] Total net bbox length = 3.821e+05 (1.926e+05 1.895e+05) (ext = 4.766e+04)
[05/25 20:19:12    572s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2432.8MB
[05/25 20:19:12    572s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2432.8MB) @(0:09:32 - 0:09:32).
[05/25 20:19:12    572s] *** Finished refinePlace (0:09:32 mem=2432.8M) ***
[05/25 20:19:12    572s] *** maximum move = 0.00 um ***
[05/25 20:19:12    572s] *** Finished re-routing un-routed nets (2432.8M) ***
[05/25 20:19:12    572s] 
[05/25 20:19:12    572s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2432.8M) ***
[05/25 20:19:12    572s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.92
[05/25 20:19:12    572s] **** Begin NDR-Layer Usage Statistics ****
[05/25 20:19:12    572s] Layer 4 has 35 constrained nets 
[05/25 20:19:12    572s] **** End NDR-Layer Usage Statistics ****
[05/25 20:19:12    572s] 
[05/25 20:19:12    572s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2432.8M) ***
[05/25 20:19:12    572s] 
[05/25 20:19:12    572s] End: GigaOpt postEco optimization
[05/25 20:19:13    572s] GigaOpt: WNS changes after postEco optimization: 0.012 -> 0.008 (bump = 0.004)
[05/25 20:19:13    572s] GigaOpt: Skipping nonLegal postEco optimization
[05/25 20:19:13    572s] *** Steiner Routed Nets: 0.008%; Threshold: 100; Threshold for Hold: 100
[05/25 20:19:13    572s] ### Creating LA Mngr. totSessionCpu=0:09:33 mem=2398.5M
[05/25 20:19:13    572s] ### Creating LA Mngr, finished. totSessionCpu=0:09:33 mem=2398.5M
[05/25 20:19:13    572s] Re-routed 0 nets
[05/25 20:19:13    572s] doiPBLastSyncSlave
[05/25 20:19:13    572s] Extraction called for design 'key_generation' of instances=65274 and nets=27075 using extraction engine 'preRoute' .
[05/25 20:19:13    572s] PreRoute RC Extraction called for design key_generation.
[05/25 20:19:13    572s] RC Extraction called in multi-corner(1) mode.
[05/25 20:19:13    572s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:19:13    572s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:19:13    572s] RCMode: PreRoute
[05/25 20:19:13    572s]       RC Corner Indexes            0   
[05/25 20:19:13    572s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:19:13    572s] Resistance Scaling Factor    : 1.00000 
[05/25 20:19:13    572s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:19:13    572s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:19:13    572s] Shrink Factor                : 1.00000
[05/25 20:19:13    572s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:19:13    572s] Initializing multi-corner resistance tables ...
[05/25 20:19:13    572s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2375.949M)
[05/25 20:19:13    572s] #################################################################################
[05/25 20:19:13    572s] # Design Stage: PreRoute
[05/25 20:19:13    572s] # Design Name: key_generation
[05/25 20:19:13    572s] # Design Mode: 45nm
[05/25 20:19:13    572s] # Analysis Mode: MMMC OCV 
[05/25 20:19:13    572s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:19:13    572s] # Signoff Settings: SI Off 
[05/25 20:19:13    572s] #################################################################################
[05/25 20:19:13    573s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:19:13    573s] Calculate early delays in OCV mode...
[05/25 20:19:13    573s] Calculate late delays in OCV mode...
[05/25 20:19:13    573s] Topological Sorting (REAL = 0:00:00.0, MEM = 2373.9M, InitMEM = 2373.9M)
[05/25 20:19:13    573s] End AAE Lib Interpolated Model. (MEM=2398.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:16    576s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[05/25 20:19:16    576s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 14. 
[05/25 20:19:16    576s] Total number of fetched objects 27072
[05/25 20:19:16    576s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:16    576s] End delay calculation. (MEM=2398.48 CPU=0:00:02.7 REAL=0:00:03.0)
[05/25 20:19:16    576s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 2398.5M) ***
[05/25 20:19:16    576s] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:03.0 totSessionCpu=0:09:36 mem=2398.5M)
[05/25 20:19:16    576s] Reported timing to dir ./timingReports
[05/25 20:19:16    576s] **optDesign ... cpu = 0:00:57, real = 0:00:56, mem = 2235.6M, totSessionCpu=0:09:36 **
[05/25 20:19:19    578s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.009  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.915%
Routing Overflow: 0.03% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:59, real = 0:00:59, mem = 2235.6M, totSessionCpu=0:09:39 **
[05/25 20:19:19    578s] *** Finished optDesign ***
[05/25 20:19:19    578s] 
[05/25 20:19:19    578s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:15 real=  0:01:14)
[05/25 20:19:19    578s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:03.9 real=0:00:03.9)
[05/25 20:19:19    578s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:22.6 real=0:00:22.6)
[05/25 20:19:19    578s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[05/25 20:19:19    578s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:06.9 real=0:00:06.7)
[05/25 20:19:19    578s] Info: pop threads available for lower-level modules during optimization.
[05/25 20:19:19    578s] <CMD> optDesign -postCTS -hold -numPaths 200
[05/25 20:19:19    578s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/25 20:19:19    578s] GigaOpt running with 1 threads.
[05/25 20:19:19    578s] Info: 1 threads available for lower-level modules during optimization.
[05/25 20:19:19    578s] #spOpts: N=45 
[05/25 20:19:19    578s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:19:19    578s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:19:19    578s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:19:19    579s] #spOpts: N=45 mergeVia=F 
[05/25 20:19:19    579s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:19:19    579s] #spOpts: N=45 mergeVia=F 
[05/25 20:19:19    579s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:19:20    579s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2169.4M, totSessionCpu=0:09:40 **
[05/25 20:19:20    579s] *** optDesign -postCTS ***
[05/25 20:19:20    579s] DRC Margin: user margin 0.0
[05/25 20:19:20    579s] Hold Target Slack: user slack 0
[05/25 20:19:20    579s] Setup Target Slack: user slack 0;
[05/25 20:19:20    579s] setUsefulSkewMode -ecoRoute false
[05/25 20:19:20    579s] Summary for sequential cells identification: 
[05/25 20:19:20    579s] Identified SBFF number: 16
[05/25 20:19:20    579s] Identified MBFF number: 0
[05/25 20:19:20    579s] Identified SB Latch number: 0
[05/25 20:19:20    579s] Identified MB Latch number: 0
[05/25 20:19:20    579s] Not identified SBFF number: 0
[05/25 20:19:20    579s] Not identified MBFF number: 0
[05/25 20:19:20    579s] Not identified SB Latch number: 0
[05/25 20:19:20    579s] Not identified MB Latch number: 0
[05/25 20:19:20    579s] Number of sequential cells which are not FFs: 13
[05/25 20:19:20    579s] 
[05/25 20:19:20    579s] Start to check current routing status for nets...
[05/25 20:19:20    579s] Using hname+ instead name for net compare
[05/25 20:19:20    579s] All nets are already routed correctly.
[05/25 20:19:20    579s] End to check current routing status for nets (mem=2169.4M)
[05/25 20:19:20    579s] *info: All cells identified as Buffer and Delay cells:
[05/25 20:19:20    579s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[05/25 20:19:20    579s] *info: ------------------------------------------------------------------
[05/25 20:19:20    579s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[05/25 20:19:20    579s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[05/25 20:19:20    579s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[05/25 20:19:20    579s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[05/25 20:19:20    579s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[05/25 20:19:20    579s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[05/25 20:19:20    579s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[05/25 20:19:20    579s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[05/25 20:19:20    579s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[05/25 20:19:20    579s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:19:20    579s] ### Creating PhyDesignMc. totSessionCpu=0:09:40 mem=2169.4M
[05/25 20:19:20    579s] #spOpts: N=45 mergeVia=F 
[05/25 20:19:20    579s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/25 20:19:20    579s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 20:19:20    579s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:19:20    579s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:40 mem=2169.4M
[05/25 20:19:20    579s] GigaOpt Hold Optimizer is used
[05/25 20:19:20    579s] End AAE Lib Interpolated Model. (MEM=2169.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:20    579s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:40 mem=2169.4M ***
[05/25 20:19:20    580s] ### Creating LA Mngr. totSessionCpu=0:09:40 mem=2169.4M
[05/25 20:19:20    580s] ### Creating LA Mngr, finished. totSessionCpu=0:09:40 mem=2169.4M
[05/25 20:19:20    580s] ### Creating LA Mngr. totSessionCpu=0:09:40 mem=2264.7M
[05/25 20:19:20    580s] ### Creating LA Mngr, finished. totSessionCpu=0:09:40 mem=2264.7M
[05/25 20:19:20    580s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[05/25 20:19:20    580s] *info: Run optDesign holdfix with 1 thread.
[05/25 20:19:20    580s] Effort level <high> specified for reg2reg path_group
[05/25 20:19:20    580s] End AAE Lib Interpolated Model. (MEM=2360.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:20    580s] **INFO: Starting Blocking QThread with 1 CPU
[05/25 20:19:20    580s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/25 20:19:20    580s] #################################################################################
[05/25 20:19:20    580s] # Design Stage: PreRoute
[05/25 20:19:20    580s] # Design Name: key_generation
[05/25 20:19:20    580s] # Design Mode: 45nm
[05/25 20:19:20    580s] # Analysis Mode: MMMC OCV 
[05/25 20:19:20    580s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:19:20    580s] # Signoff Settings: SI On 
[05/25 20:19:20    580s] #################################################################################
[05/25 20:19:20    580s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:19:20    580s] Calculate late delays in OCV mode...
[05/25 20:19:20    580s] Calculate early delays in OCV mode...
[05/25 20:19:20    580s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/25 20:19:20    580s] End AAE Lib Interpolated Model. (MEM=22.625 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:20    580s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[05/25 20:19:20    580s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 27071. 
[05/25 20:19:20    580s] Total number of fetched objects 27072
[05/25 20:19:20    580s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:20    580s] End delay calculation. (MEM=0 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 20:19:20    580s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 0.0M) ***
[05/25 20:19:20    580s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:00:10.6 mem=0.0M)
[05/25 20:19:20    580s] Done building cte hold timing graph (fixHold) cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:00:10.6 mem=0.0M ***
[05/25 20:19:20    580s] Done building hold timer [2960 node(s), 3456 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.1 real=0:00:05.0 totSessionCpu=0:00:11.1 mem=0.0M ***
[05/25 20:19:25    584s]  
_______________________________________________________________________
[05/25 20:19:25    584s] #################################################################################
[05/25 20:19:25    584s] # Design Stage: PreRoute
[05/25 20:19:25    584s] # Design Name: key_generation
[05/25 20:19:25    584s] # Design Mode: 45nm
[05/25 20:19:25    584s] # Analysis Mode: MMMC OCV 
[05/25 20:19:25    584s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:19:25    584s] # Signoff Settings: SI On 
[05/25 20:19:25    584s] #################################################################################
[05/25 20:19:25    584s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:19:25    584s] Calculate early delays in OCV mode...
[05/25 20:19:25    584s] Calculate late delays in OCV mode...
[05/25 20:19:25    584s] Topological Sorting (REAL = 0:00:00.0, MEM = 2358.1M, InitMEM = 2358.1M)
[05/25 20:19:25    584s] End AAE Lib Interpolated Model. (MEM=2382.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:28    587s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[05/25 20:19:28    587s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 14. 
[05/25 20:19:28    587s] Total number of fetched objects 27072
[05/25 20:19:28    587s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:28    587s] End delay calculation. (MEM=2455.86 CPU=0:00:02.7 REAL=0:00:03.0)
[05/25 20:19:28    587s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 2455.9M) ***
[05/25 20:19:28    587s] *** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:09:48 mem=2455.9M)
[05/25 20:19:28    587s] Done building cte setup timing graph (fixHold) cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=0:09:48 mem=2455.9M ***
[05/25 20:19:28    588s] *info: category slack lower bound [L 0.0] default
[05/25 20:19:28    588s] *info: category slack lower bound [H 0.0] reg2reg 
[05/25 20:19:28    588s] --------------------------------------------------- 
[05/25 20:19:28    588s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/25 20:19:28    588s] --------------------------------------------------- 
[05/25 20:19:28    588s]          WNS    reg2regWNS
[05/25 20:19:28    588s]     0.000 ns      0.009 ns
[05/25 20:19:28    588s] --------------------------------------------------- 
[05/25 20:19:29    588s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 an
Hold  views included:
 an

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.009  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.098  |  0.112  | -0.098  |
|           TNS (ns):| -2.615  |  0.000  | -2.615  |
|    Violating Paths:|   29    |    0    |   29    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.915%
Routing Overflow: 0.03% H and 0.06% V
------------------------------------------------------------
Summary for sequential cells identification: 
[05/25 20:19:29    588s] Identified SBFF number: 16
[05/25 20:19:29    588s] Identified MBFF number: 0
[05/25 20:19:29    588s] Identified SB Latch number: 0
[05/25 20:19:29    588s] Identified MB Latch number: 0
[05/25 20:19:29    588s] Not identified SBFF number: 0
[05/25 20:19:29    588s] Not identified MBFF number: 0
[05/25 20:19:29    588s] Not identified SB Latch number: 0
[05/25 20:19:29    588s] Not identified MB Latch number: 0
[05/25 20:19:29    588s] Number of sequential cells which are not FFs: 13
[05/25 20:19:29    588s] 
[05/25 20:19:29    588s] Summary for sequential cells identification: 
[05/25 20:19:29    588s] Identified SBFF number: 16
[05/25 20:19:29    588s] Identified MBFF number: 0
[05/25 20:19:29    588s] Identified SB Latch number: 0
[05/25 20:19:29    588s] Identified MB Latch number: 0
[05/25 20:19:29    588s] Not identified SBFF number: 0
[05/25 20:19:29    588s] Not identified MBFF number: 0
[05/25 20:19:29    588s] Not identified SB Latch number: 0
[05/25 20:19:29    588s] Not identified MB Latch number: 0
[05/25 20:19:29    588s] Number of sequential cells which are not FFs: 13
[05/25 20:19:29    588s] 
[05/25 20:19:29    588s] 
[05/25 20:19:29    588s] *Info: minBufDelay = 21.9 ps, libStdDelay = 7.8 ps, minBufSize = 3192000 (3.0)
[05/25 20:19:29    588s] *Info: worst delay setup view: an
[05/25 20:19:29    588s] Footprint list for hold buffering (delay unit: ps)
[05/25 20:19:29    588s] =================================================================
[05/25 20:19:29    588s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/25 20:19:29    588s] ------------------------------------------------------------------
[05/25 20:19:29    588s] *Info:       29.7       1.00    3.0   1.02 CLKBUF_X1 (A,Z)
[05/25 20:19:29    588s] *Info:       22.1       1.00    3.0   1.02 BUF_X1 (A,Z)
[05/25 20:19:29    588s] *Info:       25.5       1.00    4.0   1.01 CLKBUF_X2 (A,Z)
[05/25 20:19:29    588s] *Info:       23.3       1.00    4.0   1.01 BUF_X2 (A,Z)
[05/25 20:19:29    588s] *Info:       28.7       1.00    5.0   1.01 CLKBUF_X3 (A,Z)
[05/25 20:19:29    588s] *Info:       21.9       1.00    7.0   1.00 BUF_X4 (A,Z)
[05/25 20:19:29    588s] *Info:       22.6       1.00   13.0   0.95 BUF_X8 (A,Z)
[05/25 20:19:29    588s] *Info:       22.8       1.00   25.0   0.86 BUF_X16 (A,Z)
[05/25 20:19:29    588s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[05/25 20:19:29    588s] =================================================================
[05/25 20:19:29    588s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2387.7M, totSessionCpu=0:09:49 **
[05/25 20:19:29    588s] Info: 1 clock net  excluded from IPO operation.
[05/25 20:19:29    588s] --------------------------------------------------- 
[05/25 20:19:29    588s]    Hold Timing Summary  - Initial 
[05/25 20:19:29    588s] --------------------------------------------------- 
[05/25 20:19:29    588s]  Target slack: 0.000 ns
[05/25 20:19:29    588s] View: an 
[05/25 20:19:29    588s] 	WNS: -0.098 
[05/25 20:19:29    588s] 	TNS: -2.615 
[05/25 20:19:29    588s] 	VP: 29 
[05/25 20:19:29    588s] 	Worst hold path end point: addr_wr_reg[61]/RN 
[05/25 20:19:29    588s] --------------------------------------------------- 
[05/25 20:19:29    588s]    Setup Timing Summary  - Initial 
[05/25 20:19:29    588s] --------------------------------------------------- 
[05/25 20:19:29    588s]  Target slack: 0.000 ns
[05/25 20:19:29    588s] View: an 
[05/25 20:19:29    588s] 	WNS: 0.000 
[05/25 20:19:29    588s] 	TNS: 0.000 
[05/25 20:19:29    588s] 	VP: 0 
[05/25 20:19:29    588s] 	Worst setup path end point:lambda_reg[127]/D 
[05/25 20:19:29    588s] --------------------------------------------------- 
[05/25 20:19:29    588s] PhyDesignGrid: maxLocalDensity 0.98
[05/25 20:19:29    588s] ### Creating PhyDesignMc. totSessionCpu=0:09:49 mem=2387.7M
[05/25 20:19:29    588s] #spOpts: N=45 mergeVia=F 
[05/25 20:19:29    588s] Initialize ViaPillar Halo for 43498 instances.
[05/25 20:19:29    588s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:49 mem=2387.7M
[05/25 20:19:29    588s] 
[05/25 20:19:29    588s] *** Starting Core Fixing (fixHold) cpu=0:00:08.9 real=0:00:09.0 totSessionCpu=0:09:49 mem=2387.7M density=99.915% ***
[05/25 20:19:29    588s] Optimizer Target Slack 0.000 StdDelay is 0.008  
[05/25 20:19:29    588s] 
[05/25 20:19:29    588s] Phase I ......
[05/25 20:19:29    588s] *info: Multithread Hold Batch Commit is enabled
[05/25 20:19:29    588s] *info: Levelized Batch Commit is enabled
[05/25 20:19:29    588s] Executing transform: ECO Safe Resize
[05/25 20:19:29    588s] +-----------------------------------------------------------------------------------------------+
[05/25 20:19:29    588s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[05/25 20:19:29    588s] +-----------------------------------------------------------------------------------------------+
[05/25 20:19:29    589s] Worst hold path end point:
[05/25 20:19:29    589s]   addr_wr_reg[61]/RN
[05/25 20:19:29    589s]     net: ModInv_n_75482 (nrTerm=34)
[05/25 20:19:29    589s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[05/25 20:19:29    589s] |   0|  -0.098|    -2.61|      29|          0|       0(     0)|    99.92%|   0:00:09.0|  2387.7M|
[05/25 20:19:29    589s] +-----------------------------------------------------------------------------------------------+
[05/25 20:19:29    589s] Executing transform: AddBuffer + LegalResize
[05/25 20:19:29    589s] +-----------------------------------------------------------------------------------------------+
[05/25 20:19:29    589s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[05/25 20:19:29    589s] +-----------------------------------------------------------------------------------------------+
[05/25 20:19:29    589s] Worst hold path end point:
[05/25 20:19:29    589s]   addr_wr_reg[61]/RN
[05/25 20:19:29    589s]     net: ModInv_n_75482 (nrTerm=34)
[05/25 20:19:29    589s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[05/25 20:19:29    589s] |   0|  -0.098|    -2.61|      29|          0|       0(     0)|    99.92%|   0:00:09.0|  2387.7M|
[05/25 20:19:29    589s] +-----------------------------------------------------------------------------------------------+
[05/25 20:19:29    589s] --------------------------------------------------- 
[05/25 20:19:29    589s]    Hold Timing Summary  - Phase I 
[05/25 20:19:29    589s] --------------------------------------------------- 
[05/25 20:19:29    589s]  Target slack: 0.000 ns
[05/25 20:19:29    589s] View: an 
[05/25 20:19:29    589s] 	WNS: -0.098 
[05/25 20:19:29    589s] 	TNS: -2.615 
[05/25 20:19:29    589s] 	VP: 29 
[05/25 20:19:29    589s] 	Worst hold path end point: addr_wr_reg[61]/RN 
[05/25 20:19:29    589s] --------------------------------------------------- 
[05/25 20:19:29    589s]    Setup Timing Summary  - Phase I 
[05/25 20:19:29    589s] --------------------------------------------------- 
[05/25 20:19:29    589s]  Target slack: 0.000 ns
[05/25 20:19:29    589s] View: an 
[05/25 20:19:29    589s] 	WNS: 0.000 
[05/25 20:19:29    589s] 	TNS: 0.000 
[05/25 20:19:29    589s] 	VP: 0 
[05/25 20:19:29    589s] 	Worst setup path end point:lambda_reg[127]/D 
[05/25 20:19:29    589s] --------------------------------------------------- 
[05/25 20:19:29    589s] 
[05/25 20:19:29    589s] 
[05/25 20:19:29    589s] =======================================================================
[05/25 20:19:29    589s]                 Reasons for remaining hold violations
[05/25 20:19:29    589s] =======================================================================
[05/25 20:19:29    589s] *info: Total 4 net(s) have violated hold timing slacks.
[05/25 20:19:29    589s] 
[05/25 20:19:29    589s] Buffering failure reasons
[05/25 20:19:29    589s] ------------------------------------------------
[05/25 20:19:29    589s] *info:     4 net(s): Could not be fixed because of internal reason: UnknownReason.
[05/25 20:19:29    589s] 
[05/25 20:19:29    589s] Resizing failure reasons
[05/25 20:19:29    589s] ------------------------------------------------
[05/25 20:19:29    589s] *info:     4 net(s): Could not be fixed because of internal reason: UnknownReason.
[05/25 20:19:29    589s] 
[05/25 20:19:29    589s] 
[05/25 20:19:29    589s] *** Finished Core Fixing (fixHold) cpu=0:00:09.2 real=0:00:09.0 totSessionCpu=0:09:49 mem=2387.7M density=99.915% ***
[05/25 20:19:29    589s] 
[05/25 20:19:29    589s] 
[05/25 20:19:29    589s] *** Finish Post CTS Hold Fixing (cpu=0:00:09.2 real=0:00:09.0 totSessionCpu=0:09:49 mem=2387.7M density=99.915%) ***
[05/25 20:19:29    589s] Reported timing to dir ./timingReports
[05/25 20:19:29    589s] **optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 2238.1M, totSessionCpu=0:09:49 **
[05/25 20:19:29    589s] End AAE Lib Interpolated Model. (MEM=2238.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:29    589s] **INFO: Starting Blocking QThread with 1 CPU
[05/25 20:19:29    589s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/25 20:19:29    589s] #################################################################################
[05/25 20:19:29    589s] # Design Stage: PreRoute
[05/25 20:19:29    589s] # Design Name: key_generation
[05/25 20:19:29    589s] # Design Mode: 45nm
[05/25 20:19:29    589s] # Analysis Mode: MMMC OCV 
[05/25 20:19:29    589s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:19:29    589s] # Signoff Settings: SI On 
[05/25 20:19:29    589s] #################################################################################
[05/25 20:19:29    589s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:19:29    589s] Calculate late delays in OCV mode...
[05/25 20:19:29    589s] Calculate early delays in OCV mode...
[05/25 20:19:29    589s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/25 20:19:29    589s] End AAE Lib Interpolated Model. (MEM=3.47656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:29    589s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[05/25 20:19:29    589s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 27071. 
[05/25 20:19:29    589s] Total number of fetched objects 27072
[05/25 20:19:29    589s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:29    589s] End delay calculation. (MEM=0 CPU=0:00:02.9 REAL=0:00:03.0)
[05/25 20:19:29    589s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 0.0M) ***
[05/25 20:19:29    589s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:00:14.7 mem=0.0M)
[05/25 20:19:33    592s]  
_______________________________________________________________________
[05/25 20:19:36    594s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 an 
Hold  views included:
 an

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.009  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.098  |  0.112  | -0.098  |
|           TNS (ns):| -2.615  |  0.000  | -2.615  |
|    Violating Paths:|   29    |    0    |   29    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.915%
Routing Overflow: 0.03% H and 0.06% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:05.3, REAL=0:00:07.0, MEM=2240.1M
[05/25 20:19:36    594s] **optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 2238.1M, totSessionCpu=0:09:54 **
[05/25 20:19:36    594s] *** Finished optDesign ***
[05/25 20:19:36    594s] 
[05/25 20:19:36    594s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:15.1 real=0:00:16.2)
[05/25 20:19:36    594s] Info: pop threads available for lower-level modules during optimization.
[05/25 20:19:36    594s] <CMD> timeDesign -postCTS -hold -numPaths 200
[05/25 20:19:36    594s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/25 20:19:36    594s] Type 'man IMPEXT-3493' for more detail.
[05/25 20:19:36    594s] Start to check current routing status for nets...
[05/25 20:19:36    594s] Using hname+ instead name for net compare
[05/25 20:19:36    594s] All nets are already routed correctly.
[05/25 20:19:36    594s] End to check current routing status for nets (mem=2163.9M)
[05/25 20:19:36    594s] Extraction called for design 'key_generation' of instances=65274 and nets=27075 using extraction engine 'preRoute' .
[05/25 20:19:36    594s] PreRoute RC Extraction called for design key_generation.
[05/25 20:19:36    594s] RC Extraction called in multi-corner(1) mode.
[05/25 20:19:36    594s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/25 20:19:36    594s] Type 'man IMPEXT-6197' for more detail.
[05/25 20:19:36    594s] RCMode: PreRoute
[05/25 20:19:36    594s]       RC Corner Indexes            0   
[05/25 20:19:36    594s] Capacitance Scaling Factor   : 1.00000 
[05/25 20:19:36    594s] Resistance Scaling Factor    : 1.00000 
[05/25 20:19:36    594s] Clock Cap. Scaling Factor    : 1.00000 
[05/25 20:19:36    594s] Clock Res. Scaling Factor    : 1.00000 
[05/25 20:19:36    594s] Shrink Factor                : 1.00000
[05/25 20:19:36    594s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/25 20:19:36    594s] Initializing multi-corner resistance tables ...
[05/25 20:19:36    594s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2163.887M)
[05/25 20:19:36    594s] Effort level <high> specified for reg2reg path_group
[05/25 20:19:36    595s] #################################################################################
[05/25 20:19:36    595s] # Design Stage: PreRoute
[05/25 20:19:36    595s] # Design Name: key_generation
[05/25 20:19:36    595s] # Design Mode: 45nm
[05/25 20:19:36    595s] # Analysis Mode: MMMC OCV 
[05/25 20:19:36    595s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:19:36    595s] # Signoff Settings: SI On 
[05/25 20:19:36    595s] #################################################################################
[05/25 20:19:37    595s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:19:37    595s] Calculate late delays in OCV mode...
[05/25 20:19:37    595s] Calculate early delays in OCV mode...
[05/25 20:19:37    595s] Topological Sorting (REAL = 0:00:00.0, MEM = 2170.7M, InitMEM = 2167.4M)
[05/25 20:19:37    595s] End AAE Lib Interpolated Model. (MEM=2195.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:39    598s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[05/25 20:19:39    598s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 27071. 
[05/25 20:19:39    598s] Total number of fetched objects 27072
[05/25 20:19:39    598s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:39    598s] End delay calculation. (MEM=2252.51 CPU=0:00:02.8 REAL=0:00:02.0)
[05/25 20:19:39    598s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 2252.5M) ***
[05/25 20:19:40    598s] *** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:04.0 totSessionCpu=0:09:58 mem=2252.5M)
[05/25 20:19:40    598s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 an 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.098  |  0.112  | -0.098  |
|           TNS (ns):| -2.615  |  0.000  | -2.615  |
|    Violating Paths:|   29    |    0    |   29    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

Density: 99.915%
Routing Overflow: 0.03% H and 0.06% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/25 20:19:40    598s] Total CPU time: 4.19 sec
[05/25 20:19:40    598s] Total Real time: 4.0 sec
[05/25 20:19:40    598s] Total Memory Usage: 2157.886719 Mbytes
[05/25 20:19:40    598s] <CMD> timeDesign -postCTS -numPaths 200
[05/25 20:19:40    599s] Start to check current routing status for nets...
[05/25 20:19:40    599s] Using hname+ instead name for net compare
[05/25 20:19:40    599s] All nets are already routed correctly.
[05/25 20:19:40    599s] End to check current routing status for nets (mem=2163.4M)
[05/25 20:19:40    599s] Effort level <high> specified for reg2reg path_group
[05/25 20:19:41    599s] #################################################################################
[05/25 20:19:41    599s] # Design Stage: PreRoute
[05/25 20:19:41    599s] # Design Name: key_generation
[05/25 20:19:41    599s] # Design Mode: 45nm
[05/25 20:19:41    599s] # Analysis Mode: MMMC OCV 
[05/25 20:19:41    599s] # Parasitics Mode: No SPEF/RCDB
[05/25 20:19:41    599s] # Signoff Settings: SI On 
[05/25 20:19:41    599s] #################################################################################
[05/25 20:19:41    599s] AAE_INFO: 1 threads acquired from CTE.
[05/25 20:19:41    599s] Calculate early delays in OCV mode...
[05/25 20:19:41    599s] Calculate late delays in OCV mode...
[05/25 20:19:41    599s] Topological Sorting (REAL = 0:00:00.0, MEM = 2166.7M, InitMEM = 2163.4M)
[05/25 20:19:41    599s] End AAE Lib Interpolated Model. (MEM=2191.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:44    602s] Glitch Analysis: View an -- Total Number of Nets Skipped = 0. 
[05/25 20:19:44    602s] Glitch Analysis: View an -- Total Number of Nets Analyzed = 14. 
[05/25 20:19:44    602s] Total number of fetched objects 27072
[05/25 20:19:44    602s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/25 20:19:44    602s] End delay calculation. (MEM=2248.51 CPU=0:00:02.8 REAL=0:00:03.0)
[05/25 20:19:44    602s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 2248.5M) ***
[05/25 20:19:44    602s] *** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:10:03 mem=2248.5M)
[05/25 20:19:46    604s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.009  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.915%
Routing Overflow: 0.03% H and 0.06% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/25 20:19:46    604s] Total CPU time: 5.95 sec
[05/25 20:19:46    604s] Total Real time: 6.0 sec
[05/25 20:19:46    604s] Total Memory Usage: 2185.9375 Mbytes
[05/25 20:30:25    625s] <CMD> saveDesign Top_clk.enc
[05/25 20:30:25    625s] #- Begin Save netlist data ... (date=05/25 20:30:25, mem=2185.9M)
[05/25 20:30:25    625s] Writing Binary DB to Top_clk.enc.dat.tmp/key_generation.v.bin ...
[05/25 20:30:25    625s] #- End Save netlist data ... (date=05/25 20:30:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1504.6M, current mem=2699.9M)
[05/25 20:30:25    625s] #- Begin Save AAE data ... (date=05/25 20:30:25, mem=2699.9M)
[05/25 20:30:25    625s] Saving AAE Data ...
[05/25 20:30:25    625s] #- End Save AAE data ... (date=05/25 20:30:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1504.6M, current mem=2699.9M)
[05/25 20:30:25    625s] #- Begin Save clock tree data ... (date=05/25 20:30:25, mem=2699.9M)
[05/25 20:30:25    625s] #- End Save clock tree data ... (date=05/25 20:30:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1504.6M, current mem=2699.9M)
[05/25 20:30:25    625s] Saving preference file Top_clk.enc.dat.tmp/gui.pref.tcl ...
[05/25 20:30:25    625s] Saving mode setting ...
[05/25 20:30:25    625s] Saving global file ...
[05/25 20:30:25    625s] #- Begin Save floorplan data ... (date=05/25 20:30:25, mem=2699.9M)
[05/25 20:30:25    625s] Saving floorplan file ...
[05/25 20:30:25    625s] #- End Save floorplan data ... (date=05/25 20:30:25, total cpu=0:00:00.2, real=0:00:00.0, peak res=1505.6M, current mem=2699.9M)
[05/25 20:30:25    625s] Saving Drc markers ...
[05/25 20:30:25    625s] ... No Drc file written since there is no markers found.
[05/25 20:30:25    625s] #- Begin Save placement data ... (date=05/25 20:30:25, mem=2699.9M)
[05/25 20:30:25    625s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/25 20:30:25    625s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2699.9M) ***
[05/25 20:30:25    625s] #- End Save placement data ... (date=05/25 20:30:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1505.8M, current mem=2699.9M)
[05/25 20:30:25    625s] #- Begin Save routing data ... (date=05/25 20:30:25, mem=2699.9M)
[05/25 20:30:25    625s] Saving route file ...
[05/25 20:30:26    625s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2699.9M) ***
[05/25 20:30:26    625s] #- End Save routing data ... (date=05/25 20:30:26, total cpu=0:00:00.3, real=0:00:01.0, peak res=1506.4M, current mem=2699.9M)
[05/25 20:30:26    625s] Saving property file Top_clk.enc.dat.tmp/key_generation.prop
[05/25 20:30:26    625s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2699.9M) ***
[05/25 20:30:26    625s] #Saving pin access info...
[05/25 20:30:26    625s] #
[05/25 20:30:26    625s] #- Begin Save power constraints data ... (date=05/25 20:30:26, mem=2699.9M)
[05/25 20:30:26    625s] #- End Save power constraints data ... (date=05/25 20:30:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=2699.9M)
[05/25 20:30:26    625s] Saving rc congestion map Top_clk.enc.dat.tmp/key_generation.congmap.gz ...
[05/25 20:30:26    625s] No integration constraint in the design.
[05/25 20:30:26    625s] Generated self-contained design Top_clk.enc.dat.tmp
[05/25 20:30:26    625s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 20:30:26    625s] 
[05/25 20:38:51    641s] <CMD> pan -493.562 13.594
[05/25 20:38:53    642s] <CMD> pan 123.363 -49.127
[05/25 20:39:49    644s] <CMD> pan -204.431 -63.107
[05/25 20:39:56    645s] <CMD> pan -0.428 -2.218
[05/25 20:40:00    645s] <CMD> pan 173.654 0.789
[05/25 20:40:00    645s] <CMD> pan 73.014 -36.705
[05/25 20:40:02    646s] <CMD> pan -165.761 -7.498
[05/25 20:40:03    646s] <CMD> uiSetTool ruler
[05/25 20:40:14    647s] <CMD> pan -119.257 -18.913
[05/25 20:40:15    647s] <CMD> pan -110.151 -1.401
[05/25 20:40:19    648s] <CMD> pan -0.842 -3.408
[05/25 20:40:40    649s] <CMD> pan -0.397 41.485
[05/25 20:40:42    649s] <CMD> pan 1.940 -15.031
[05/25 20:40:50    650s] <CMD> pan -5.814 30.126
[05/25 20:40:52    651s] <CMD> pan -9.239 57.459
[05/25 20:40:53    651s] <CMD> pan -4.303 77.204
[05/25 20:40:55    652s] <CMD> pan -39.858 329.147
[05/25 20:41:32    655s] <CMD> pan 44.617 36.325
[05/25 20:47:49    667s] 
[05/25 20:47:49    667s] *** Memory Usage v#1 (Current mem = 2185.938M, initial mem = 183.527M) ***
[05/25 20:47:49    667s] 
[05/25 20:47:49    667s] *** Summary of all messages that are not suppressed in this session:
[05/25 20:47:49    667s] Severity  ID               Count  Summary                                  
[05/25 20:47:49    667s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/25 20:47:49    667s] ERROR     IMPPTN-1668          8  Specifying negative spacing value to spr...
[05/25 20:47:49    667s] WARNING   IMPPTN-1250          7  Pin placement has been enabled on metal ...
[05/25 20:47:49    667s] WARNING   IMPEXT-6197         17  The Cap table file is not specified. Thi...
[05/25 20:47:49    667s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[05/25 20:47:49    667s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[05/25 20:47:49    667s] WARNING   IMPEXT-2882          8  Unable to find the resistance for via '%...
[05/25 20:47:49    667s] WARNING   IMPEXT-3493          6  The design extraction status has been re...
[05/25 20:47:49    667s] WARNING   IMPEXT-3518          4  The lower process node is set (using com...
[05/25 20:47:49    667s] WARNING   IMPEXT-3032          4  Because the cap table file was not provi...
[05/25 20:47:49    667s] ERROR     IMPSYT-16250         2  Choose the pin list first.               
[05/25 20:47:49    667s] WARNING   IMPSYC-6123          1  The clearClockDomains command is obsolet...
[05/25 20:47:49    667s] WARNING   IMPCK-9000           2  %s                                       
[05/25 20:47:49    667s] ERROR     IMPCK-2002           2  Cannot open %s: %s                       
[05/25 20:47:49    667s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[05/25 20:47:49    667s] WARNING   IMPESI-3140          1  Bumpy transitions may exist in the desig...
[05/25 20:47:49    667s] WARNING   IMPESI-2017          4  There is no coupling capacitance found i...
[05/25 20:47:49    667s] WARNING   IMPPP-532            6  ViaGen Warning: top layer and bottom lay...
[05/25 20:47:49    667s] WARNING   IMPPP-4022           3  Option "-%s" is obsolete and has been re...
[05/25 20:47:49    667s] WARNING   IMPPP-354            1  The power planner did not generate %s st...
[05/25 20:47:49    667s] WARNING   IMPSR-4054           1  Option %s is obsolete. The obsolete opti...
[05/25 20:47:49    667s] WARNING   IMPSR-4053           4  Option %s is obsolete and has been repla...
[05/25 20:47:49    667s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[05/25 20:47:49    667s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[05/25 20:47:49    667s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/25 20:47:49    667s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/25 20:47:49    667s] WARNING   IMPSP-9057           1  Fillers being added in a FIXED mode to t...
[05/25 20:47:49    667s] ERROR     IMPSP-2002           5  Density too high (%.1f%%), stopping deta...
[05/25 20:47:49    667s] WARNING   IMPSP-2027           1  Ignoring fillerGapMinGap value of %.3f i...
[05/25 20:47:49    667s] *** Message Summary: 100 warning(s), 17 error(s)
[05/25 20:47:49    667s] 
[05/25 20:47:49    667s] --- Ending "Innovus" (totcpu=0:11:08, real=1:03:37, mem=2185.9M) ---
