// Seed: 3765950428
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_18;
  wire id_19, id_20;
  wire id_21;
  assign id_8 = id_17;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output uwire id_2,
    output tri1 id_3,
    input wire id_4,
    input wand id_5,
    output supply1 id_6,
    output tri id_7,
    input tri1 id_8,
    input tri1 id_9,
    input wire id_10,
    input uwire id_11,
    output tri0 id_12,
    output wor id_13,
    input wire id_14,
    input supply0 id_15,
    input wand id_16,
    input supply0 id_17,
    output tri0 id_18,
    output tri1 id_19,
    id_25 = -1 - 1,
    output supply1 id_20,
    input wire id_21,
    input wand id_22,
    id_26,
    input tri id_23
);
  wire id_27;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_26,
      id_25,
      id_27,
      id_27,
      id_25,
      id_25,
      id_25,
      id_27,
      id_27,
      id_27,
      id_25,
      id_25,
      id_26,
      id_25,
      id_26
  );
  wire id_28;
  wire id_29, id_30, id_31, id_32, id_33;
  and primCall (
      id_6,
      id_14,
      id_15,
      id_9,
      id_11,
      id_21,
      id_0,
      id_25,
      id_5,
      id_4,
      id_8,
      id_27,
      id_22,
      id_10,
      id_23,
      id_17,
      id_1,
      id_16
  );
  wire id_34;
  for (id_35 = 1; 1; id_25 = id_25) begin : LABEL_0
    assign id_13 = id_34;
  end
endmodule
