// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2015-2019, The Linux Foundation. All rights reserved.
 * Copyright (C) 2017-2020, Pixelworks, Inc.
 *
 * These files contain modifications made by Pixelworks, Inc., in 2019-2020.
 */
#include "dsi_iris_api.h"
#include "dsi_iris_i3c.h"
#include "dsi_iris_loop_back.h"
#include "dsi_iris_lightup.h"
#include "dsi_iris_lightup_ocp.h"
#include "dsi_iris_log.h"
#include "dsi_iris_lp.h"

enum LOOP_BACK_ERR_TYPE {
	ERR_NO_ERR			= 0,
	ERR_SMT_EFIFO_PT_SQ	= 1,
	ERR_DUAL_PT			= 2,
	ERR_ATSPEED_EFIFO	= 3,
	ERR_SMT_PMU         = 4,
	ERR_SMT_EFIFO_PT_SF = 5,
	ERR_SMT_EFIFO_PT_UF = 6,
	ERR_SRAM_BIST_SQ    = 7,
	ERR_SRAM_BIST_NPLL  = 8,
};

enum SMT_PT_EFIFO_TYPE {
	SMT_PT_EFIFO_SQ		= 0,
	SMT_PT_EFIFO_SF		= 1,
	SMT_PT_EFIFO_UF		= 2,
};


#define BIT_SMT_EFIFO_PT_SQ		(1 << 0)
#define BIT_DUAL_PT				(1 << 1)
#define BIT_ATSPEED_EFIFO		(1 << 2)
#define BIT_SMT_PMU				(1 << 3)
#define BIT_SMT_EFIFO_PT_SF     (1 << 4)
#define BIT_SMT_EFIFO_PT_UF     (1 << 5)
#define BIT_SRAM_BIST_SQ        (1 << 6)
#define BIT_SRAM_BIST_NPLL      (1 << 7)


#ifdef IRIS_HDK_DEV
static uint32_t iris_loop_back_flag_i7 = 0xffffffff;
#else
//these cases need release to customer
static uint32_t iris_loop_back_flag_i7 = (BIT_SMT_EFIFO_PT_SQ | BIT_DUAL_PT);
#endif

void iris_set_loopback_flag_i7(uint32_t val)
{
	iris_loop_back_flag_i7 = val;
}

uint32_t iris_get_loopback_flag_i7(void)
{
	return iris_loop_back_flag_i7;
}

/**
 * smt efifo pt loop back
 */
#define SMT_EFIFO_PT_LOOP_BACK_REG_NUM  (64)
static uint32_t smt_efifo_pt_loop_back_op_addr[SMT_EFIFO_PT_LOOP_BACK_REG_NUM] = {
0xf0000068, 0xf0000068, 0xf0000000, 0xf00000f8, 0xf0000048,
0xf000004c, 0xf0000050, 0xf0000000, 0xf0000020, 0xf0000004,
0xf0000008, 0xf0000008, 0xf0000024, 0xf0000028, 0xf0000028,
0xf0010040, 0xf1480068, 0xf1480074, 0xf1480078, 0xf148007c,
0xf1480080, 0xf14800b8, 0xf14800b4, 0xf1a8001c, 0xf1a80020,
0xf1a80024, 0xf1a80028, 0xf1a80060, 0xf1a8005c, 0xf1ac001c,
0xf1ac0020, 0xf1ac0024, 0xf1ac0028, 0xf1ac0000, 0xf1ac0010,
0xf1ac0060, 0xf1ac005c, 0xf1980000, 0xf1980048, 0xf1980050,
0xf1980054, 0xf1980008, 0xf18c0004, 0xf18d1000, 0xf178001c,
0xf1780124, 0xf1780128, 0xf1780024, 0xf1780020, 0xf1780004,
0xf1780014, 0xf1780120, 0xf179ff00, 0xf1700130, 0xf1711000,
0xf198007c, 0xf1981010, 0xf1940000, 0xf1940018, 0xf194006c,
0xf1940008, 0xf19401c4, 0xf194106c, 0xf1941068


};

static uint32_t smt_efifo_pt_loop_back_op_val[SMT_EFIFO_PT_LOOP_BACK_REG_NUM] = {
0x00000001, 0x000000ff, 0x00000000, 0x00000644, 0x0000b170,
0x00301000, 0x00000000, 0x00000000, 0x00000000, 0x004a0246,
0x0000f80f, 0x0000f00f, 0x000a0219, 0x0000f808, 0x0000f008,
0x000000ff, 0x80078030, 0x0e025901, 0xd1002000, 0x0c000700,
0x5c066706, 0x346cf43b, 0xb42b342b, 0x0e025901, 0xd1002000,
0x0c000700, 0x5c066706, 0x346cf43b, 0xb42b342b, 0x0e025901,
0xd1002000, 0x0c000700, 0x5c066706, 0x01480150, 0x80078030,
0x346cf43b, 0xb42b342b, 0x00000a04, 0x0438021c, 0x00000000,
0x00080000, 0x00001800, 0x00000008, 0x00000100, 0x30081000,
0x10100102, 0x01080000, 0x000a0000, 0x020308cc, 0x143c2085,
0x0007841e, 0x00000000, 0x00000100, 0x0a0a0664, 0x00000002,
0x00000003, 0x00000010, 0x0001400c, 0x0438021c, 0x00000aaa,
0x84400052, 0x00000003, 0x00000200, 0x00000037

};

static uint32_t smt_efifo_pt_sq_loop_back_pll_val[3] = {0x004a0246, 0x0000f80f, 0x0000f00f};
static uint32_t smt_efifo_pt_sf_loop_back_pll_val[3] = {0x002a022a, 0x0000f80c, 0x0000f00c};
static uint32_t smt_efifo_pt_uf_loop_back_pll_val[3] = {0x004a0239, 0x0000f80f, 0x0000f00f};

static uint32_t smt_efifo_pt_loop_back_op_delay[SMT_EFIFO_PT_LOOP_BACK_REG_NUM] = {
0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 1, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 8

};

static uint32_t smt_efifo_pt_loop_back_checksum[3] = {0x58f75b40, 0x57ee3d0d, 0x576d2193};

static int iris_smt_efifo_pt_loop_back_verify(enum SMT_PT_EFIFO_TYPE type)
{
	struct iris_cfg *pcfg = iris_get_cfg();
	int ret = 0;
	int i = 0;
	uint32_t statis_channel_0[3] = {0};
	uint32_t statis_channel_1[3] = {0};

	IRIS_LOGD("%s(%d), start, type = %d", __func__, __LINE__, type);
	iris_set_esd_status(false);
	iris_loop_back_reset();
	mdelay(100);
	mutex_lock(&pcfg->panel->panel_lock);
	iris_set_two_wire0_enable();
	mutex_unlock(&pcfg->panel->panel_lock);

	switch (type) {
	case SMT_PT_EFIFO_SQ:
		smt_efifo_pt_loop_back_op_val[9] = smt_efifo_pt_sq_loop_back_pll_val[0];
		smt_efifo_pt_loop_back_op_val[10] = smt_efifo_pt_sq_loop_back_pll_val[1];
		smt_efifo_pt_loop_back_op_val[11] = smt_efifo_pt_sq_loop_back_pll_val[2];
		break;
	case SMT_PT_EFIFO_SF:
		smt_efifo_pt_loop_back_op_val[9] = smt_efifo_pt_sf_loop_back_pll_val[0];
		smt_efifo_pt_loop_back_op_val[10] = smt_efifo_pt_sf_loop_back_pll_val[1];
		smt_efifo_pt_loop_back_op_val[11] = smt_efifo_pt_sf_loop_back_pll_val[2];
		break;
	case SMT_PT_EFIFO_UF:
		smt_efifo_pt_loop_back_op_val[9] = smt_efifo_pt_uf_loop_back_pll_val[0];
		smt_efifo_pt_loop_back_op_val[10] = smt_efifo_pt_uf_loop_back_pll_val[1];
		smt_efifo_pt_loop_back_op_val[11] = smt_efifo_pt_uf_loop_back_pll_val[2];
		break;
	default:
		IRIS_LOGE("%s(%d), error, unsupport smt efifo type %d.", __func__, __LINE__, type);
		break;
	}

	IRIS_LOGI("%s(%d), smt efifo pll setting %#x %#x %#x.", __func__, __LINE__,
		smt_efifo_pt_loop_back_op_val[9], smt_efifo_pt_loop_back_op_val[10], smt_efifo_pt_loop_back_op_val[11]);


	for (i = 0; i < SMT_EFIFO_PT_LOOP_BACK_REG_NUM; i++) {
		ret = iris_ioctl_i2c_write(smt_efifo_pt_loop_back_op_addr[i], smt_efifo_pt_loop_back_op_val[i]);
		if (ret) {
			IRIS_LOGE("%s(%d), error, i = %d, ret = %d.", __func__, __LINE__, i, ret);
			return 0x11;
		}

		if (smt_efifo_pt_loop_back_op_delay[i])
			mdelay(smt_efifo_pt_loop_back_op_delay[i]);
	}

	mdelay(100);
	for (i = 0; i < 3; i++) {
		ret = iris_ioctl_i2c_read(0xf1940200 + i*4, &statis_channel_0[i]);
		if (ret) {
			IRIS_LOGE("%s(%d), i2c read statis fail.", __func__, __LINE__);
			return 0x12;
		}
	}
	for (i = 0; i < 3; i++) {
		ret = iris_ioctl_i2c_read(0xf19800c4 + i*4, &statis_channel_1[i]);
		if (ret) {
			IRIS_LOGE("%s(%d), fail, i2c read statis fail.", __func__, __LINE__);
			return 0x12;
		}
	}
	iris_set_esd_status(false);
	IRIS_LOGI("%s(%d), channel 0 statis = 0x%x 0x%x 0x%x.", __func__, __LINE__,
			statis_channel_0[0], statis_channel_0[1], statis_channel_0[2]);
	IRIS_LOGI("%s(%d), channel 1 statis = 0x%x 0x%x 0x%x.", __func__, __LINE__,
			statis_channel_1[0], statis_channel_1[1], statis_channel_1[2]);

	if ((statis_channel_0[0] == smt_efifo_pt_loop_back_checksum[0]) &&
		(statis_channel_0[1] == smt_efifo_pt_loop_back_checksum[1]) &&
		(statis_channel_0[2] == smt_efifo_pt_loop_back_checksum[2]) &&
		(statis_channel_1[0] == smt_efifo_pt_loop_back_checksum[0]) &&
		(statis_channel_1[1] == smt_efifo_pt_loop_back_checksum[1]) &&
		(statis_channel_1[2] == smt_efifo_pt_loop_back_checksum[2])) {
		ret = ERR_NO_ERR;
		IRIS_LOGI("%s(%d), loopback validate success.", __func__, __LINE__);
	} else {
		IRIS_LOGE("%s(%d), fail, statis not equal to checksum.", __func__, __LINE__);
		return 0x13;
	}

	IRIS_LOGD("%s(%d), end.", __func__, __LINE__);

	return ret;

}

/**
 * dual pt
 */
#define DUAL_PT_REG_NUM  (47)
static uint32_t dual_pt_op_addr[DUAL_PT_REG_NUM] = {
0xf0000068, 0xf0000068,
0xf0000000, 0xf00000f8, 0xf1480068, 0xf1480074, 0xf1480078,
0xf148007c, 0xf1480080, 0xf14800b8, 0xf14800b4, 0xf1a8001c,
0xf1a80020, 0xf1a80024, 0xf1a80028, 0xf1a80060, 0xf1a8005c,
0xf1ac001c, 0xf1ac0020, 0xf1ac0024, 0xf1ac0028, 0xf1ac0000,
0xf1ac0010, 0xf1ac0060, 0xf1ac005c, 0xf1980000, 0xf1980048,
0xf1980050, 0xf1980054, 0xf1980008, 0xf18c0004, 0xf18d1000,
0xf178001c, 0xf1780124, 0xf1780128, 0xf179ff00, 0xf1700130,
0xf1711000, 0xf198007c, 0xf1981010, 0xf1940000, 0xf1940018,
0xf194006c, 0xf1940008, 0xf19401c4, 0xf194106c, 0xf1941068
};

static uint32_t dual_pt_op_val[DUAL_PT_REG_NUM] = {
0x00000001, 0x000000ff,
0x00000000, 0x00000644, 0x80078030, 0x0e025901, 0xd1002000,
0x0c000700, 0x5c066706, 0x346cf43b, 0xb42b342b, 0x0e025901,
0xd1002000, 0x0c000700, 0x5c066706, 0x346cf43b, 0xb42b342b,
0x0e025901, 0xd1002000, 0x0c000700, 0x5c066706, 0x01480150,
0x80078030, 0x346cf43b, 0xb42b342b, 0x00000a04, 0x0438021c,
0x00040000, 0x00040000, 0x00001800, 0x00000008, 0x00000100,
0x30080800, 0x10100102, 0x01040000, 0x00000100, 0x0a0a0664,
0x00000002, 0x00000003, 0x00000010, 0x0001400c, 0x0438021c,
0x00000aaa, 0x84400050, 0x00000003, 0x00000200, 0x00000037
};

static uint32_t dual_pt_op_delay[DUAL_PT_REG_NUM] = {
0, 1,
0, 1, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 10
};

static uint32_t dual_pt_checksum[3] = {0x58f75b40, 0x57ee3d0d, 0x576d2193};

static int iris_dual_pt_verify(void)
{
	struct iris_cfg *pcfg = iris_get_cfg();
	int ret = 0;
	int i = 0;
	uint32_t statis_channel_0[3] = {0};
	uint32_t statis_channel_1[3] = {0};

	IRIS_LOGD("%s(%d), start.", __func__, __LINE__);
	iris_set_esd_status(false);
	iris_loop_back_reset();
	mdelay(100);
	mutex_lock(&pcfg->panel->panel_lock);
	iris_set_two_wire0_enable();
	mutex_unlock(&pcfg->panel->panel_lock);

	for (i = 0; i < DUAL_PT_REG_NUM; i++) {
		ret = iris_ioctl_i2c_write(dual_pt_op_addr[i], dual_pt_op_val[i]);
		if (ret) {
			IRIS_LOGE("%s(%d), error, i = %d, ret = %d.", __func__, __LINE__, i, ret);
			return 0x21;
		}

		if (dual_pt_op_delay[i])
			mdelay(dual_pt_op_delay[i]);
	}

	mdelay(100);
	for (i = 0; i < 3; i++) {
		ret = iris_ioctl_i2c_read(0xf1940200 + i*4, &statis_channel_0[i]);
		if (ret) {
			IRIS_LOGE("%s(%d), fail, i2c read statis fail.", __func__, __LINE__);
			return 0x22;
		}
	}
	for (i = 0; i < 3; i++) {
		ret = iris_ioctl_i2c_read(0xf19800c4 + i*4, &statis_channel_1[i]);
		if (ret) {
			IRIS_LOGE("%s(%d), fail, i2c read statis fail.", __func__, __LINE__);
			return 0x12;
		}
	}
	iris_set_esd_status(true);
	IRIS_LOGI("%s(%d), channel 0 statis = 0x%x 0x%x 0x%x.", __func__, __LINE__,
			statis_channel_0[0], statis_channel_0[1], statis_channel_0[2]);
	IRIS_LOGI("%s(%d), channel 1 statis = 0x%x 0x%x 0x%x.", __func__, __LINE__,
			statis_channel_1[0], statis_channel_1[1], statis_channel_1[2]);

	if ((statis_channel_0[0] == dual_pt_checksum[0]) &&
		(statis_channel_0[1] == dual_pt_checksum[1]) &&
		(statis_channel_0[2] == dual_pt_checksum[2]) &&
		(statis_channel_1[0] == dual_pt_checksum[0]) &&
		(statis_channel_1[1] == dual_pt_checksum[1]) &&
		(statis_channel_1[2] == dual_pt_checksum[2])) {
		ret = ERR_NO_ERR;
		IRIS_LOGI("%s(%d), loopback validate success.", __func__, __LINE__);
	} else {
		IRIS_LOGE("%s(%d), fail, statis not equal to checksum.", __func__, __LINE__);
		return 0x23;
	}

	IRIS_LOGD("%s(%d), end.", __func__, __LINE__);

	return ret;
}

/**
 * atspeed-efifo pt
 */
#define ATSPEED_EFIFO_REG_NUM  (62)
static uint32_t atspeed_efifo_op_addr[ATSPEED_EFIFO_REG_NUM] = {
0xf0000068, 0xf0000068,
0xf0000000, 0xf00000f8, 0xf0000048, 0xf0000000, 0xf0000020,
0xf0000004, 0xf0000008, 0xf0000008, 0xf0000024, 0xf0000028,
0xf0000028, 0xf0010040, 0xf1480068, 0xf1480074, 0xf1480078,
0xf148007c, 0xf1480080, 0xf14800b8, 0xf14800b4, 0xf1a8001c,
0xf1a80020, 0xf1a80024, 0xf1a80028, 0xf1a80060, 0xf1a8005c,
0xf1ac001c, 0xf1ac0020, 0xf1ac0024, 0xf1ac0028, 0xf1ac0000,
0xf1ac0010, 0xf1ac0060, 0xf1ac005c, 0xf1980000, 0xf1980048,
0xf1980050, 0xf1980054, 0xf1980008, 0xf18c0004, 0xf18d1000,
0xf178001c, 0xf1780124, 0xf1780128, 0xf1780024, 0xf1780020,
0xf1780004, 0xf1780014, 0xf1780120, 0xf179ff00, 0xf1700130,
0xf1711000, 0xf198007c, 0xf1981010, 0xf1940000, 0xf1940018,
0xf194006c, 0xf1940008, 0xf19401c4, 0xf194106c, 0xf1941068
};

static uint32_t atspeed_efifo_op_val[ATSPEED_EFIFO_REG_NUM] = {
0x00000001, 0x000000ff,
0x00000000, 0x00000644, 0x0000b7a0, 0x00000000, 0x00000000,
0x0a2a022a, 0x0000f80d, 0x0000f00d, 0x0a2a022b, 0x0000f80d,
0x0000f00d, 0x000000ff, 0x80078030, 0x0e025901, 0xd1002000,
0x0c000700, 0x5c066706, 0x346cf43b, 0xb42b342b, 0x0e025901,
0xd1002000, 0x0c000700, 0x5c066706, 0x346cf43b, 0xb42b342b,
0x0e025901, 0xd1002000, 0x0c000700, 0x5c066706, 0x01480150,
0x80078030, 0x346cf43b, 0xb42b342b, 0x00000a04, 0x0438021c,
0x00000000, 0x00080000, 0x00001800, 0x00000008, 0x00000100,
0x30081000, 0x10100102, 0x01080000, 0x000a0000, 0x020308cc,
0x143c2085, 0x0007841e, 0x00000000, 0x00000100, 0x0a0a0664,
0x00000002, 0x00000003, 0x00000010, 0x0001400c, 0x0438021c,
0x00000aaa, 0x84400052, 0x00000003, 0x00000200, 0x00000037
};

static uint32_t atspeed_efifo_op_delay[ATSPEED_EFIFO_REG_NUM] = {
0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 1, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 8
};

static uint32_t atspeed_efifo_checksum[3] = {0x58f75b40, 0x57ee3d0d, 0x576d2193};

static int iris_atspeed_efifo_verify(void)
{
	struct iris_cfg *pcfg = iris_get_cfg();
	int ret = 0;
	int i = 0;
	uint32_t statis_channel_0[3] = {0};
	uint32_t statis_channel_1[3] = {0};


	IRIS_LOGD("%s(%d), start.", __func__, __LINE__);
	iris_loop_back_reset();
	mdelay(100);
	mutex_lock(&pcfg->panel->panel_lock);
	iris_set_two_wire0_enable();
	mutex_unlock(&pcfg->panel->panel_lock);

	for (i = 0; i < ATSPEED_EFIFO_REG_NUM; i++) {
		ret = iris_ioctl_i2c_write(atspeed_efifo_op_addr[i], atspeed_efifo_op_val[i]);
		if (ret) {
			IRIS_LOGE("%s(%d), error, i = %d, ret = %d.", __func__, __LINE__, i, ret);
			return 0x31;
		}

		if (atspeed_efifo_op_delay[i])
			mdelay(atspeed_efifo_op_delay[i]);
	}

	mdelay(100);
	for (i = 0; i < 3; i++) {
		ret = iris_ioctl_i2c_read(0xf1940200 + i*4, &statis_channel_0[i]);
		if (ret) {
			IRIS_LOGE("%s(%d), fail, i2c read statis fail.", __func__, __LINE__);
			return 0x22;
		}
	}
	for (i = 0; i < 3; i++) {
		ret = iris_ioctl_i2c_read(0xf19800c4 + i*4, &statis_channel_1[i]);
		if (ret) {
			IRIS_LOGE("%s(%d), fail, i2c read statis fail.", __func__, __LINE__);
			return 0x12;
		}
	}

	IRIS_LOGI("%s(%d), channel 0 statis = 0x%x 0x%x 0x%x.", __func__, __LINE__,
			statis_channel_0[0], statis_channel_0[1], statis_channel_0[2]);
	IRIS_LOGI("%s(%d), channel 1 statis = 0x%x 0x%x 0x%x.", __func__, __LINE__,
			statis_channel_1[0], statis_channel_1[1], statis_channel_1[2]);

	if ((statis_channel_0[0] == atspeed_efifo_checksum[0]) &&
		(statis_channel_0[1] == atspeed_efifo_checksum[1]) &&
		(statis_channel_0[2] == atspeed_efifo_checksum[2]) &&
		(statis_channel_1[0] == atspeed_efifo_checksum[0]) &&
		(statis_channel_1[1] == atspeed_efifo_checksum[1]) &&
		(statis_channel_1[2] == atspeed_efifo_checksum[2])) {
		ret = ERR_NO_ERR;
		IRIS_LOGI("%s(%d), loopback validate success.", __func__, __LINE__);
	} else {
		IRIS_LOGE("%s(%d), fail, statis not equal to checksum.", __func__, __LINE__);
		return 0x33;
	}

	IRIS_LOGD("%s(%d), end.", __func__, __LINE__);

	return ret;
}

/**
 * smt_pmu
 */
static uint32_t addr_val_s4[8][2] = {
	{0xf0000120, 0x00044633},
	{0xf0000124, 0x0000f1f9},
	{0xf0000128, 0x00000200},
	{0xf000012C, 0x00000100},
	{0xf0000130, 0x00000100},
	{0xf0000134, 0x00000100},
	{0xf0000138, 0x00000100},
	{0xf0000140, 0x00000100},
};
static uint32_t addr_val_s5[1][2] = {
	{0xf0000068, 0x00000001},
};
static uint32_t addr_val_s6[1][2] = {
	{0xf0000120, 0x00040233},
};
static uint32_t addr_val_s7[1][2] = {
	{0xf0000068, 0x00000003},
};
static uint32_t addr_val_s8[1][2] = {
	{0xf0000124, 0x0000f1f9},
};
static uint32_t addr_val_s9[1][2] = {
	{0xf0000068, 0x0000000b},
};
static uint32_t addr_val_s10[1][2] = {
	{0xf000012c, 0x0000c8f8},
};
static uint32_t addr_val_s11[1][2] = {
	{0xf0000068, 0x0000000f},
};
static uint32_t addr_val_s12[1][2] = {
	{0xf0000128, 0x0000f1f9},
};
static uint32_t addr_val_s13[1][2] = {
	{0xf0000068, 0x0000004f},
};
static uint32_t addr_val_s14[1][2] = {
	{0xf0000140, 0x0001c8f8},
};
static uint32_t addr_val_s15[1][2] = {
	{0xf0000068, 0x0000005f},
};
static uint32_t addr_val_s16[1][2] = {
	{0xf0000134, 0x0000c8f8},
};
static uint32_t addr_val_s17[1][2] = {
	{0xf0000068, 0x0000007f},
};
static uint32_t addr_val_s18[1][2] = {
	{0xf0000138, 0x0000c8f8},
};
static uint32_t addr_val_s19[1][2] = {
	{0xf0000068, 0x000000ff},
};
static uint32_t addr_val_s20[1][2] = {
	{0xf0000134, 0x0000c8f8},
};
static uint32_t addr_val_s21[1][2] = {
	{0xf0000068, 0x00000001},
};
static uint32_t addr_val_s22[8][2] = {
	{0xf0000120, 0x00040233},
	{0xf0000124, 0x00000200},
	{0xf0000128, 0x00000200},
	{0xf000012c, 0x00000100},
	{0xf0000130, 0x00000100},
	{0xf0000134, 0x00000100},
	{0xf0000138, 0x00000100},
	{0xf0000140, 0x00000100},
};
static uint32_t addr_val_s23[1][2] = {
	{0xf0000068, 0x000000ff},
};
static uint32_t addr_val_s24[8][2] = {
	{0xf0000120, 0x0007fc33},
	{0xf0000124, 0x0000f1f9},
	{0xf0000128, 0x0000f1f9},
	{0xf000012c, 0x0000c8f8},
	{0xf0000130, 0x0000c8f8},
	{0xf0000134, 0x0000c8f8},
	{0xf0000138, 0x0000c8f8},
	{0xf0000140, 0x0001c8f8},
};

static int _iris_reg_check(uint32_t (*p1)[2], uint32_t cnt1, uint32_t (*p2)[2], uint32_t cnt2)
{
	int i, ret = 0;
	uint32_t val;

	if (!p2) {
		IRIS_LOGE("%s(), p2 is null", __func__);
		ret = -EINVAL;
		goto end;
	}

	IRIS_LOGD("%s, cnt1 = %d, cnt2 = %d", __func__, cnt1, cnt2);

	for (i = 0; i < cnt1; i++) {
		ret = iris_ioctl_i2c_write(p1[i][0], p1[i][1]);
		if (ret) {
			IRIS_LOGE("%s(%d), error, i = %d, ret = %d.", __func__, __LINE__, i, ret);
			goto end;
		}
	}

	for (i = 0; i < cnt2; i++) {
		iris_ioctl_i2c_read(p2[i][0], &val);
		if (val != p2[i][1]) {
			ret = i + 1;
			goto end;
		}
	}

end:
	IRIS_LOGD("%s, ret = %d", __func__, ret);
	return ret;
}

static int iris_smt_pmu_verify(void)
{
	int ret = 0;

	IRIS_LOGD("%s(%d), start.", __func__, __LINE__);
	iris_loop_back_reset();
	mdelay(1);

	IRIS_LOGD("%s(%d), s4 check.", __func__, __LINE__);
	ret = _iris_reg_check(NULL, 0, addr_val_s4, sizeof(addr_val_s4)/sizeof(addr_val_s4[0]));
	if (ret) {
		IRIS_LOGE("%s(%d) s4 check failed, ret = %d", __func__, __LINE__, ret);
		return ERR_SMT_PMU;
	}

	IRIS_LOGD("%s(%d), s5-6 check.", __func__, __LINE__);
	ret = _iris_reg_check(addr_val_s5, sizeof(addr_val_s5)/sizeof(addr_val_s5[0]),
		addr_val_s6, sizeof(addr_val_s6)/sizeof(addr_val_s6[0]));
	if (ret) {
		IRIS_LOGE("%s(%d) s5-6 check failed, ret = %d", __func__, __LINE__, ret);
		return ERR_SMT_PMU;
	}

	IRIS_LOGD("%s(%d), s7-8 check.", __func__, __LINE__);
	ret = _iris_reg_check(addr_val_s7, sizeof(addr_val_s7)/sizeof(addr_val_s7[0]),
		addr_val_s8, sizeof(addr_val_s8)/sizeof(addr_val_s8[0]));
	if (ret) {
		IRIS_LOGE("%s(%d) s7-8 check failed, ret = %d", __func__, __LINE__, ret);
		return ERR_SMT_PMU;
	}

	IRIS_LOGD("%s(%d), s9-10 check.", __func__, __LINE__);
	ret = _iris_reg_check(addr_val_s9, sizeof(addr_val_s9)/sizeof(addr_val_s9[0]),
		addr_val_s10, sizeof(addr_val_s10)/sizeof(addr_val_s10[0]));
	if (ret) {
		IRIS_LOGE("%s(%d) s9-10 check failed, ret = %d", __func__, __LINE__, ret);
		return ERR_SMT_PMU;
	}

	IRIS_LOGD("%s(%d), s11-12 check.", __func__, __LINE__);
	ret = _iris_reg_check(addr_val_s11, sizeof(addr_val_s11)/sizeof(addr_val_s11[0]),
		addr_val_s12, sizeof(addr_val_s12)/sizeof(addr_val_s12[0]));
	if (ret) {
		IRIS_LOGE("%s(%d) s11-12 check failed, ret = %d", __func__, __LINE__, ret);
		return ERR_SMT_PMU;
	}

	IRIS_LOGD("%s(%d), s13-14 check.", __func__, __LINE__);
	ret = _iris_reg_check(addr_val_s13, sizeof(addr_val_s13)/sizeof(addr_val_s13[0]),
		addr_val_s14, sizeof(addr_val_s14)/sizeof(addr_val_s14[0]));
	if (ret) {
		IRIS_LOGE("%s(%d) s13-14 check failed, ret = %d", __func__, __LINE__, ret);
		return ERR_SMT_PMU;
	}

	IRIS_LOGD("%s(%d), s15-16 check.", __func__, __LINE__);
	ret = _iris_reg_check(addr_val_s15, sizeof(addr_val_s15)/sizeof(addr_val_s15[0]),
		addr_val_s16, sizeof(addr_val_s6)/sizeof(addr_val_s16[0]));
	if (ret) {
		IRIS_LOGE("%s(%d) s15-16 check failed, ret = %d", __func__, __LINE__, ret);
		return ERR_SMT_PMU;
	}

	IRIS_LOGD("%s(%d), s17-18 check.", __func__, __LINE__);
	ret = _iris_reg_check(addr_val_s17, sizeof(addr_val_s17)/sizeof(addr_val_s17[0]),
		addr_val_s18, sizeof(addr_val_s18)/sizeof(addr_val_s18[0]));
	if (ret) {
		IRIS_LOGE("%s(%d) s17-18 check failed, ret = %d", __func__, __LINE__, ret);
		return ERR_SMT_PMU;
	}

	IRIS_LOGD("%s(%d), s19-20 check.", __func__, __LINE__);
	ret = _iris_reg_check(addr_val_s19, sizeof(addr_val_s19)/sizeof(addr_val_s19[0]),
		addr_val_s20, sizeof(addr_val_s20)/sizeof(addr_val_s20[0]));
	if (ret) {
		IRIS_LOGE("%s(%d) s19-20 check failed, ret = %d", __func__, __LINE__, ret);
		return ERR_SMT_PMU;
	}

	IRIS_LOGD("%s(%d), s21-22 check.", __func__, __LINE__);
	ret = _iris_reg_check(addr_val_s21, sizeof(addr_val_s21)/sizeof(addr_val_s21[0]),
		addr_val_s22, sizeof(addr_val_s22)/sizeof(addr_val_s22[0]));
	if (ret) {
		IRIS_LOGE("%s(%d) s21-22 check failed, ret = %d", __func__, __LINE__, ret);
		return ERR_SMT_PMU;
	}

	IRIS_LOGD("%s(%d), s23-24 check.", __func__, __LINE__);
	ret = _iris_reg_check(addr_val_s23, sizeof(addr_val_s23)/sizeof(addr_val_s23[0]),
		addr_val_s24, sizeof(addr_val_s24)/sizeof(addr_val_s24[0]));
	if (ret) {
		IRIS_LOGE("%s(%d) s23-24 check failed, ret = %d", __func__, __LINE__, ret);
		return ERR_SMT_PMU;
	}
	IRIS_LOGI("%s(%d), smt pmu verify success.", __func__, __LINE__);

	IRIS_LOGD("%s(%d), end.", __func__, __LINE__);
	return 0;
}

/**
 * sram bist
 */
#define SRAM_BIST_NPLL_REG_NUM  (16)
static uint32_t sram_bist_npll_op_addr[SRAM_BIST_NPLL_REG_NUM] = {
0xf00000f0, 0xf00000f0, 0xf0000068, 0xf0000068, 0xf0000048,
0xf0000000, 0xf0000020, 0xf0000004, 0xf0000008, 0xf0000008,
0xf0000024, 0xf0000028, 0xf0000028, 0xf0010040, 0xf1080000,
0xf1080000
};

static uint32_t sram_bist_npll_op_val[SRAM_BIST_NPLL_REG_NUM] = {
0x00000001, 0x00000000, 0x00000000, 0x000000ff, 0x0000b7a0,
0x00000000, 0x00000000, 0x0a2a022a, 0x0000f80d, 0x0000f00d,
0x0a2a022b, 0x0000f80d, 0x0000f00d, 0x000000ff, 0x00000000,
0x00020000
};

static uint32_t sram_bist_npll_op_delay[SRAM_BIST_NPLL_REG_NUM] = {
0, 0, 1, 1, 0,
0, 0, 0, 0, 0,
0, 0, 0, 10, 1,
1
};

#define SRAM_BIST_SQ_REG_NUM  (18)
static uint32_t sram_bist_sq_op_addr[SRAM_BIST_SQ_REG_NUM] = {
0xf00000f0, 0xf00000f0, 0xf0000068, 0xf0000068, 0xf0000048,
0xf000004c, 0xf0000050, 0xf0000000, 0xf0000020, 0xf0000004,
0xf0000008, 0xf0000008, 0xf0000024, 0xf0000028, 0xf0000028,
0xf0010040, 0xf1080000, 0xf1080000
};

static uint32_t sram_bist_sq_op_val[SRAM_BIST_SQ_REG_NUM] = {
0x00000001, 0x00000000, 0x00000000, 0x000000ff, 0x0000b170,
0x00301000, 0x00000000, 0x00000000, 0x00000000, 0x004a0246,
0x0000f80f, 0x0000f00f, 0x000a0219, 0x0000f808, 0x0000f008,
0x000000ff, 0x00000000, 0x00020000
};

static uint32_t sram_bist_sq_op_delay[SRAM_BIST_SQ_REG_NUM] = {
0, 0, 1, 1, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
10, 1, 1
};

static int iris_sram_bist_scan(u8 test_type, u32 test_value)
{
	u32 ramctrl_bist_status = 0;
	int ret = 0;
	int i = 0;
	u32 err_base = (test_type == BIT_SRAM_BIST_SQ) ? 0x70 : 0x80;

	IRIS_LOGI("%s() enter, test_type = %d, test_value = 0x%08x\n", __func__, test_type, test_value);

	if (test_type == BIT_SRAM_BIST_SQ) {
		for (i = 2; i < SRAM_BIST_SQ_REG_NUM; i++) {
			ret = iris_ioctl_i2c_write(sram_bist_sq_op_addr[i], sram_bist_sq_op_val[i]);
			if (ret) {
				IRIS_LOGE("%s(%d), error, i = %d, ret = %d.", __func__, __LINE__, i, ret);
				return err_base + 0x1;
			}

			if (sram_bist_sq_op_delay[i])
				mdelay(sram_bist_sq_op_delay[i]);
		}
	} else if (test_type == BIT_SRAM_BIST_NPLL) {
		for (i = 2; i < SRAM_BIST_NPLL_REG_NUM; i++) {
			ret = iris_ioctl_i2c_write(sram_bist_npll_op_addr[i], sram_bist_npll_op_val[i]);
			if (ret) {
				IRIS_LOGE("%s(%d), error, i = %d, ret = %d.", __func__, __LINE__, i, ret);
				return err_base + 0x1;
			}

			if (sram_bist_npll_op_delay[i])
				mdelay(sram_bist_npll_op_delay[i]);
		}

	} else {
		IRIS_LOGE("%s(%d), unknown test_type error, %d.", __func__, __LINE__, test_type);
		return -EINVAL;
	}

	//sram 1st write
	iris_ioctl_i2c_write(0xf108003c, 0x0001ffff);
	iris_ioctl_i2c_write(0xf1080038, test_value);
	iris_ioctl_i2c_write(0xf1080040, 0x00000003);

	//sram 1st read
	msleep(20);
	ret = iris_ioctl_i2c_read(0xf1080044, &ramctrl_bist_status);
	if (ret) {
		IRIS_LOGE("%s(%d), fail, i2c read statis fail.", __func__, __LINE__);
			return err_base + 0x2;
	}
	if (ramctrl_bist_status != 1) {
		IRIS_LOGE("%s(), sram 1st write, ramctrl_bist_status = %d\n", __func__, ramctrl_bist_status);
		return err_base + 0x3;
	}

	//sram 2nd write
	iris_ioctl_i2c_write(0xf1080040, 0x00000008);
	iris_ioctl_i2c_write(0xf1080040, 0x00000000);
	iris_ioctl_i2c_write(0xf108003c, 0x0001ffff);
	iris_ioctl_i2c_write(0xf1080040, 0x00000005);

	//sram 2nd read
	msleep(20);
	ret = iris_ioctl_i2c_read(0xf1080044, &ramctrl_bist_status);
	if (ret) {
		IRIS_LOGE("%s(%d), fail, i2c read statis fail.", __func__, __LINE__);
			return err_base + 0x4;
	}
	if (ramctrl_bist_status != 2) {
		IRIS_LOGE("%s(), sram 1st write, ramctrl_bist_status = %d\n", __func__, ramctrl_bist_status);
		return err_base + 0x5;
	}

	IRIS_LOGI("%s() exit!\n", __func__);
	return ERR_NO_ERR;
}


static int iris_sram_bist_verify(u8 test_type)
{
	struct iris_cfg *pcfg = iris_get_cfg();
	int ret = 0;

	IRIS_LOGD("%s(%d), start, test_type = %d", __func__, __LINE__, test_type);
	iris_set_esd_status(false);
	iris_loop_back_reset();
	mdelay(100);
	mutex_lock(&pcfg->panel->panel_lock);
	iris_set_two_wire0_enable();
	mutex_unlock(&pcfg->panel->panel_lock);

	ret = iris_sram_bist_scan(test_type, 0xa5a5a5a5);
	if (ret) {
		IRIS_LOGE("%s(%d), fail, ret = %d.", __func__, __LINE__, ret);
		return ret;
	}

	iris_loop_back_reset();

	ret = iris_sram_bist_scan(test_type, 0x5a5a5a5a);
	if (ret) {
		IRIS_LOGE("%s(%d), fail, ret = %d.", __func__, __LINE__, ret);
		return ret;
	}

	iris_set_esd_status(false);
	IRIS_LOGD("%s(%d), test success, end.", __func__, __LINE__);

	return ret;

}

int iris_loop_back_validate_i7(void)
{
	int ret = 0;
#ifdef IRIS_EXT_CLK
	struct iris_cfg *pcfg = iris_get_cfg();

	iris_clk_enable(pcfg->panel);
#endif
	if (iris_loop_back_flag_i7 & BIT_SMT_EFIFO_PT_SQ) {
		IRIS_LOGI("%s(%d), step 1, smt efifo pt sq loop back verify!", __func__, __LINE__);
		ret = iris_smt_efifo_pt_loop_back_verify(SMT_PT_EFIFO_SQ);
		if (ret) {
			IRIS_LOGE("%s(%d) step1: smt efifo pt sq loop back verify ret = %d", __func__, __LINE__, ret);
			return ERR_SMT_EFIFO_PT_SQ;
		}
	}

	if (iris_loop_back_flag_i7 & BIT_DUAL_PT) {
		IRIS_LOGI("%s(%d), step 2, dual pt verify!", __func__, __LINE__);
		ret = iris_dual_pt_verify();
		if (ret) {
			IRIS_LOGE("%s(%d) step2: dual pt verify ret = %d", __func__, __LINE__, ret);
			return ERR_DUAL_PT;
		}
	}

	if (iris_loop_back_flag_i7 & BIT_ATSPEED_EFIFO) {
		IRIS_LOGI("%s(%d), step 3, at speed efifo verify!", __func__, __LINE__);
		ret = iris_atspeed_efifo_verify();
		if (ret) {
			IRIS_LOGE("%s(%d) step3: at speed efifo verify ret = %d", __func__, __LINE__, ret);
			return ERR_ATSPEED_EFIFO;
		}
	}

	if (iris_loop_back_flag_i7 & BIT_SMT_PMU) {
		IRIS_LOGI("%s(%d), step 4, smt pmu verify!", __func__, __LINE__);
		ret = iris_smt_pmu_verify();
		if (ret) {
			IRIS_LOGE("%s(%d) step4: smt pmu verify ret = %d", __func__, __LINE__, ret);
			return ERR_SMT_PMU;
		}
	}

	if (iris_loop_back_flag_i7 & BIT_SMT_EFIFO_PT_SF) {
		IRIS_LOGI("%s(%d), step 5, smt efifo pt sf loop back verify!", __func__, __LINE__);
		ret = iris_smt_efifo_pt_loop_back_verify(SMT_PT_EFIFO_SF);
		if (ret) {
			IRIS_LOGE("%s(%d) step5: smt efifo pt sf loop back verify ret = %d", __func__, __LINE__, ret);
			return ERR_SMT_EFIFO_PT_SF;
		}
	}

	if (iris_loop_back_flag_i7 & BIT_SMT_EFIFO_PT_UF) {
		IRIS_LOGI("%s(%d), step 6, smt efifo pt uf loop back verify!", __func__, __LINE__);
		ret = iris_smt_efifo_pt_loop_back_verify(SMT_PT_EFIFO_UF);
		if (ret) {
			IRIS_LOGE("%s(%d) step6: smt efifo pt uf loop back verify ret = %d", __func__, __LINE__, ret);
			return ERR_SMT_EFIFO_PT_SF;
		}
	}

	if (iris_loop_back_flag_i7 & BIT_SRAM_BIST_SQ) {
		IRIS_LOGI("%s(%d), step 7, sram bist sq verify!", __func__, __LINE__);
		ret = iris_sram_bist_verify(BIT_SRAM_BIST_SQ);
		if (ret) {
			IRIS_LOGE("%s(%d) step7: sram bist sq verify ret = %d", __func__, __LINE__, ret);
			return ERR_SRAM_BIST_SQ;
		}
	}

	if (iris_loop_back_flag_i7 & BIT_SRAM_BIST_NPLL) {
		IRIS_LOGI("%s(%d), step 8, sram bist npll verify!", __func__, __LINE__);
		ret = iris_sram_bist_verify(BIT_SRAM_BIST_NPLL);
		if (ret) {
			IRIS_LOGE("%s(%d) step8: sram bist sq verify ret = %d", __func__, __LINE__, ret);
			return ERR_SRAM_BIST_NPLL;
		}
	}

	iris_loop_back_reset();
	mdelay(10);
	iris_bulksram_power_domain_proc_i7();
	iris_disable_temp_sensor();
	iris_sleep_abyp_power_down();

	IRIS_LOGI("%s(%d), loop back test all passed!", __func__, __LINE__);
#ifdef IRIS_EXT_CLK
	iris_clk_disable(pcfg->panel);
#endif
	return 0;
}

int iris_mipi_rx0_validate_i7(void)
{
	int ret = 0;
	uint32_t reg_val = 0;

	iris_ocp_write_val(0xf1a00008, 0xffff3a9a);
	mdelay(100);
	reg_val = iris_ocp_read(0xf1a00004, DSI_CMD_SET_STATE_HS);
	if (reg_val & 0x0ffff3cf)
		ret = 1;
	else
		ret = 0;

	return ret;
}
