#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5be1fd3b2d30 .scope module, "Simple_CPU_Test_tb" "Simple_CPU_Test_tb" 2 4;
 .timescale -9 -12;
v0x5be1fd42fe30_0 .net "ALUControl", 3 0, v0x5be1fd4297c0_0;  1 drivers
v0x5be1fd42fef0_0 .net "ALUSrc", 0 0, v0x5be1fd42a160_0;  1 drivers
v0x5be1fd42ffb0_0 .net "ALU_result", 31 0, v0x5be1fd4289f0_0;  1 drivers
v0x5be1fd430050_0 .net "ALU_srcB", 31 0, L_0x5be1fd441e70;  1 drivers
v0x5be1fd430140_0 .net "ImmSrc", 2 0, v0x5be1fd42a3c0_0;  1 drivers
v0x5be1fd430250_0 .net "MemWrite", 0 0, v0x5be1fd42a4f0_0;  1 drivers
v0x5be1fd4302f0_0 .net "PCSrc", 0 0, v0x5be1fd42a690_0;  1 drivers
v0x5be1fd430390_0 .net "PC_current", 31 0, v0x5be1fd42da10_0;  1 drivers
v0x5be1fd430450_0 .net "PC_next", 31 0, v0x5be1fd42d170_0;  1 drivers
v0x5be1fd430510_0 .net "RegWrite", 0 0, v0x5be1fd42a750_0;  1 drivers
v0x5be1fd4305b0_0 .net "ResultSrc", 0 0, v0x5be1fd42a810_0;  1 drivers
v0x5be1fd430650_0 .net "Zero", 0 0, L_0x5be1fd441fa0;  1 drivers
v0x5be1fd4306f0_0 .var "clk", 0 0;
v0x5be1fd430790_0 .var/i "cycle_count", 31 0;
v0x5be1fd430870_0 .net "immediate", 31 0, v0x5be1fd42fad0_0;  1 drivers
v0x5be1fd430930_0 .net "instruction", 31 0, L_0x5be1fd441310;  1 drivers
v0x5be1fd430a80_0 .net "memory_read_data", 31 0, L_0x5be1fd4426b0;  1 drivers
v0x5be1fd430c50_0 .net "reg_data1", 31 0, L_0x5be1fd441680;  1 drivers
v0x5be1fd430d60_0 .net "reg_data2", 31 0, L_0x5be1fd441970;  1 drivers
v0x5be1fd430e20_0 .net "reg_write_data", 31 0, L_0x5be1fd442940;  1 drivers
v0x5be1fd430f30_0 .var "rst", 0 0;
L_0x5be1fd441a70 .part L_0x5be1fd441310, 15, 5;
L_0x5be1fd441b60 .part L_0x5be1fd441310, 20, 5;
L_0x5be1fd441c50 .part L_0x5be1fd441310, 7, 5;
L_0x5be1fd4423e0 .part L_0x5be1fd441310, 12, 3;
L_0x5be1fd4424b0 .part L_0x5be1fd441310, 25, 7;
S_0x5be1fd3b5020 .scope module, "alu_inst" "ALU" 2 81, 3 3 0, S_0x5be1fd3b2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5be1fd40d520_0 .net/s "A", 31 0, L_0x5be1fd441680;  alias, 1 drivers
v0x5be1fd3f6300_0 .net "ALUControl", 3 0, v0x5be1fd4297c0_0;  alias, 1 drivers
v0x5be1fd428930_0 .net/s "B", 31 0, L_0x5be1fd441e70;  alias, 1 drivers
v0x5be1fd4289f0_0 .var "Result", 31 0;
v0x5be1fd428ad0_0 .net "Zero", 0 0, L_0x5be1fd441fa0;  alias, 1 drivers
L_0x7ae42621e180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5be1fd428b90_0 .net/2u *"_ivl_0", 31 0, L_0x7ae42621e180;  1 drivers
E_0x5be1fd3c4640 .event anyedge, v0x5be1fd3f6300_0, v0x5be1fd40d520_0, v0x5be1fd428930_0;
L_0x5be1fd441fa0 .cmp/eq 32, v0x5be1fd4289f0_0, L_0x7ae42621e180;
S_0x5be1fd428d10 .scope module, "alu_srcb_mux" "Mux" 2 73, 4 1 0, S_0x5be1fd3b2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_0x5be1fd441e00 .functor NOT 1, v0x5be1fd42a160_0, C4<0>, C4<0>, C4<0>;
v0x5be1fd428f10_0 .net *"_ivl_0", 0 0, L_0x5be1fd441e00;  1 drivers
v0x5be1fd428ff0_0 .net "in_1", 31 0, L_0x5be1fd441970;  alias, 1 drivers
v0x5be1fd4290d0_0 .net "in_2", 31 0, v0x5be1fd42fad0_0;  alias, 1 drivers
v0x5be1fd429190_0 .net "out", 31 0, L_0x5be1fd441e70;  alias, 1 drivers
v0x5be1fd429250_0 .net "sel", 0 0, v0x5be1fd42a160_0;  alias, 1 drivers
L_0x5be1fd441e70 .functor MUXZ 32, v0x5be1fd42fad0_0, L_0x5be1fd441970, L_0x5be1fd441e00, C4<>;
S_0x5be1fd4293c0 .scope module, "ctrl_inst" "Controller" 2 90, 5 5 0, S_0x5be1fd3b2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /OUTPUT 1 "RegWrite_E";
    .port_info 3 /OUTPUT 3 "ImmSrc";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "MemWrite_E";
    .port_info 6 /OUTPUT 1 "ResultSrc";
    .port_info 7 /OUTPUT 1 "PCSrc";
    .port_info 8 /INPUT 3 "funct3";
    .port_info 9 /INPUT 7 "funct7";
    .port_info 10 /OUTPUT 4 "ALUControl";
v0x5be1fd42ab50_0 .net "ALUControl", 3 0, v0x5be1fd4297c0_0;  alias, 1 drivers
v0x5be1fd42ac30_0 .net "ALUOp", 2 0, v0x5be1fd42a080_0;  1 drivers
v0x5be1fd42ad40_0 .net "ALUSrc", 0 0, v0x5be1fd42a160_0;  alias, 1 drivers
v0x5be1fd42ae30_0 .net "ImmSrc", 2 0, v0x5be1fd42a3c0_0;  alias, 1 drivers
v0x5be1fd42aed0_0 .net "MemWrite_E", 0 0, v0x5be1fd42a4f0_0;  alias, 1 drivers
v0x5be1fd42afc0_0 .net "Op", 6 0, L_0x5be1fd442160;  1 drivers
v0x5be1fd42b060_0 .net "PCSrc", 0 0, v0x5be1fd42a690_0;  alias, 1 drivers
v0x5be1fd42b130_0 .net "RegWrite_E", 0 0, v0x5be1fd42a750_0;  alias, 1 drivers
v0x5be1fd42b200_0 .net "ResultSrc", 0 0, v0x5be1fd42a810_0;  alias, 1 drivers
v0x5be1fd42b2d0_0 .net "Zero", 0 0, L_0x5be1fd441fa0;  alias, 1 drivers
v0x5be1fd42b370_0 .net "funct3", 2 0, L_0x5be1fd4423e0;  1 drivers
v0x5be1fd42b410_0 .net "funct7", 6 0, L_0x5be1fd4424b0;  1 drivers
v0x5be1fd42b4e0_0 .net "inst", 31 0, L_0x5be1fd441310;  alias, 1 drivers
L_0x5be1fd442160 .part L_0x5be1fd441310, 0, 7;
S_0x5be1fd4295a0 .scope module, "alu_decoder" "ALU_Decoder" 5 38, 6 2 0, S_0x5be1fd4293c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 7 "op";
    .port_info 4 /OUTPUT 4 "ALUControl";
v0x5be1fd4297c0_0 .var "ALUControl", 3 0;
v0x5be1fd4298d0_0 .net "ALUOp", 2 0, v0x5be1fd42a080_0;  alias, 1 drivers
v0x5be1fd429990_0 .net "funct3", 2 0, L_0x5be1fd4423e0;  alias, 1 drivers
v0x5be1fd429a80_0 .net "funct7", 6 0, L_0x5be1fd4424b0;  alias, 1 drivers
v0x5be1fd429b60_0 .net "op", 6 0, L_0x5be1fd442160;  alias, 1 drivers
E_0x5be1fd3c4c90 .event anyedge, v0x5be1fd4298d0_0, v0x5be1fd429990_0, v0x5be1fd429a80_0;
S_0x5be1fd429d30 .scope module, "main_decoder" "Op_Decoder" 5 26, 7 2 0, S_0x5be1fd4293c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /OUTPUT 1 "RegWrite_E";
    .port_info 3 /OUTPUT 3 "ImmSrc";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "MemWrite_E";
    .port_info 6 /OUTPUT 1 "ResultSrc";
    .port_info 7 /OUTPUT 1 "PCSrc";
    .port_info 8 /OUTPUT 3 "ALUOp";
v0x5be1fd42a080_0 .var "ALUOp", 2 0;
v0x5be1fd42a160_0 .var "ALUSrc", 0 0;
v0x5be1fd42a230_0 .net "Funct3", 2 0, L_0x5be1fd4422a0;  1 drivers
v0x5be1fd42a300_0 .net "Funct7", 6 0, L_0x5be1fd442340;  1 drivers
v0x5be1fd42a3c0_0 .var "ImmSrc", 2 0;
v0x5be1fd42a4f0_0 .var "MemWrite_E", 0 0;
v0x5be1fd42a5b0_0 .net "Op", 6 0, L_0x5be1fd442200;  1 drivers
v0x5be1fd42a690_0 .var "PCSrc", 0 0;
v0x5be1fd42a750_0 .var "RegWrite_E", 0 0;
v0x5be1fd42a810_0 .var "ResultSrc", 0 0;
v0x5be1fd42a8d0_0 .net "Zero", 0 0, L_0x5be1fd441fa0;  alias, 1 drivers
v0x5be1fd42a970_0 .net "inst", 31 0, L_0x5be1fd441310;  alias, 1 drivers
E_0x5be1fd3c4a30 .event anyedge, v0x5be1fd42a5b0_0, v0x5be1fd428ad0_0;
L_0x5be1fd442200 .part L_0x5be1fd441310, 0, 7;
L_0x5be1fd4422a0 .part L_0x5be1fd441310, 12, 3;
L_0x5be1fd442340 .part L_0x5be1fd441310, 25, 7;
S_0x5be1fd42b6d0 .scope module, "dmem_inst" "Data_Memory" 2 105, 8 1 0, S_0x5be1fd3b2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 32 "A";
    .port_info 5 /OUTPUT 32 "RD";
L_0x5be1fd4425a0 .functor NOT 1, v0x5be1fd430f30_0, C4<0>, C4<0>, C4<0>;
v0x5be1fd42b990_0 .net "A", 31 0, v0x5be1fd4289f0_0;  alias, 1 drivers
v0x5be1fd42baa0_0 .net "RD", 31 0, L_0x5be1fd4426b0;  alias, 1 drivers
v0x5be1fd42bb60_0 .net "WD", 31 0, L_0x5be1fd441970;  alias, 1 drivers
v0x5be1fd42bc60_0 .net "WE", 0 0, v0x5be1fd42a4f0_0;  alias, 1 drivers
v0x5be1fd42bd50_0 .net *"_ivl_0", 0 0, L_0x5be1fd4425a0;  1 drivers
L_0x7ae42621e1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5be1fd42be60_0 .net/2u *"_ivl_2", 31 0, L_0x7ae42621e1c8;  1 drivers
v0x5be1fd42bf40_0 .net *"_ivl_4", 31 0, L_0x5be1fd442610;  1 drivers
v0x5be1fd42c020_0 .net "clk", 0 0, v0x5be1fd4306f0_0;  1 drivers
v0x5be1fd42c0e0 .array "mem", 0 1023, 31 0;
v0x5be1fd42c230_0 .net "rst", 0 0, v0x5be1fd430f30_0;  1 drivers
E_0x5be1fd40d730 .event posedge, v0x5be1fd42c020_0;
L_0x5be1fd442610 .array/port v0x5be1fd42c0e0, v0x5be1fd4289f0_0;
L_0x5be1fd4426b0 .functor MUXZ 32, L_0x5be1fd442610, L_0x7ae42621e1c8, L_0x5be1fd4425a0, C4<>;
S_0x5be1fd42c3b0 .scope module, "imem_inst" "Instruction_Memory" 2 46, 9 1 0, S_0x5be1fd3b2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /OUTPUT 32 "ReadData";
L_0x7ae42621e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5be1fd441080 .functor XNOR 1, v0x5be1fd430f30_0, L_0x7ae42621e060, C4<0>, C4<0>;
v0x5be1fd42c600_0 .net "Address", 31 0, v0x5be1fd42da10_0;  alias, 1 drivers
v0x5be1fd42c700_0 .net "ReadData", 31 0, L_0x5be1fd441310;  alias, 1 drivers
v0x5be1fd42c810_0 .net/2u *"_ivl_0", 0 0, L_0x7ae42621e060;  1 drivers
v0x5be1fd42c8d0_0 .net *"_ivl_2", 0 0, L_0x5be1fd441080;  1 drivers
L_0x7ae42621e0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5be1fd42c990_0 .net/2u *"_ivl_4", 31 0, L_0x7ae42621e0a8;  1 drivers
v0x5be1fd42cac0_0 .net *"_ivl_6", 31 0, L_0x5be1fd441180;  1 drivers
v0x5be1fd42cba0_0 .net *"_ivl_9", 29 0, L_0x5be1fd441220;  1 drivers
v0x5be1fd42cc80 .array "mem", 0 1023, 31 0;
v0x5be1fd42cd40_0 .net "rst", 0 0, v0x5be1fd430f30_0;  alias, 1 drivers
L_0x5be1fd441180 .array/port v0x5be1fd42cc80, L_0x5be1fd441220;
L_0x5be1fd441220 .part v0x5be1fd42da10_0, 2, 30;
L_0x5be1fd441310 .functor MUXZ 32, L_0x5be1fd441180, L_0x7ae42621e0a8, L_0x5be1fd441080, C4<>;
S_0x5be1fd42ced0 .scope module, "npc_inst" "NPC" 2 38, 10 2 0, S_0x5be1fd3b2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "PCSrc";
    .port_info 2 /INPUT 32 "IMMEXT";
    .port_info 3 /OUTPUT 32 "NPC";
v0x5be1fd42d090_0 .net "IMMEXT", 31 0, v0x5be1fd42fad0_0;  alias, 1 drivers
v0x5be1fd42d170_0 .var "NPC", 31 0;
v0x5be1fd42d230_0 .net "PC", 31 0, v0x5be1fd42da10_0;  alias, 1 drivers
v0x5be1fd42d300_0 .net "PCPLUS4", 31 0, L_0x5be1fd440fe0;  1 drivers
v0x5be1fd42d3c0_0 .net "PCSrc", 0 0, v0x5be1fd42a690_0;  alias, 1 drivers
L_0x7ae42621e018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5be1fd42d500_0 .net/2u *"_ivl_0", 31 0, L_0x7ae42621e018;  1 drivers
E_0x5be1fd3a2410 .event anyedge, v0x5be1fd42a690_0, v0x5be1fd42d300_0, v0x5be1fd42c600_0, v0x5be1fd4290d0_0;
L_0x5be1fd440fe0 .arith/sum 32, v0x5be1fd42da10_0, L_0x7ae42621e018;
S_0x5be1fd42d660 .scope module, "pc_inst" "PC" 2 30, 11 1 0, S_0x5be1fd3b2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "NPC";
v0x5be1fd42d930_0 .net "NPC", 31 0, v0x5be1fd42d170_0;  alias, 1 drivers
v0x5be1fd42da10_0 .var "PC", 31 0;
v0x5be1fd42db00_0 .net "clk", 0 0, v0x5be1fd4306f0_0;  alias, 1 drivers
v0x5be1fd42dbd0_0 .net "rst", 0 0, v0x5be1fd430f30_0;  alias, 1 drivers
E_0x5be1fd42d8b0 .event posedge, v0x5be1fd42c230_0, v0x5be1fd42c020_0;
S_0x5be1fd42dd00 .scope module, "result_mux" "Mux" 2 115, 4 1 0, S_0x5be1fd3b2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_0x5be1fd442840 .functor NOT 1, v0x5be1fd42a810_0, C4<0>, C4<0>, C4<0>;
v0x5be1fd42df50_0 .net *"_ivl_0", 0 0, L_0x5be1fd442840;  1 drivers
v0x5be1fd42e050_0 .net "in_1", 31 0, v0x5be1fd4289f0_0;  alias, 1 drivers
v0x5be1fd42e160_0 .net "in_2", 31 0, L_0x5be1fd4426b0;  alias, 1 drivers
v0x5be1fd42e230_0 .net "out", 31 0, L_0x5be1fd442940;  alias, 1 drivers
v0x5be1fd42e2f0_0 .net "sel", 0 0, v0x5be1fd42a810_0;  alias, 1 drivers
L_0x5be1fd442940 .functor MUXZ 32, L_0x5be1fd4426b0, v0x5be1fd4289f0_0, L_0x5be1fd442840, C4<>;
S_0x5be1fd42e4b0 .scope module, "rf_inst" "Register_File" 2 53, 12 1 0, S_0x5be1fd3b2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WriteEnable3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 5 "Address1";
    .port_info 5 /INPUT 5 "Address2";
    .port_info 6 /INPUT 5 "Address3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
L_0x5be1fd441680 .functor BUFZ 32, L_0x5be1fd4414a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5be1fd441970 .functor BUFZ 32, L_0x5be1fd441740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5be1fd42e800_0 .net "Address1", 4 0, L_0x5be1fd441a70;  1 drivers
v0x5be1fd42e900_0 .net "Address2", 4 0, L_0x5be1fd441b60;  1 drivers
v0x5be1fd42e9e0_0 .net "Address3", 4 0, L_0x5be1fd441c50;  1 drivers
v0x5be1fd42eaa0_0 .net "RD1", 31 0, L_0x5be1fd441680;  alias, 1 drivers
v0x5be1fd42eb60_0 .net "RD2", 31 0, L_0x5be1fd441970;  alias, 1 drivers
v0x5be1fd42eca0 .array "Register", 0 31, 31 0;
v0x5be1fd42ed60_0 .net "WD3", 31 0, L_0x5be1fd442940;  alias, 1 drivers
v0x5be1fd42ee20_0 .net "WriteEnable3", 0 0, v0x5be1fd42a750_0;  alias, 1 drivers
v0x5be1fd42ef10_0 .net *"_ivl_0", 31 0, L_0x5be1fd4414a0;  1 drivers
v0x5be1fd42f060_0 .net *"_ivl_10", 6 0, L_0x5be1fd4417e0;  1 drivers
L_0x7ae42621e138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5be1fd42f140_0 .net *"_ivl_13", 1 0, L_0x7ae42621e138;  1 drivers
v0x5be1fd42f220_0 .net *"_ivl_2", 6 0, L_0x5be1fd441540;  1 drivers
L_0x7ae42621e0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5be1fd42f300_0 .net *"_ivl_5", 1 0, L_0x7ae42621e0f0;  1 drivers
v0x5be1fd42f3e0_0 .net *"_ivl_8", 31 0, L_0x5be1fd441740;  1 drivers
v0x5be1fd42f4c0_0 .net "clk", 0 0, v0x5be1fd4306f0_0;  alias, 1 drivers
v0x5be1fd42f560_0 .var/i "i", 31 0;
v0x5be1fd42f640_0 .net "rst", 0 0, v0x5be1fd430f30_0;  alias, 1 drivers
L_0x5be1fd4414a0 .array/port v0x5be1fd42eca0, L_0x5be1fd441540;
L_0x5be1fd441540 .concat [ 5 2 0 0], L_0x5be1fd441a70, L_0x7ae42621e0f0;
L_0x5be1fd441740 .array/port v0x5be1fd42eca0, L_0x5be1fd4417e0;
L_0x5be1fd4417e0 .concat [ 5 2 0 0], L_0x5be1fd441b60, L_0x7ae42621e138;
S_0x5be1fd42f850 .scope module, "sext_inst" "Sign_Extend" 2 66, 13 3 0, S_0x5be1fd3b2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Ins";
    .port_info 1 /INPUT 3 "Imm_src";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0x5be1fd42fad0_0 .var "ImmExt", 31 0;
v0x5be1fd42fc00_0 .net "Imm_src", 2 0, v0x5be1fd42a3c0_0;  alias, 1 drivers
v0x5be1fd42fd10_0 .net "Ins", 31 0, L_0x5be1fd441310;  alias, 1 drivers
E_0x5be1fd42fa50 .event anyedge, v0x5be1fd42a3c0_0, v0x5be1fd42a970_0;
    .scope S_0x5be1fd42d660;
T_0 ;
    %wait E_0x5be1fd42d8b0;
    %load/vec4 v0x5be1fd42dbd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5be1fd42da10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5be1fd42d930_0;
    %assign/vec4 v0x5be1fd42da10_0, 0;
    %vpi_call 11 13 "$write", "PC: %h\012", v0x5be1fd42d930_0 {0 0 0};
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5be1fd42ced0;
T_1 ;
    %wait E_0x5be1fd3a2410;
    %load/vec4 v0x5be1fd42d3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x5be1fd42d300_0;
    %store/vec4 v0x5be1fd42d170_0, 0, 32;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x5be1fd42d300_0;
    %store/vec4 v0x5be1fd42d170_0, 0, 32;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x5be1fd42d230_0;
    %load/vec4 v0x5be1fd42d090_0;
    %add;
    %store/vec4 v0x5be1fd42d170_0, 0, 32;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5be1fd42c3b0;
T_2 ;
    %vpi_call 9 9 "$readmemh", "clean_program.hex", v0x5be1fd42cc80 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5be1fd42e4b0;
T_3 ;
    %wait E_0x5be1fd40d730;
    %load/vec4 v0x5be1fd42f640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5be1fd42f560_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5be1fd42f560_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5be1fd42f560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5be1fd42eca0, 0, 4;
    %load/vec4 v0x5be1fd42f560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5be1fd42f560_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5be1fd42ee20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x5be1fd42e9e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5be1fd42ed60_0;
    %load/vec4 v0x5be1fd42e9e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5be1fd42eca0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5be1fd42f850;
T_4 ;
    %wait E_0x5be1fd42fa50;
    %load/vec4 v0x5be1fd42fc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5be1fd42fad0_0, 0;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5be1fd42fad0_0, 0;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5be1fd42fad0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42fad0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x5be1fd42fad0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5be1fd42fd10_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42fad0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5be1fd3b5020;
T_5 ;
    %wait E_0x5be1fd3c4640;
    %load/vec4 v0x5be1fd3f6300_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %load/vec4 v0x5be1fd40d520_0;
    %store/vec4 v0x5be1fd4289f0_0, 0, 32;
    %jmp T_5.12;
T_5.0 ;
    %load/vec4 v0x5be1fd40d520_0;
    %load/vec4 v0x5be1fd428930_0;
    %add;
    %store/vec4 v0x5be1fd4289f0_0, 0, 32;
    %jmp T_5.12;
T_5.1 ;
    %load/vec4 v0x5be1fd40d520_0;
    %load/vec4 v0x5be1fd428930_0;
    %sub;
    %store/vec4 v0x5be1fd4289f0_0, 0, 32;
    %jmp T_5.12;
T_5.2 ;
    %load/vec4 v0x5be1fd40d520_0;
    %load/vec4 v0x5be1fd428930_0;
    %xor;
    %store/vec4 v0x5be1fd4289f0_0, 0, 32;
    %jmp T_5.12;
T_5.3 ;
    %load/vec4 v0x5be1fd40d520_0;
    %load/vec4 v0x5be1fd428930_0;
    %or;
    %store/vec4 v0x5be1fd4289f0_0, 0, 32;
    %jmp T_5.12;
T_5.4 ;
    %load/vec4 v0x5be1fd40d520_0;
    %load/vec4 v0x5be1fd428930_0;
    %and;
    %store/vec4 v0x5be1fd4289f0_0, 0, 32;
    %jmp T_5.12;
T_5.5 ;
    %load/vec4 v0x5be1fd40d520_0;
    %load/vec4 v0x5be1fd428930_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5be1fd4289f0_0, 0, 32;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v0x5be1fd40d520_0;
    %load/vec4 v0x5be1fd428930_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5be1fd4289f0_0, 0, 32;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v0x5be1fd40d520_0;
    %load/vec4 v0x5be1fd428930_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5be1fd4289f0_0, 0, 32;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0x5be1fd40d520_0;
    %load/vec4 v0x5be1fd428930_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %store/vec4 v0x5be1fd4289f0_0, 0, 32;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0x5be1fd40d520_0;
    %load/vec4 v0x5be1fd428930_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %store/vec4 v0x5be1fd4289f0_0, 0, 32;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0x5be1fd40d520_0;
    %store/vec4 v0x5be1fd4289f0_0, 0, 32;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5be1fd429d30;
T_6 ;
    %wait E_0x5be1fd3c4a30;
    %load/vec4 v0x5be1fd42a5b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a750_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5be1fd42a3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a810_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5be1fd42a080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a690_0, 0;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a750_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5be1fd42a3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a810_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5be1fd42a080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a690_0, 0;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a750_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5be1fd42a3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a810_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5be1fd42a080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a690_0, 0;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a750_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5be1fd42a3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a810_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5be1fd42a080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a690_0, 0;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a750_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5be1fd42a3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a810_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5be1fd42a080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a690_0, 0;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a750_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5be1fd42a3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a810_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5be1fd42a080_0, 0;
    %load/vec4 v0x5be1fd42a8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a690_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a690_0, 0;
T_6.10 ;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a750_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5be1fd42a3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a810_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5be1fd42a080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a690_0, 0;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a750_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5be1fd42a3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5be1fd42a810_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5be1fd42a080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5be1fd42a690_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5be1fd4295a0;
T_7 ;
    %wait E_0x5be1fd3c4c90;
    %load/vec4 v0x5be1fd4298d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x5be1fd429990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.16;
T_7.7 ;
    %load/vec4 v0x5be1fd429a80_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x5be1fd429a80_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.19, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.20;
T_7.19 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
T_7.20 ;
T_7.18 ;
    %jmp T_7.16;
T_7.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.16;
T_7.9 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.16;
T_7.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v0x5be1fd429a80_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_7.21, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0x5be1fd429a80_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.23, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
T_7.24 ;
T_7.22 ;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x5be1fd429990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.34;
T_7.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.34;
T_7.26 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.34;
T_7.27 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.34;
T_7.28 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.34;
T_7.29 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.34;
T_7.30 ;
    %load/vec4 v0x5be1fd429a80_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_7.35, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v0x5be1fd429a80_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.37, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.38;
T_7.37 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
T_7.38 ;
T_7.36 ;
    %jmp T_7.34;
T_7.31 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.34;
T_7.32 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5be1fd4297c0_0, 0, 4;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5be1fd42b6d0;
T_8 ;
    %wait E_0x5be1fd40d730;
    %load/vec4 v0x5be1fd42bc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5be1fd42bb60_0;
    %ix/getv 3, v0x5be1fd42b990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5be1fd42c0e0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5be1fd3b2d30;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be1fd4306f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5be1fd4306f0_0, 0, 1;
    %delay 5000, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5be1fd3b2d30;
T_10 ;
    %vpi_call 2 130 "$dumpfile", "Simple_CPU_Test_tb.vcd" {0 0 0};
    %vpi_call 2 131 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5be1fd3b2d30 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5be1fd3b2d30;
T_11 ;
    %vpi_call 2 136 "$display", "=== Simple CPU Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5be1fd430790_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be1fd430f30_0, 0, 1;
    %delay 15000, 0;
    %vpi_call 2 144 "$display", "During reset - PC: 0x%08x, Instr: 0x%08x", v0x5be1fd430390_0, v0x5be1fd430930_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5be1fd430f30_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 149 "$display", "After reset - PC: 0x%08x, Instr: 0x%08x", v0x5be1fd430390_0, v0x5be1fd430930_0 {0 0 0};
    %vpi_call 2 152 "$display", "Checking instruction at address 0:" {0 0 0};
    %vpi_call 2 153 "$display", "Mem[0] = 0x%08x", &A<v0x5be1fd42cc80, 0> {0 0 0};
    %vpi_call 2 154 "$display", "Mem[1] = 0x%08x", &A<v0x5be1fd42cc80, 1> {0 0 0};
    %vpi_call 2 155 "$display", "Mem[2] = 0x%08x", &A<v0x5be1fd42cc80, 2> {0 0 0};
    %pushi/vec4 10, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call 2 159 "$display", "\012--- Cycle %0d ---", v0x5be1fd430790_0 {0 0 0};
    %vpi_call 2 160 "$display", "Before clk - PC: 0x%08x, Instr: 0x%08x", v0x5be1fd430390_0, v0x5be1fd430930_0 {0 0 0};
    %vpi_call 2 161 "$display", "RegWrite: %b, ALU_result: 0x%08x, reg_write_data: 0x%08x", v0x5be1fd430510_0, v0x5be1fd42ffb0_0, v0x5be1fd430e20_0 {0 0 0};
    %wait E_0x5be1fd40d730;
    %delay 1000, 0;
    %load/vec4 v0x5be1fd430790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5be1fd430790_0, 0, 32;
    %vpi_call 2 167 "$display", "After clk - PC: 0x%08x, Instr: 0x%08x", v0x5be1fd430390_0, v0x5be1fd430930_0 {0 0 0};
    %pushi/vec4 1, 0, 5;
    %force/vec4 v0x5be1fd42e800_0;
    %delay 1000, 0;
    %vpi_call 2 172 "$display", "x1 = 0x%08x", v0x5be1fd42eaa0_0 {0 0 0};
    %pushi/vec4 2, 0, 5;
    %force/vec4 v0x5be1fd42e800_0;
    %delay 1000, 0;
    %vpi_call 2 175 "$display", "x2 = 0x%08x", v0x5be1fd42eaa0_0 {0 0 0};
    %pushi/vec4 3, 0, 5;
    %force/vec4 v0x5be1fd42e800_0;
    %delay 1000, 0;
    %vpi_call 2 178 "$display", "x3 = 0x%08x", v0x5be1fd42eaa0_0 {0 0 0};
    %pushi/vec4 4, 0, 5;
    %force/vec4 v0x5be1fd42e800_0;
    %delay 1000, 0;
    %vpi_call 2 181 "$display", "x4 = 0x%08x", v0x5be1fd42eaa0_0 {0 0 0};
    %release/net v0x5be1fd42e800_0, 0, 5;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %vpi_call 2 185 "$display", "\012=== Test Complete ===" {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 187 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "Simple_CPU_Test_tb.v";
    "../src/ALU.v";
    "../src/Mux.v";
    "../src/Controller.v";
    "../src/ALU_Decoder.v";
    "../src/Op_Decoder.v";
    "../src/Data_Memory.v";
    "../src/Instruction_Memory.v";
    "../src/NPC.v";
    "../src/PC.v";
    "../src/Register_File.v";
    "../src/Sign_Extend.v";
