C:/altera/12.1/modelsim_ase/halfadderproject.vhd {1 {vcom -work work -2002 -explicit C:/altera/12.1/modelsim_ase/halfadderproject.vhd
Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity fourBitHalfAdder
-- Compiling architecture Behavioral of fourBitHalfAdder

} {} {}}
