// Seed: 3503699581
module module_0;
  bit id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  assign id_3 = -1;
  assign id_2 = id_4;
  assign id_6 = -1;
  always @(posedge 1) begin : LABEL_0
    id_4 = 1;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd10
) (
    input tri1 id_0,
    input tri0 id_1,
    input wand _id_2
);
  wire id_4[id_2 : -1  -  id_2];
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output reg id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  module_0 modCall_1 ();
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [1 : ~  -1 'b0] id_14;
  logic id_15;
  ;
  always @(posedge 1) begin : LABEL_0
    if (1) begin : LABEL_1
      id_13 <= 1;
    end
    $signed(36);
    ;
  end
endmodule
