`timescale 1ns / 1ps
module aludec(input logic [5:0]funct,
input logic [2:0]aluop,
output logic [2:0]alucontrol);

always_comb
case(aluop)
    2'b000:alucontrol = 3'b010; //add(for lw/sw/addi)
    2'b001:alucontrol = 3'b110; //sub(for beq/bne)
    3'b011:alucontrol = 3'b001; //or(for ori)
    3'b100:alucontrol = 3'b000; //and(for andi)
    default:case(funct)        //R-TYPE
        6'b100000:alucontrol = 3'b010;//ADD
        6'b100010:alucontrol = 3'b110;//SUB
        6'b100100:alucontrol = 3'b000;//AND
        6'b100101:alucontrol = 3'b001;//OR
        6'b101010:alucontrol = 3'b111;//SLT
        default:  alucontrol = 3'bxxx;//???
        endcase
    endcase
endmodule