{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1382597075494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1382597075494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 23:44:35 2013 " "Processing started: Wed Oct 23 23:44:35 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1382597075494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1382597075494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VCR -c VCR " "Command: quartus_map --read_settings_files=on --write_settings_files=off VCR -c VCR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1382597075494 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1382597075741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tapecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tapecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tape_Counter-behavioural " "Found design unit 1: Tape_Counter-behavioural" {  } { { "tapeCounter.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/tapeCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076146 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tape_Counter " "Found entity 1: Tape_Counter" {  } { { "tapeCounter.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/tapeCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382597076146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tapecounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tapecounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tapeCounter " "Found entity 1: tapeCounter" {  } { { "tapeCounter.bdf" "" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/tapeCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382597076148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file loadcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioural " "Found design unit 1: Timer-Behavioural" {  } { { "loadCounter.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/loadCounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076150 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "loadCounter.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/loadCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382597076150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file loadcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 loadCounter " "Found entity 1: loadCounter" {  } { { "loadCounter.bdf" "" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/loadCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382597076151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine-behavioural " "Found design unit 1: State_Machine-behavioural" {  } { { "stateMachine.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/stateMachine.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076153 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine " "Found entity 1: State_Machine" {  } { { "stateMachine.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/stateMachine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382597076153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vcr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VCR " "Found entity 1: VCR" {  } { { "VCR.bdf" "" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382597076155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VCR " "Elaborating entity \"VCR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1382597076180 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display.bdf 1 1 " "Using design file lcd_display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "lcd_display.bdf" "" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076187 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1382597076187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:inst7 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:inst7\"" {  } { { "VCR.bdf" "inst7" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { { 216 984 1256 376 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597076188 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.vhd 2 1 " "Using design file lcd_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRIVER-behaviour " "Found design unit 1: LCD_DRIVER-behaviour" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076195 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRIVER " "Found entity 1: LCD_DRIVER" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076195 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1382597076195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRIVER LCD_Display:inst7\|LCD_DRIVER:inst " "Elaborating entity \"LCD_DRIVER\" for hierarchy \"LCD_Display:inst7\|LCD_DRIVER:inst\"" {  } { { "lcd_display.bdf" "inst" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_display.bdf" { { 0 1568 1776 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597076196 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcdcontroller.vhd 2 1 " "Using design file lcdcontroller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDController-MealyModel " "Found design unit 1: LCDController-MealyModel" {  } { { "lcdcontroller.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcdcontroller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076204 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDController " "Found entity 1: LCDController" {  } { { "lcdcontroller.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcdcontroller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076204 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1382597076204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDController LCD_Display:inst7\|LCDController:inst1 " "Elaborating entity \"LCDController\" for hierarchy \"LCD_Display:inst7\|LCDController:inst1\"" {  } { { "lcd_display.bdf" "inst1" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_display.bdf" { { 88 912 1176 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597076205 ""}
{ "Warning" "WSGN_SEARCH_FILE" "messagerom.vhd 2 1 " "Using design file messagerom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MessageRom-bhvr " "Found design unit 1: MessageRom-bhvr" {  } { { "messagerom.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/messagerom.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076213 ""} { "Info" "ISGN_ENTITY_NAME" "1 MessageRom " "Found entity 1: MessageRom" {  } { { "messagerom.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/messagerom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076213 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1382597076213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MessageRom LCD_Display:inst7\|MessageRom:inst2 " "Elaborating entity \"MessageRom\" for hierarchy \"LCD_Display:inst7\|MessageRom:inst2\"" {  } { { "lcd_display.bdf" "inst2" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_display.bdf" { { 120 1272 1480 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597076215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Machine State_Machine:inst " "Elaborating entity \"State_Machine\" for hierarchy \"State_Machine:inst\"" {  } { { "VCR.bdf" "inst" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { { 184 528 760 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597076218 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Next_State stateMachine.vhd(50) " "VHDL Process Statement warning at stateMachine.vhd(50): signal \"Next_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stateMachine.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/stateMachine.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1382597076219 "|VCR|State_Machine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:inst1 " "Elaborating entity \"Timer\" for hierarchy \"Timer:inst1\"" {  } { { "VCR.bdf" "inst1" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { { 464 560 720 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597076232 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexdisplaydriver.vhd 2 1 " "Using design file hexdisplaydriver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexDisplayDriver-Behavioural " "Found design unit 1: HexDisplayDriver-Behavioural" {  } { { "hexdisplaydriver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/hexdisplaydriver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076239 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexDisplayDriver " "Found entity 1: HexDisplayDriver" {  } { { "hexdisplaydriver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/hexdisplaydriver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597076239 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1382597076239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDisplayDriver HexDisplayDriver:inst4 " "Elaborating entity \"HexDisplayDriver\" for hierarchy \"HexDisplayDriver:inst4\"" {  } { { "VCR.bdf" "inst4" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { { 672 1320 1592 752 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597076240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tape_Counter Tape_Counter:inst2 " "Elaborating entity \"Tape_Counter\" for hierarchy \"Tape_Counter:inst2\"" {  } { { "VCR.bdf" "inst2" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { { 672 864 1080 816 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597076242 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON_DE2 VCC " "Pin \"LCD_ON_DE2\" is stuck at VCC" {  } { { "VCR.bdf" "" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { { 240 1288 1464 256 "LCD_ON_DE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1382597077252 "|VCR|LCD_ON_DE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON_DE2 VCC " "Pin \"LCD_BLON_DE2\" is stuck at VCC" {  } { { "VCR.bdf" "" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { { 256 1288 1468 272 "LCD_BLON_DE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1382597077252 "|VCR|LCD_BLON_DE2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1382597077252 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[3\] High " "Register LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[3\] will power up to High" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382597077260 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[6\] High " "Register LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[6\] will power up to High" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382597077260 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[11\] High " "Register LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[11\] will power up to High" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382597077260 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[13\] High " "Register LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[13\] will power up to High" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382597077260 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[14\] High " "Register LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[14\] will power up to High" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382597077260 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[15\] High " "Register LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[15\] will power up to High" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382597077260 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[16\] High " "Register LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[16\] will power up to High" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382597077260 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1382597077260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1382597079494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382597079494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "564 " "Implemented 564 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1382597079550 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1382597079550 ""} { "Info" "ICUT_CUT_TM_LCELLS" "497 " "Implemented 497 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1382597079550 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1382597079550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382597079568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 23:44:39 2013 " "Processing ended: Wed Oct 23 23:44:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382597079568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382597079568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382597079568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1382597079568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1382597080598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1382597080598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 23:44:40 2013 " "Processing started: Wed Oct 23 23:44:40 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1382597080598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1382597080598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VCR -c VCR " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VCR -c VCR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1382597080599 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1382597080657 ""}
{ "Info" "0" "" "Project  = VCR" {  } {  } 0 0 "Project  = VCR" 0 0 "Fitter" 0 0 1382597080657 ""}
{ "Info" "0" "" "Revision = VCR" {  } {  } 0 0 "Revision = VCR" 0 0 "Fitter" 0 0 1382597080657 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1382597080729 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VCR EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"VCR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1382597080736 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1382597080758 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1382597080759 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1382597080811 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1382597080818 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1382597081251 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1382597081251 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1382597081251 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Hynek/Documents/Altera/VCR/" { { 0 { 0 ""} 0 850 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1382597081253 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Hynek/Documents/Altera/VCR/" { { 0 { 0 ""} 0 851 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1382597081253 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Hynek/Documents/Altera/VCR/" { { 0 { 0 ""} 0 852 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1382597081253 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1382597081253 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VCR.sdc " "Synopsys Design Constraints File file not found: 'VCR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1382597081482 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1382597081482 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1382597081486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node Clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1382597081518 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { Clock } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "VCR.bdf" "" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { { 72 24 192 88 "Clock" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Hynek/Documents/Altera/VCR/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1382597081518 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Display:inst7\|inst13  " "Automatically promoted node LCD_Display:inst7\|inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1382597081518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst7\|inst13~0 " "Destination node LCD_Display:inst7\|inst13~0" {  } { { "lcd_display.bdf" "" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_display.bdf" { { 0 472 536 80 "inst13" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst7|inst13~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Hynek/Documents/Altera/VCR/" { { 0 { 0 ""} 0 831 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1382597081518 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1382597081518 ""}  } { { "lcd_display.bdf" "" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_display.bdf" { { 0 472 536 80 "inst13" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst7|inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Hynek/Documents/Altera/VCR/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1382597081518 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1382597081599 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1382597081600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1382597081600 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1382597081601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1382597081601 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1382597081602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1382597081602 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1382597081602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1382597081602 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1382597081603 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1382597081603 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382597081634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1382597082943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382597083217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1382597083230 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1382597084497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382597084497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1382597084588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y12 X21_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23" {  } { { "loc" "" { Generic "C:/Users/Albert Hynek/Documents/Altera/VCR/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} 11 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1382597086703 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1382597086703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382597087492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1382597087494 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1382597087494 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1382597087508 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1382597087511 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "55 " "Found 55 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON_DE2 0 " "Pin \"LCD_ON_DE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON_DE2 0 " "Pin \"LCD_BLON_DE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E 0 " "Pin \"E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RW 0 " "Pin \"RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS 0 " "Pin \"RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[7\] 0 " "Pin \"DB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[6\] 0 " "Pin \"DB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[5\] 0 " "Pin \"DB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[4\] 0 " "Pin \"DB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[3\] 0 " "Pin \"DB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[2\] 0 " "Pin \"DB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[1\] 0 " "Pin \"DB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[0\] 0 " "Pin \"DB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[6\] 0 " "Pin \"H0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[5\] 0 " "Pin \"H0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[4\] 0 " "Pin \"H0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[3\] 0 " "Pin \"H0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[2\] 0 " "Pin \"H0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[1\] 0 " "Pin \"H0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[0\] 0 " "Pin \"H0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[6\] 0 " "Pin \"H1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[5\] 0 " "Pin \"H1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[4\] 0 " "Pin \"H1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[3\] 0 " "Pin \"H1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[2\] 0 " "Pin \"H1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[1\] 0 " "Pin \"H1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[0\] 0 " "Pin \"H1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[6\] 0 " "Pin \"M0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[5\] 0 " "Pin \"M0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[4\] 0 " "Pin \"M0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[3\] 0 " "Pin \"M0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[2\] 0 " "Pin \"M0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[1\] 0 " "Pin \"M0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[0\] 0 " "Pin \"M0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[6\] 0 " "Pin \"M1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[5\] 0 " "Pin \"M1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[4\] 0 " "Pin \"M1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[3\] 0 " "Pin \"M1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[2\] 0 " "Pin \"M1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[1\] 0 " "Pin \"M1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[0\] 0 " "Pin \"M1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[6\] 0 " "Pin \"S0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[5\] 0 " "Pin \"S0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[4\] 0 " "Pin \"S0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[3\] 0 " "Pin \"S0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[2\] 0 " "Pin \"S0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[1\] 0 " "Pin \"S0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[0\] 0 " "Pin \"S0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[6\] 0 " "Pin \"S1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[5\] 0 " "Pin \"S1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[4\] 0 " "Pin \"S1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[3\] 0 " "Pin \"S1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[2\] 0 " "Pin \"S1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[1\] 0 " "Pin \"S1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[0\] 0 " "Pin \"S1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382597087525 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1382597087525 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1382597087698 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1382597087721 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1382597087905 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382597088190 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1382597088291 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Albert Hynek/Documents/Altera/VCR/output_files/VCR.fit.smsg " "Generated suppressed messages file C:/Users/Albert Hynek/Documents/Altera/VCR/output_files/VCR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1382597088380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382597088574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 23:44:48 2013 " "Processing ended: Wed Oct 23 23:44:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382597088574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382597088574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382597088574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1382597088574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1382597089492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1382597089492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 23:44:49 2013 " "Processing started: Wed Oct 23 23:44:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1382597089492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1382597089492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VCR -c VCR " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VCR -c VCR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1382597089493 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1382597090537 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1382597090583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382597091018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 23:44:51 2013 " "Processing ended: Wed Oct 23 23:44:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382597091018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382597091018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382597091018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1382597091018 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1382597091709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1382597092044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 23:44:51 2013 " "Processing started: Wed Oct 23 23:44:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1382597092045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1382597092045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VCR -c VCR " "Command: quartus_sta VCR -c VCR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1382597092045 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1382597092106 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1382597092214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1382597092240 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1382597092240 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VCR.sdc " "Synopsys Design Constraints File file not found: 'VCR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1382597092328 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1382597092328 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_Display:inst7\|inst13 LCD_Display:inst7\|inst13 " "create_clock -period 1.000 -name LCD_Display:inst7\|inst13 LCD_Display:inst7\|inst13" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092329 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092329 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092329 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1382597092332 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1382597092338 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1382597092345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.509 " "Worst-case setup slack is -6.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.509      -114.850 LCD_Display:inst7\|inst13  " "   -6.509      -114.850 LCD_Display:inst7\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.375      -197.913 Clock  " "   -4.375      -197.913 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382597092348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.536 " "Worst-case hold slack is -2.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.536        -2.536 Clock  " "   -2.536        -2.536 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 LCD_Display:inst7\|inst13  " "    0.391         0.000 LCD_Display:inst7\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382597092351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.430 " "Worst-case recovery slack is -1.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.430       -20.058 LCD_Display:inst7\|inst13  " "   -1.430       -20.058 LCD_Display:inst7\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382597092356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.471 " "Worst-case removal slack is 1.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.471         0.000 LCD_Display:inst7\|inst13  " "    1.471         0.000 LCD_Display:inst7\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382597092360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -56.380 Clock  " "   -1.380       -56.380 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -29.000 LCD_Display:inst7\|inst13  " "   -0.500       -29.000 LCD_Display:inst7\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382597092362 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1382597092518 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1382597092519 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1382597092540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.420 " "Worst-case setup slack is -2.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.420       -38.645 LCD_Display:inst7\|inst13  " "   -2.420       -38.645 LCD_Display:inst7\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.478       -62.110 Clock  " "   -1.478       -62.110 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382597092545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.580 " "Worst-case hold slack is -1.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.580        -1.580 Clock  " "   -1.580        -1.580 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 LCD_Display:inst7\|inst13  " "    0.215         0.000 LCD_Display:inst7\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382597092551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.229 " "Worst-case recovery slack is -0.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.229        -2.006 LCD_Display:inst7\|inst13  " "   -0.229        -2.006 LCD_Display:inst7\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382597092595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.769 " "Worst-case removal slack is 0.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.769         0.000 LCD_Display:inst7\|inst13  " "    0.769         0.000 LCD_Display:inst7\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382597092602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -56.380 Clock  " "   -1.380       -56.380 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -29.000 LCD_Display:inst7\|inst13  " "   -0.500       -29.000 LCD_Display:inst7\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382597092607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382597092607 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1382597092720 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1382597092752 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1382597092753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382597092879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 23:44:52 2013 " "Processing ended: Wed Oct 23 23:44:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382597092879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382597092879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382597092879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1382597092879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1382597093815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1382597093815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 23:44:53 2013 " "Processing started: Wed Oct 23 23:44:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1382597093815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1382597093815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VCR -c VCR " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VCR -c VCR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1382597093815 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "VCR.vho\", \"VCR_fast.vho VCR_vhd.sdo VCR_vhd_fast.sdo C:/Users/Albert Hynek/Documents/Altera/VCR/simulation/modelsim/ simulation " "Generated files \"VCR.vho\", \"VCR_fast.vho\", \"VCR_vhd.sdo\" and \"VCR_vhd_fast.sdo\" in directory \"C:/Users/Albert Hynek/Documents/Altera/VCR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1382597094337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382597094390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 23:44:54 2013 " "Processing ended: Wed Oct 23 23:44:54 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382597094390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382597094390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382597094390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1382597094390 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1382597095077 ""}
