Analysis & Synthesis report for ProjetoFinal
Wed Jun  5 12:26:53 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |ProjetoFinalTop|F4FSM:control|PS
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: ClkDividerN:clkdividerMiliSec
 15. Parameter Settings for User Entity Instance: ClkDividerN:clkdivider1Hz
 16. Parameter Settings for User Entity Instance: LargePulseGen:blinker1Hz
 17. Parameter Settings for User Entity Instance: LargePulseGen:blinker2Hz
 18. Parameter Settings for User Entity Instance: LargePulseGen:blinker2Hzdraw
 19. Parameter Settings for User Entity Instance: DebounceUnit:key1debouncer
 20. Parameter Settings for User Entity Instance: DebounceUnit:key2debouncer
 21. Parameter Settings for User Entity Instance: CounterDown4:playerdown
 22. Parameter Settings for User Entity Instance: RegN:RegReact
 23. Parameter Settings for Inferred Entity Instance: Bin2BCD:Bin2BCD|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: Bin2BCD:Bin2BCD|lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: Bin2BCD:Bin2BCD|lpm_divide:Mod1
 26. Parameter Settings for Inferred Entity Instance: Bin2BCD:Bin2BCD|lpm_divide:Div4
 27. Parameter Settings for Inferred Entity Instance: Bin2BCD:Bin2BCD|lpm_divide:Mod2
 28. Parameter Settings for Inferred Entity Instance: Bin2BCD:Bin2BCD|lpm_divide:Div5
 29. Parameter Settings for Inferred Entity Instance: Bin2BCD:Bin2BCD|lpm_divide:Mod3
 30. Parameter Settings for Inferred Entity Instance: TimerOp:timer|lpm_mult:Mult0
 31. lpm_mult Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "Bin7SegDecoder:cycleleft2"
 33. Port Connectivity Checks: "Bin7SegDecoder:cycleleft1"
 34. Port Connectivity Checks: "Bin7SegDecoder:playerhex5"
 35. Port Connectivity Checks: "Bin7SegToTest:TestDisplayhex0"
 36. Port Connectivity Checks: "Bin7SegToTest:TestDisplayhex1"
 37. Port Connectivity Checks: "Bin7SegToTest:TestDisplayhex2"
 38. Port Connectivity Checks: "Bin7SegToTest:TestDisplayhex3"
 39. Port Connectivity Checks: "TimerAuxFSM:Drawtimer_fsm"
 40. Port Connectivity Checks: "TimerAuxFSM:Wintimer_fsm"
 41. Port Connectivity Checks: "TimerOp:timer"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun  5 12:26:53 2024          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; ProjetoFinal                                   ;
; Top-level Entity Name              ; ProjetoFinalTop                                ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 2,007                                          ;
;     Total combinational functions  ; 1,967                                          ;
;     Dedicated logic registers      ; 382                                            ;
; Total registers                    ; 382                                            ;
; Total pins                         ; 69                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; ProjetoFinalTop    ; ProjetoFinal       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; TimerOp.vhd                      ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd                ;         ;
; CounterUp4.vhd                   ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterUp4.vhd             ;         ;
; ClkDividerN.vhd                  ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ClkDividerN.vhd            ;         ;
; RegN.vhd                         ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/RegN.vhd                   ;         ;
; DebounceUnit.vhd                 ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/DebounceUnit.vhd           ;         ;
; Bin7SegDecoder.vhd               ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin7SegDecoder.vhd         ;         ;
; CounterUp4v2.vhd                 ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterUp4v2.vhd           ;         ;
; LargePulseGen.vhd                ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/LargePulseGen.vhd          ;         ;
; Comparator.vhd                   ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Comparator.vhd             ;         ;
; TimerAuxFSM.vhd                  ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerAuxFSM.vhd            ;         ;
; CycleCounter.vhd                 ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CycleCounter.vhd           ;         ;
; Bin7SegToTest.vhd                ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin7SegToTest.vhd          ;         ;
; Bin2BCD.vhd                      ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd                ;         ;
; CounterForDisplay.vhd            ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterForDisplay.vhd      ;         ;
; CounterDown4.vhd                 ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterDown4.vhd           ;         ;
; F4FSM.vhd                        ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F4FSM.vhd                  ;         ;
; CounterUpDown4.vhd               ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterUpDown4.vhd         ;         ;
; ProjetoFinalTop.vhd              ; yes             ; User VHDL File               ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf                             ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc                            ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                        ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                             ;         ;
; db/lpm_divide_icm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/lpm_divide_icm.tdf      ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/sign_div_unsign_7nh.tdf ;         ;
; db/alt_u_div_2af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_fkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/lpm_divide_fkm.tdf      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf                               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                            ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.inc                               ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                               ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                               ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf                               ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/csa_add.inc                                ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.inc                               ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muleabz.inc                                ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_lfrg.inc                               ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_boothc.inc                             ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult.inc                           ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc                         ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffpipe.inc                                ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf                               ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf                            ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/addcore.inc                                ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/look_add.inc                               ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                    ;         ;
; db/add_sub_ckh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/add_sub_ckh.tdf         ;         ;
; db/add_sub_i9h.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/add_sub_i9h.tdf         ;         ;
; db/add_sub_gkh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/add_sub_gkh.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.tdf                               ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,007          ;
;                                             ;                ;
; Total combinational functions               ; 1967           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 620            ;
;     -- 3 input functions                    ; 505            ;
;     -- <=2 input functions                  ; 842            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1297           ;
;     -- arithmetic mode                      ; 670            ;
;                                             ;                ;
; Total registers                             ; 382            ;
;     -- Dedicated logic registers            ; 382            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 69             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 288            ;
; Total fan-out                               ; 6830           ;
; Average fan-out                             ; 2.75           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Entity Name         ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |ProjetoFinalTop                                  ; 1967 (171)          ; 382 (54)                  ; 0           ; 0            ; 0       ; 0         ; 69   ; 0            ; |ProjetoFinalTop                                                                                                                                      ; ProjetoFinalTop     ; work         ;
;    |Bin2BCD:Bin2BCD|                              ; 1067 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD                                                                                                                      ; Bin2BCD             ; work         ;
;       |lpm_divide:Div0|                           ; 229 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Div0                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_fkm:auto_generated|          ; 229 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Div0|lpm_divide_fkm:auto_generated                                                                        ; lpm_divide_fkm      ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 229 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Div0|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                                            ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|            ; 229 (229)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Div0|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                      ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Div4|                           ; 181 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Div4                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_fkm:auto_generated|          ; 181 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Div4|lpm_divide_fkm:auto_generated                                                                        ; lpm_divide_fkm      ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 181 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Div4|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                                            ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|            ; 181 (181)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Div4|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                      ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Div5|                           ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Div5                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_fkm:auto_generated|          ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Div5|lpm_divide_fkm:auto_generated                                                                        ; lpm_divide_fkm      ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                                            ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|            ; 106 (106)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                      ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Mod0|                           ; 232 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod0                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|          ; 232 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                                        ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 232 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                            ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|            ; 232 (232)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                      ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Mod1|                           ; 192 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod1                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|          ; 192 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod1|lpm_divide_icm:auto_generated                                                                        ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 192 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                            ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|            ; 192 (192)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                      ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Mod2|                           ; 110 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod2                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|          ; 110 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod2|lpm_divide_icm:auto_generated                                                                        ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 110 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                            ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|            ; 110 (110)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                      ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Mod3|                           ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod3                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|          ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod3|lpm_divide_icm:auto_generated                                                                        ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod3|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                            ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|            ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin2BCD:Bin2BCD|lpm_divide:Mod3|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                      ; alt_u_div_2af       ; work         ;
;    |Bin7SegDecoder:BestDisplayhex0|               ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin7SegDecoder:BestDisplayhex0                                                                                                       ; Bin7SegDecoder      ; work         ;
;    |Bin7SegDecoder:BestDisplayhex1|               ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin7SegDecoder:BestDisplayhex1                                                                                                       ; Bin7SegDecoder      ; work         ;
;    |Bin7SegDecoder:BestDisplayhex2|               ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin7SegDecoder:BestDisplayhex2                                                                                                       ; Bin7SegDecoder      ; work         ;
;    |Bin7SegDecoder:BestDisplayhex3|               ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin7SegDecoder:BestDisplayhex3                                                                                                       ; Bin7SegDecoder      ; work         ;
;    |Bin7SegDecoder:DrawDisplayhex0|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin7SegDecoder:DrawDisplayhex0                                                                                                       ; Bin7SegDecoder      ; work         ;
;    |Bin7SegDecoder:DrawDisplayhex1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin7SegDecoder:DrawDisplayhex1                                                                                                       ; Bin7SegDecoder      ; work         ;
;    |Bin7SegDecoder:DrawDisplayhex3|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin7SegDecoder:DrawDisplayhex3                                                                                                       ; Bin7SegDecoder      ; work         ;
;    |Bin7SegDecoder:cycleleft1|                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin7SegDecoder:cycleleft1                                                                                                            ; Bin7SegDecoder      ; work         ;
;    |Bin7SegDecoder:cycleleft2|                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Bin7SegDecoder:cycleleft2                                                                                                            ; Bin7SegDecoder      ; work         ;
;    |ClkDividerN:clkdivider1Hz|                    ; 40 (40)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|ClkDividerN:clkdivider1Hz                                                                                                            ; ClkDividerN         ; work         ;
;    |ClkDividerN:clkdividerMiliSec|                ; 26 (26)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|ClkDividerN:clkdividerMiliSec                                                                                                        ; ClkDividerN         ; work         ;
;    |Comparator:comparator|                        ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|Comparator:comparator                                                                                                                ; Comparator          ; work         ;
;    |CounterDown4:playerdown|                      ; 16 (16)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|CounterDown4:playerdown                                                                                                              ; CounterDown4        ; work         ;
;    |CounterForDisplay:chronocounter|              ; 32 (32)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|CounterForDisplay:chronocounter                                                                                                      ; CounterForDisplay   ; work         ;
;    |CounterUp4:freeruncnt|                        ; 19 (19)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|CounterUp4:freeruncnt                                                                                                                ; CounterUp4          ; work         ;
;    |CounterUp4v2:playerdraw|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|CounterUp4v2:playerdraw                                                                                                              ; CounterUp4v2        ; work         ;
;    |CounterUp4v2:player|                          ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|CounterUp4v2:player                                                                                                                  ; CounterUp4v2        ; work         ;
;    |CounterUpDown4:confcounter|                   ; 11 (11)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|CounterUpDown4:confcounter                                                                                                           ; CounterUpDown4      ; work         ;
;    |CycleCounter:cyclecounter|                    ; 20 (20)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|CycleCounter:cyclecounter                                                                                                            ; CycleCounter        ; work         ;
;    |DebounceUnit:key1debouncer|                   ; 83 (83)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|DebounceUnit:key1debouncer                                                                                                           ; DebounceUnit        ; work         ;
;    |DebounceUnit:key2debouncer|                   ; 83 (83)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|DebounceUnit:key2debouncer                                                                                                           ; DebounceUnit        ; work         ;
;    |F4FSM:control|                                ; 12 (12)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|F4FSM:control                                                                                                                        ; F4FSM               ; work         ;
;    |LargePulseGen:blinker2Hzdraw|                 ; 39 (39)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|LargePulseGen:blinker2Hzdraw                                                                                                         ; LargePulseGen       ; work         ;
;    |LargePulseGen:blinker2Hz|                     ; 38 (38)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|LargePulseGen:blinker2Hz                                                                                                             ; LargePulseGen       ; work         ;
;    |RegN:RegReact|                                ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|RegN:RegReact                                                                                                                        ; RegN                ; work         ;
;    |TimerAuxFSM:Drawtimer_fsm|                    ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|TimerAuxFSM:Drawtimer_fsm                                                                                                            ; TimerAuxFSM         ; work         ;
;    |TimerAuxFSM:Wintimer_fsm|                     ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|TimerAuxFSM:Wintimer_fsm                                                                                                             ; TimerAuxFSM         ; work         ;
;    |TimerOp:timer|                                ; 175 (81)            ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|TimerOp:timer                                                                                                                        ; TimerOp             ; work         ;
;       |lpm_mult:Mult0|                            ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|TimerOp:timer|lpm_mult:Mult0                                                                                                         ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 94 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|TimerOp:timer|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 51 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|TimerOp:timer|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|TimerOp:timer|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_i9h:auto_generated|    ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|TimerOp:timer|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated                      ; add_sub_i9h         ; work         ;
;                |lpm_add_sub:adder[1]|             ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|TimerOp:timer|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_ckh:auto_generated|    ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|TimerOp:timer|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated                      ; add_sub_ckh         ; work         ;
;                |mpar_add:sub_par_add|             ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|TimerOp:timer|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|TimerOp:timer|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                      |add_sub_gkh:auto_generated| ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinalTop|TimerOp:timer|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_gkh:auto_generated ; add_sub_gkh         ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |ProjetoFinalTop|F4FSM:control|PS                       ;
+----------+---------+---------+----------+----------+---------+----------+
; Name     ; PS.Draw ; PS.Conc ; PS.PTest ; PS.PWait ; PS.Conf ; PS.Start ;
+----------+---------+---------+----------+----------+---------+----------+
; PS.Start ; 0       ; 0       ; 0        ; 0        ; 0       ; 0        ;
; PS.Conf  ; 0       ; 0       ; 0        ; 0        ; 1       ; 1        ;
; PS.PWait ; 0       ; 0       ; 0        ; 1        ; 0       ; 1        ;
; PS.PTest ; 0       ; 0       ; 1        ; 0        ; 0       ; 1        ;
; PS.Conc  ; 0       ; 1       ; 0        ; 0        ; 0       ; 1        ;
; PS.Draw  ; 1       ; 0       ; 0        ; 0        ; 0       ; 1        ;
+----------+---------+---------+----------+----------+---------+----------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-------------------------------------------+----------------------------------------+
; Register name                             ; Reason for Removal                     ;
+-------------------------------------------+----------------------------------------+
; CycleCounter:cyclecounter|s_rem[1..7]     ; Stuck at GND due to stuck port data_in ;
; TimerOp:timer|cycles[1..3]                ; Stuck at GND due to stuck port data_in ;
; CounterUp4v2:playerdraw|s_count[1..3]     ; Stuck at GND due to stuck port data_in ;
; CounterUp4v2:player|s_count[1..3]         ; Stuck at GND due to stuck port data_in ;
; s_hex5[1,2]                               ; Stuck at GND due to stuck port data_in ;
; Comparator:comparator|bestplayer[1..3]    ; Stuck at GND due to stuck port data_in ;
; s_hex5[6]                                 ; Stuck at VCC due to stuck port data_in ;
; F4FSM:control|PS.Conf                     ; Stuck at GND due to stuck port data_in ;
; LargePulseGen:blinker1Hz|s_counter[0..25] ; Lost fanout                            ;
; s_hex4[6]                                 ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 50    ;                                        ;
+-------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                         ;
+---------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+---------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; LargePulseGen:blinker1Hz|s_counter[6] ; Lost Fanouts              ; LargePulseGen:blinker1Hz|s_counter[16], LargePulseGen:blinker1Hz|s_counter[17], ;
;                                       ;                           ; LargePulseGen:blinker1Hz|s_counter[18], LargePulseGen:blinker1Hz|s_counter[19], ;
;                                       ;                           ; LargePulseGen:blinker1Hz|s_counter[20], LargePulseGen:blinker1Hz|s_counter[21], ;
;                                       ;                           ; LargePulseGen:blinker1Hz|s_counter[22], LargePulseGen:blinker1Hz|s_counter[23], ;
;                                       ;                           ; LargePulseGen:blinker1Hz|s_counter[24], LargePulseGen:blinker1Hz|s_counter[5]   ;
; CounterUp4v2:player|s_count[3]        ; Stuck at GND              ; s_hex5[1], s_hex5[2], Comparator:comparator|bestplayer[3], s_hex5[6]            ;
;                                       ; due to stuck port data_in ;                                                                                 ;
; CounterUp4v2:playerdraw|s_count[3]    ; Stuck at GND              ; s_hex4[6]                                                                       ;
;                                       ; due to stuck port data_in ;                                                                                 ;
; CounterUp4v2:player|s_count[2]        ; Stuck at GND              ; Comparator:comparator|bestplayer[2]                                             ;
;                                       ; due to stuck port data_in ;                                                                                 ;
; CounterUp4v2:player|s_count[1]        ; Stuck at GND              ; Comparator:comparator|bestplayer[1]                                             ;
;                                       ; due to stuck port data_in ;                                                                                 ;
; F4FSM:control|PS.Conf                 ; Stuck at GND              ; LargePulseGen:blinker1Hz|s_counter[25]                                          ;
;                                       ; due to stuck port data_in ;                                                                                 ;
+---------------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 382   ;
; Number of registers using Synchronous Clear  ; 142   ;
; Number of registers using Synchronous Load   ; 45    ;
; Number of registers using Asynchronous Clear ; 13    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 160   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; TimerOp:timer|cycles[0]                 ; 1       ;
; TimerOp:timer|cycles[31]                ; 1       ;
; CounterUpDown4:confcounter|s_count[1]   ; 3       ;
; CounterUpDown4:confcounter|s_count[2]   ; 3       ;
; TimerAuxFSM:Wintimer_fsm|s_counter[0]   ; 2       ;
; TimerAuxFSM:Wintimer_fsm|s_counter[1]   ; 2       ;
; TimerAuxFSM:Wintimer_fsm|s_counter[2]   ; 2       ;
; TimerAuxFSM:Wintimer_fsm|s_counter[3]   ; 2       ;
; TimerAuxFSM:Wintimer_fsm|s_counter[4]   ; 2       ;
; TimerAuxFSM:Wintimer_fsm|s_counter[5]   ; 2       ;
; TimerAuxFSM:Wintimer_fsm|s_counter[6]   ; 2       ;
; TimerAuxFSM:Wintimer_fsm|s_counter[7]   ; 2       ;
; TimerAuxFSM:Drawtimer_fsm|s_counter[0]  ; 2       ;
; TimerAuxFSM:Drawtimer_fsm|s_counter[1]  ; 2       ;
; TimerAuxFSM:Drawtimer_fsm|s_counter[2]  ; 2       ;
; TimerAuxFSM:Drawtimer_fsm|s_counter[3]  ; 2       ;
; TimerAuxFSM:Drawtimer_fsm|s_counter[4]  ; 2       ;
; TimerAuxFSM:Drawtimer_fsm|s_counter[5]  ; 2       ;
; TimerAuxFSM:Drawtimer_fsm|s_counter[6]  ; 2       ;
; TimerAuxFSM:Drawtimer_fsm|s_counter[7]  ; 2       ;
; Total number of inverted registers = 20 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |ProjetoFinalTop|LargePulseGen:blinker2Hz|s_counter[18]       ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |ProjetoFinalTop|LargePulseGen:blinker2Hzdraw|s_counter[16]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ProjetoFinalTop|CounterDown4:playerdown|s_count2[3]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ProjetoFinalTop|CounterDown4:playerdown|s_count1[3]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProjetoFinalTop|TimerOp:timer|s_count[2]                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ProjetoFinalTop|CounterUp4v2:playerdraw|s_count[3]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ProjetoFinalTop|CounterUp4v2:player|s_count[2]               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |ProjetoFinalTop|CounterForDisplay:chronocounter|s_count[12]  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |ProjetoFinalTop|CounterUp4:freeruncnt|s_count[12]            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ProjetoFinalTop|CycleCounter:cyclecounter|s_count[0]         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |ProjetoFinalTop|s_hex5[3]                                    ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |ProjetoFinalTop|DebounceUnit:key2debouncer|s_debounceCnt[25] ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |ProjetoFinalTop|DebounceUnit:key1debouncer|s_debounceCnt[25] ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; Yes        ; |ProjetoFinalTop|s_hex6[6]                                    ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; Yes        ; |ProjetoFinalTop|s_hex7[3]                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ProjetoFinalTop|CounterUpDown4:confcounter|s_count[3]        ;
; 35:1               ; 2 bits    ; 46 LEs        ; 34 LEs               ; 12 LEs                 ; Yes        ; |ProjetoFinalTop|s_hex4[3]                                    ;
; 35:1               ; 2 bits    ; 46 LEs        ; 38 LEs               ; 8 LEs                  ; Yes        ; |ProjetoFinalTop|s_hex0[3]                                    ;
; 35:1               ; 2 bits    ; 46 LEs        ; 38 LEs               ; 8 LEs                  ; Yes        ; |ProjetoFinalTop|s_hex1[6]                                    ;
; 35:1               ; 2 bits    ; 46 LEs        ; 38 LEs               ; 8 LEs                  ; Yes        ; |ProjetoFinalTop|s_hex2[3]                                    ;
; 35:1               ; 2 bits    ; 46 LEs        ; 38 LEs               ; 8 LEs                  ; Yes        ; |ProjetoFinalTop|s_hex3[3]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ProjetoFinalTop|TimerAuxFSM:Wintimer_fsm|s_counter[2]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ProjetoFinalTop|TimerAuxFSM:Drawtimer_fsm|s_counter[3]       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ProjetoFinalTop|CounterUpDown4:confcounter|s_count[2]        ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |ProjetoFinalTop|Bin7SegDecoder:cycletop|decOut_n[3]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClkDividerN:clkdividerMiliSec ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; divfactor      ; 50000 ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClkDividerN:clkdivider1Hz ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; divfactor      ; 50000000 ; Signed Integer                             ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LargePulseGen:blinker1Hz ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; number_steps   ; 50000000 ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LargePulseGen:blinker2Hz ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; number_steps   ; 25000000 ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LargePulseGen:blinker2Hzdraw ;
+----------------+----------+-----------------------------------------------+
; Parameter Name ; Value    ; Type                                          ;
+----------------+----------+-----------------------------------------------+
; number_steps   ; 25000000 ; Signed Integer                                ;
+----------------+----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:key1debouncer ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; khzclkfreq     ; 50000000 ; Signed Integer                              ;
; msecmininwidth ; 100      ; Signed Integer                              ;
; inpolarity     ; '1'      ; Enumerated                                  ;
; outpolarity    ; '1'      ; Enumerated                                  ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:key2debouncer ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; khzclkfreq     ; 50000000 ; Signed Integer                              ;
; msecmininwidth ; 100      ; Signed Integer                              ;
; inpolarity     ; '1'      ; Enumerated                                  ;
; outpolarity    ; '1'      ; Enumerated                                  ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CounterDown4:playerdown ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 0110  ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegN:RegReact ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 13    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin2BCD:Bin2BCD|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                ;
; LPM_WIDTHD             ; 13             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin2BCD:Bin2BCD|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                ;
; LPM_WIDTHD             ; 13             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_fkm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin2BCD:Bin2BCD|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                ;
; LPM_WIDTHD             ; 13             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin2BCD:Bin2BCD|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                ;
; LPM_WIDTHD             ; 13             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_fkm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin2BCD:Bin2BCD|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                ;
; LPM_WIDTHD             ; 13             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin2BCD:Bin2BCD|lpm_divide:Div5 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                ;
; LPM_WIDTHD             ; 13             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_fkm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bin2BCD:Bin2BCD|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                ;
; LPM_WIDTHD             ; 13             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimerOp:timer|lpm_mult:Mult0       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 31           ; Untyped             ;
; LPM_WIDTHR                                     ; 31           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                       ;
+---------------------------------------+------------------------------+
; Name                                  ; Value                        ;
+---------------------------------------+------------------------------+
; Number of entity instances            ; 1                            ;
; Entity Instance                       ; TimerOp:timer|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 14                           ;
;     -- LPM_WIDTHB                     ; 17                           ;
;     -- LPM_WIDTHP                     ; 31                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                          ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
+---------------------------------------+------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Bin7SegDecoder:cycleleft2" ;
+--------+-------+----------+---------------------------+
; Port   ; Type  ; Severity ; Details                   ;
+--------+-------+----------+---------------------------+
; enable ; Input ; Info     ; Stuck at VCC              ;
+--------+-------+----------+---------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Bin7SegDecoder:cycleleft1" ;
+--------+-------+----------+---------------------------+
; Port   ; Type  ; Severity ; Details                   ;
+--------+-------+----------+---------------------------+
; enable ; Input ; Info     ; Stuck at VCC              ;
+--------+-------+----------+---------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Bin7SegDecoder:playerhex5" ;
+--------+-------+----------+---------------------------+
; Port   ; Type  ; Severity ; Details                   ;
+--------+-------+----------+---------------------------+
; enable ; Input ; Info     ; Stuck at VCC              ;
+--------+-------+----------+---------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Bin7SegToTest:TestDisplayhex0" ;
+----------------+-------+----------+-----------------------+
; Port           ; Type  ; Severity ; Details               ;
+----------------+-------+----------+-----------------------+
; bininput[1..0] ; Input ; Info     ; Stuck at GND          ;
; bininput[3]    ; Input ; Info     ; Stuck at GND          ;
; bininput[2]    ; Input ; Info     ; Stuck at VCC          ;
+----------------+-------+----------+-----------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Bin7SegToTest:TestDisplayhex1" ;
+----------------+-------+----------+-----------------------+
; Port           ; Type  ; Severity ; Details               ;
+----------------+-------+----------+-----------------------+
; bininput[1..0] ; Input ; Info     ; Stuck at VCC          ;
; bininput[3..2] ; Input ; Info     ; Stuck at GND          ;
+----------------+-------+----------+-----------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Bin7SegToTest:TestDisplayhex2" ;
+----------------+-------+----------+-----------------------+
; Port           ; Type  ; Severity ; Details               ;
+----------------+-------+----------+-----------------------+
; bininput[3..2] ; Input ; Info     ; Stuck at GND          ;
; bininput[1]    ; Input ; Info     ; Stuck at VCC          ;
; bininput[0]    ; Input ; Info     ; Stuck at GND          ;
+----------------+-------+----------+-----------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Bin7SegToTest:TestDisplayhex3" ;
+----------------+-------+----------+-----------------------+
; Port           ; Type  ; Severity ; Details               ;
+----------------+-------+----------+-----------------------+
; bininput[3..1] ; Input ; Info     ; Stuck at GND          ;
; bininput[0]    ; Input ; Info     ; Stuck at VCC          ;
+----------------+-------+----------+-----------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "TimerAuxFSM:Drawtimer_fsm" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; timeval[2..1] ; Input ; Info     ; Stuck at VCC       ;
; timeval[7..3] ; Input ; Info     ; Stuck at GND       ;
; timeval[0]    ; Input ; Info     ; Stuck at GND       ;
+---------------+-------+----------+--------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "TimerAuxFSM:Wintimer_fsm" ;
+---------------+-------+----------+-------------------+
; Port          ; Type  ; Severity ; Details           ;
+---------------+-------+----------+-------------------+
; timeval[2..1] ; Input ; Info     ; Stuck at VCC      ;
; timeval[7..3] ; Input ; Info     ; Stuck at GND      ;
; timeval[0]    ; Input ; Info     ; Stuck at GND      ;
+---------------+-------+----------+-------------------+


+-------------------------------------------+
; Port Connectivity Checks: "TimerOp:timer" ;
+--------+-------+----------+---------------+
; Port   ; Type  ; Severity ; Details       ;
+--------+-------+----------+---------------+
; enable ; Input ; Info     ; Stuck at VCC  ;
+--------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 69                          ;
; cycloneiii_ff         ; 382                         ;
;     ENA               ; 126                         ;
;     ENA CLR           ; 13                          ;
;     ENA SCLR          ; 8                           ;
;     ENA SLD           ; 13                          ;
;     SCLR              ; 102                         ;
;     SCLR SLD          ; 32                          ;
;     plain             ; 88                          ;
; cycloneiii_lcell_comb ; 1968                        ;
;     arith             ; 670                         ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 279                         ;
;         3 data inputs ; 364                         ;
;     normal            ; 1298                        ;
;         0 data inputs ; 47                          ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 464                         ;
;         3 data inputs ; 141                         ;
;         4 data inputs ; 620                         ;
;                       ;                             ;
; Max LUT depth         ; 33.50                       ;
; Average LUT depth     ; 19.26                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Wed Jun  5 12:26:43 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file timerop.vhd
    Info (12022): Found design unit 1: TimerOP-Behav File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd Line: 15
    Info (12023): Found entity 1: TimerOp File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file counterup4.vhd
    Info (12022): Found design unit 1: CounterUp4-Behavioral File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterUp4.vhd Line: 10
    Info (12023): Found entity 1: CounterUp4 File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterUp4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clkdividern.vhd
    Info (12022): Found design unit 1: ClkDividerN-Behavioral File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ClkDividerN.vhd Line: 11
    Info (12023): Found entity 1: ClkDividerN File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ClkDividerN.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file regn.vhd
    Info (12022): Found design unit 1: RegN-Behavioral File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/RegN.vhd Line: 14
    Info (12023): Found entity 1: RegN File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/RegN.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file debounceunit.vhd
    Info (12022): Found design unit 1: DebounceUnit-Behavioral File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/DebounceUnit.vhd Line: 15
    Info (12023): Found entity 1: DebounceUnit File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/DebounceUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd
    Info (12022): Found design unit 1: Bin7SegDecoder-Behavioral File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin7SegDecoder.vhd Line: 10
    Info (12023): Found entity 1: Bin7SegDecoder File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin7SegDecoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file f1.vhd
    Info (12022): Found design unit 1: F1-Behav File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F1.vhd Line: 18
    Info (12023): Found entity 1: F1 File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file projetofinalfsm.vhd
    Info (12022): Found design unit 1: ProjetoFinalFSM-Behav File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalFSM.vhd Line: 16
    Info (12023): Found entity 1: ProjetoFinalFSM File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalFSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file counterup4v2.vhd
    Info (12022): Found design unit 1: CounterUp4v2-Behavioral File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterUp4v2.vhd Line: 10
    Info (12023): Found entity 1: CounterUp4v2 File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterUp4v2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file largepulsegen.vhd
    Info (12022): Found design unit 1: LargePulseGen-Behavioral File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/LargePulseGen.vhd Line: 13
    Info (12023): Found entity 1: LargePulseGen File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/LargePulseGen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file f2fsm.vhd
    Info (12022): Found design unit 1: F2FSM-Behav File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F2FSM.vhd Line: 29
    Info (12023): Found entity 1: F2FSM File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F2FSM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file f2.vhd
    Info (12022): Found design unit 1: F2-Behav File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F2.vhd Line: 22
    Info (12023): Found entity 1: F2 File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comparator.vhd
    Info (12022): Found design unit 1: Comparator-Behav File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Comparator.vhd Line: 16
    Info (12023): Found entity 1: Comparator File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Comparator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file timerauxfsm.vhd
    Info (12022): Found design unit 1: TimerAuxFSM-Behavioral File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerAuxFSM.vhd Line: 13
    Info (12023): Found entity 1: TimerAuxFSM File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerAuxFSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cyclecounter.vhd
    Info (12022): Found design unit 1: CycleCounter-Behavioral File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CycleCounter.vhd Line: 15
    Info (12023): Found entity 1: CycleCounter File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CycleCounter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bin7segtotest.vhd
    Info (12022): Found design unit 1: Bin7SegToTest-Behavioral File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin7SegToTest.vhd Line: 10
    Info (12023): Found entity 1: Bin7SegToTest File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin7SegToTest.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bin2bcd.vhd
    Info (12022): Found design unit 1: Bin2BCD-Behavioral File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd Line: 10
    Info (12023): Found entity 1: Bin2BCD File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file counterfordisplay.vhd
    Info (12022): Found design unit 1: CounterForDisplay-Behavioral File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterForDisplay.vhd Line: 10
    Info (12023): Found entity 1: CounterForDisplay File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterForDisplay.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file f3.vhd
    Info (12022): Found design unit 1: F3-Behav File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F3.vhd Line: 21
    Info (12023): Found entity 1: F3 File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file counterdown4.vhd
    Info (12022): Found design unit 1: CounterDown4-Behavioral File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterDown4.vhd Line: 12
    Info (12023): Found entity 1: CounterDown4 File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterDown4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file f4fsm.vhd
    Info (12022): Found design unit 1: F4FSM-Behav File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F4FSM.vhd Line: 27
    Info (12023): Found entity 1: F4FSM File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F4FSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file counterupdown4.vhd
    Info (12022): Found design unit 1: CounterUpDown4-Behavioral File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterUpDown4.vhd Line: 12
    Info (12023): Found entity 1: CounterUpDown4 File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterUpDown4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file projetofinaltop.vhd
    Info (12022): Found design unit 1: ProjetoFinalTop-Behav File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 20
    Info (12023): Found entity 1: ProjetoFinalTop File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 5
Info (12127): Elaborating entity "ProjetoFinalTop" for the top level hierarchy
Info (12129): Elaborating entity "ClkDividerN" using architecture "A:behavioral" for hierarchy "ClkDividerN:clkdividerMiliSec" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 35
Info (12129): Elaborating entity "ClkDividerN" using architecture "A:behavioral" for hierarchy "ClkDividerN:clkdivider1Hz" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 40
Info (12129): Elaborating entity "LargePulseGen" using architecture "A:behavioral" for hierarchy "LargePulseGen:blinker1Hz" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 47
Info (12129): Elaborating entity "LargePulseGen" using architecture "A:behavioral" for hierarchy "LargePulseGen:blinker2Hz" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 54
Info (12129): Elaborating entity "DebounceUnit" using architecture "A:behavioral" for hierarchy "DebounceUnit:key1debouncer" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 69
Warning (10639): VHDL warning at DebounceUnit.vhd(17): constant value overflow File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/DebounceUnit.vhd Line: 17
Info (12129): Elaborating entity "Comparator" using architecture "A:behav" for hierarchy "Comparator:comparator" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 89
Info (12129): Elaborating entity "CounterDown4" using architecture "A:behavioral" for hierarchy "CounterDown4:playerdown" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 98
Info (12129): Elaborating entity "CounterUp4" using architecture "A:behavioral" for hierarchy "CounterUp4:freeruncnt" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 108
Info (12129): Elaborating entity "CounterUp4v2" using architecture "A:behavioral" for hierarchy "CounterUp4v2:player" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 114
Info (12129): Elaborating entity "CounterUpDown4" using architecture "A:behavioral" for hierarchy "CounterUpDown4:confcounter" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 126
Info (12129): Elaborating entity "CycleCounter" using architecture "A:behavioral" for hierarchy "CycleCounter:cyclecounter" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 134
Info (12129): Elaborating entity "TimerOp" using architecture "A:behav" for hierarchy "TimerOp:timer" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 143
Info (12129): Elaborating entity "TimerAuxFSM" using architecture "A:behavioral" for hierarchy "TimerAuxFSM:Wintimer_fsm" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 151
Info (12129): Elaborating entity "CounterForDisplay" using architecture "A:behavioral" for hierarchy "CounterForDisplay:chronocounter" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 166
Info (12129): Elaborating entity "RegN" using architecture "A:behavioral" for hierarchy "RegN:RegReact" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 172
Info (12129): Elaborating entity "Bin2BCD" using architecture "A:behavioral" for hierarchy "Bin2BCD:Bin2BCD" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 180
Info (12129): Elaborating entity "F4FSM" using architecture "A:behav" for hierarchy "F4FSM:control" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 189
Warning (10036): Verilog HDL or VHDL warning at F4FSM.vhd(28): object "s_stim" assigned a value but never read File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F4FSM.vhd Line: 28
Warning (10631): VHDL Process Statement warning at F4FSM.vhd(49): inferring latch(es) for signal or variable "ConfDisplay", which holds its previous value in one or more paths through the process File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F4FSM.vhd Line: 49
Info (10041): Inferred latch for "ConfDisplay" at F4FSM.vhd(49) File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F4FSM.vhd Line: 49
Info (12129): Elaborating entity "Bin7SegDecoder" using architecture "A:behavioral" for hierarchy "Bin7SegDecoder:BestDisplayhex4" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 212
Info (12129): Elaborating entity "Bin7SegToTest" using architecture "A:behavioral" for hierarchy "Bin7SegToTest:TestDisplayhex3" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 233
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin2BCD:Bin2BCD|Mod0" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin2BCD:Bin2BCD|Div0" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin2BCD:Bin2BCD|Mod1" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin2BCD:Bin2BCD|Div4" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin2BCD:Bin2BCD|Mod2" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin2BCD:Bin2BCD|Div5" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bin2BCD:Bin2BCD|Mod3" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TimerOp:timer|Mult0" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd Line: 29
Info (12130): Elaborated megafunction instantiation "Bin2BCD:Bin2BCD|lpm_divide:Mod0" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd Line: 16
Info (12133): Instantiated megafunction "Bin2BCD:Bin2BCD|lpm_divide:Mod0" with the following parameter: File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd Line: 16
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf
    Info (12023): Found entity 1: lpm_divide_icm File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/lpm_divide_icm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Bin2BCD:Bin2BCD|lpm_divide:Div0" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd Line: 18
Info (12133): Instantiated megafunction "Bin2BCD:Bin2BCD|lpm_divide:Div0" with the following parameter: File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf
    Info (12023): Found entity 1: lpm_divide_fkm File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/lpm_divide_fkm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "TimerOp:timer|lpm_mult:Mult0" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd Line: 29
Info (12133): Instantiated megafunction "TimerOp:timer|lpm_mult:Mult0" with the following parameter: File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd Line: 29
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "TimerOp:timer|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "TimerOp:timer|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "TimerOp:timer|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "TimerOp:timer|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "TimerOp:timer|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "TimerOp:timer|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf
    Info (12023): Found entity 1: add_sub_ckh File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/add_sub_ckh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "TimerOp:timer|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "TimerOp:timer|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf
    Info (12023): Found entity 1: add_sub_i9h File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/add_sub_i9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "TimerOp:timer|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "TimerOp:timer|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "TimerOp:timer|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "TimerOp:timer|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf
    Info (12023): Found entity 1: add_sub_gkh File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/add_sub_gkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "TimerOp:timer|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "TimerOp:timer|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 12
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 13
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 13
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Bin2BCD:Bin2BCD|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_6_result_int[0]~14" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf Line: 72
    Info (17048): Logic cell "Bin2BCD:Bin2BCD|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_7_result_int[0]~16" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf Line: 77
    Info (17048): Logic cell "Bin2BCD:Bin2BCD|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_8_result_int[0]~18" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf Line: 82
    Info (17048): Logic cell "Bin2BCD:Bin2BCD|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_9_result_int[0]~20" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf Line: 87
    Info (17048): Logic cell "Bin2BCD:Bin2BCD|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[0]~22" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf Line: 37
    Info (17048): Logic cell "Bin2BCD:Bin2BCD|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[0]~24" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf Line: 42
    Info (17048): Logic cell "Bin2BCD:Bin2BCD|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[0]~26" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf Line: 47
    Info (17048): Logic cell "Bin2BCD:Bin2BCD|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_9_result_int[0]~20" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf Line: 87
    Info (17048): Logic cell "Bin2BCD:Bin2BCD|lpm_divide:Mod3|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[0]~26" File: C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf Line: 47
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2081 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 2012 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Wed Jun  5 12:26:53 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


