// Seed: 3800365827
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  assign module_1.id_9 = 0;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output tri0 id_2;
  inout wire id_1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_9 = 32'd97
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout tri0 id_7;
  output wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire _id_9;
  assign id_7 = -1'b0;
  and primCall (id_5, id_7, id_1, id_11, id_3);
  tri0 id_10 = -1;
  assign id_5[1'b0] = -1'b0;
  logic [-1 : 1] id_11;
  logic [id_9 : -1] id_12;
  ;
  module_0 modCall_1 (
      id_12,
      id_6,
      id_10,
      id_12,
      id_6,
      id_10
  );
endmodule
