module wideexpr_00290(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 4'sb1001;
  assign y1 = s6;
  assign y2 = $signed({4{3'b101}});
  assign y3 = ((((ctrl[1]?(ctrl[7]?{3{-(((ctrl[6]?u2:u6))+(~^(6'sb001001)))}}:~(-((ctrl[1]?s6:(3'sb101)<(1'sb0))))):{s3,(ctrl[0]?|({2{(4'b0010)<<(u4)}}):((4'b1110)>>(3'sb110))>>>($signed(4'b0010))),s0}))==($signed((ctrl[0]?$signed({3{((ctrl[5]?5'b01001:u2))>(1'b1)}}):{4{(+($unsigned(s5)))<<(~((s3)==(s1)))}}))))>=(~|(6'sb100011)))<<(5'b11110);
  assign y4 = 5'sb01011;
  assign y5 = s1;
  assign y6 = (ctrl[4]?$signed($signed((((s7)-(+(3'b111)))&(s2))>>((ctrl[3]?^($signed(5'sb10110)):{-(6'sb011001),{6'sb001000,s7},s1,-(s5)})))):$signed((ctrl[6]?|(((ctrl[4]?(s4)<<(1'sb1):$signed(s1)))<<<(+(s7))):(ctrl[3]?(+(-(2'sb01)))==(4'sb1011):4'sb1100))));
  assign y7 = $signed({2{$signed(+((ctrl[2]?(ctrl[6]?s4:6'sb111111):((1'sb0)&((ctrl[6]?s6:s5)))&(4'sb0111))))}});
endmodule
