###############################################################################
#
# IAR ANSI C/C++ Compiler V8.22.1.15669/W32 for ARM       28/Sep/2022  21:57:28
# Copyright 1999-2018 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  C:\Users\pnu9\Desktop\p\user\main.c
#    Command line =  
#        -f C:\Users\pnu9\AppData\Local\Temp\EWCFA0.tmp
#        (C:\Users\pnu9\Desktop\p\user\main.c -D USE_STDPERIPH_DRIVER -D
#        STM32F10X_CL -lC C:\Users\pnu9\Desktop\p\Debug\List -o
#        C:\Users\pnu9\Desktop\p\Debug\Obj --no_cse --no_unroll --no_inline
#        --no_code_motion --no_tbaa --no_clustering --no_scheduling --debug
#        --endian=little --cpu=Cortex-M3 -e --fpu=None --dlib_config
#        "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        8.0\arm\INC\c\DLib_Config_Normal.h" -I
#        C:\Users\pnu9\Desktop\p\libraries\CMSIS\DeviceSupport\ -I
#        C:\Users\pnu9\Desktop\p\libraries\CMSIS\DeviceSupport\Startup\ -I
#        C:\Users\pnu9\Desktop\p\libraries\STM32F10x_StdPeriph_Driver_v3.5\inc\
#        -I
#        C:\Users\pnu9\Desktop\p\libraries\STM32F10x_StdPeriph_Driver_v3.5\src\
#        -I C:\Users\pnu9\Desktop\p\user\ -I C:\Users\pnu9\Desktop\p\user\inc\
#        -Ol -I "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        8.0\arm\CMSIS\Core\Include\" -I "C:\Program Files (x86)\IAR
#        Systems\Embedded Workbench 8.0\arm\CMSIS\DSP\Include\")
#    Locale       =  C
#    List file    =  C:\Users\pnu9\Desktop\p\Debug\List\main.lst
#    Object file  =  C:\Users\pnu9\Desktop\p\Debug\Obj\main.o
#
###############################################################################

C:\Users\pnu9\Desktop\p\user\main.c
      1          #include "stm32f10x.h"
      2          

   \                                 In section .text, align 2, keep-with-next
      3          void SysInit(void) {
      4              /* Set HSION bit */
      5              /* Internal Clock Enable */
      6              RCC->CR |= (uint32_t)0x00000001; //HSION
   \                     SysInit: (+1)
   \   00000000   0x....             LDR.N    R0,??DataTable7  ;; 0x40021000
   \   00000002   0x6800             LDR      R0,[R0, #+0]
   \   00000004   0xF050 0x0001      ORRS     R0,R0,#0x1
   \   00000008   0x....             LDR.N    R1,??DataTable7  ;; 0x40021000
   \   0000000A   0x6008             STR      R0,[R1, #+0]
      7          
      8              /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
      9              RCC->CFGR &= (uint32_t)0xF0FF0000;
   \   0000000C   0x....             LDR.N    R0,??DataTable7_1  ;; 0x40021004
   \   0000000E   0x6801             LDR      R1,[R0, #+0]
   \   00000010   0x....             LDR.N    R0,??DataTable7_2  ;; 0xf0ff0000
   \   00000012   0x4001             ANDS     R1,R0,R1
   \   00000014   0x....             LDR.N    R0,??DataTable7_1  ;; 0x40021004
   \   00000016   0x6001             STR      R1,[R0, #+0]
     10          
     11              /* Reset HSEON, CSSON and PLLON bits */
     12              RCC->CR &= (uint32_t)0xFEF6FFFF;
   \   00000018   0x....             LDR.N    R0,??DataTable7  ;; 0x40021000
   \   0000001A   0x6801             LDR      R1,[R0, #+0]
   \   0000001C   0x....             LDR.N    R0,??DataTable7_3  ;; 0xfef6ffff
   \   0000001E   0x4001             ANDS     R1,R0,R1
   \   00000020   0x....             LDR.N    R0,??DataTable7  ;; 0x40021000
   \   00000022   0x6001             STR      R1,[R0, #+0]
     13          
     14              /* Reset HSEBYP bit */
     15              RCC->CR &= (uint32_t)0xFFFBFFFF;
   \   00000024   0x....             LDR.N    R0,??DataTable7  ;; 0x40021000
   \   00000026   0x6800             LDR      R0,[R0, #+0]
   \   00000028   0xF430 0x2080      BICS     R0,R0,#0x40000
   \   0000002C   0x....             LDR.N    R1,??DataTable7  ;; 0x40021000
   \   0000002E   0x6008             STR      R0,[R1, #+0]
     16          
     17              /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
     18              RCC->CFGR &= (uint32_t)0xFF80FFFF;
   \   00000030   0x....             LDR.N    R0,??DataTable7_1  ;; 0x40021004
   \   00000032   0x6800             LDR      R0,[R0, #+0]
   \   00000034   0xF430 0x00FE      BICS     R0,R0,#0x7F0000
   \   00000038   0x....             LDR.N    R1,??DataTable7_1  ;; 0x40021004
   \   0000003A   0x6008             STR      R0,[R1, #+0]
     19          
     20              /* Reset PLL2ON and PLL3ON bits */
     21              RCC->CR &= (uint32_t)0xEBFFFFFF;
   \   0000003C   0x....             LDR.N    R0,??DataTable7  ;; 0x40021000
   \   0000003E   0x6800             LDR      R0,[R0, #+0]
   \   00000040   0xF030 0x50A0      BICS     R0,R0,#0x14000000
   \   00000044   0x....             LDR.N    R1,??DataTable7  ;; 0x40021000
   \   00000046   0x6008             STR      R0,[R1, #+0]
     22          
     23              /* Disable all interrupts and clear pending bits  */
     24              RCC->CIR = 0x00FF0000;
   \   00000048   0xF45F 0x007F      MOVS     R0,#+16711680
   \   0000004C   0x....             LDR.N    R1,??DataTable7_4  ;; 0x40021008
   \   0000004E   0x6008             STR      R0,[R1, #+0]
     25          
     26              /* Reset CFGR2 register */
     27              RCC->CFGR2 = 0x00000000;
   \   00000050   0x2000             MOVS     R0,#+0
   \   00000052   0x....             LDR.N    R1,??DataTable7_5  ;; 0x4002102c
   \   00000054   0x6008             STR      R0,[R1, #+0]
     28          }
   \   00000056   0x4770             BX       LR               ;; return
     29          

   \                                 In section .text, align 2, keep-with-next
     30          void SetSysClock(void) {
   \                     SetSysClock: (+1)
   \   00000000   0xB082             SUB      SP,SP,#+8
     31              volatile uint32_t StartUpCounter = 0, HSEStatus = 0;
   \   00000002   0x2000             MOVS     R0,#+0
   \   00000004   0x9001             STR      R0,[SP, #+4]
   \   00000006   0x2000             MOVS     R0,#+0
   \   00000008   0x9000             STR      R0,[SP, #+0]
     32              /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
     33              /* Enable HSE */
     34              RCC->CR |= ((uint32_t)RCC_CR_HSEON);
   \   0000000A   0x....             LDR.N    R0,??DataTable7  ;; 0x40021000
   \   0000000C   0x6800             LDR      R0,[R0, #+0]
   \   0000000E   0xF450 0x3080      ORRS     R0,R0,#0x10000
   \   00000012   0x....             LDR.N    R1,??DataTable7  ;; 0x40021000
   \   00000014   0x6008             STR      R0,[R1, #+0]
     35              /* Wait till HSE is ready and if Time out is reached exit */
     36              do {
     37                  HSEStatus = RCC->CR & RCC_CR_HSERDY;
   \                     ??SetSysClock_0: (+1)
   \   00000016   0x....             LDR.N    R0,??DataTable7  ;; 0x40021000
   \   00000018   0x6800             LDR      R0,[R0, #+0]
   \   0000001A   0xF410 0x3000      ANDS     R0,R0,#0x20000
   \   0000001E   0x9000             STR      R0,[SP, #+0]
     38                  StartUpCounter++;
   \   00000020   0x9801             LDR      R0,[SP, #+4]
   \   00000022   0x1C40             ADDS     R0,R0,#+1
   \   00000024   0x9001             STR      R0,[SP, #+4]
     39              } while ((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
   \   00000026   0x9800             LDR      R0,[SP, #+0]
   \   00000028   0x2800             CMP      R0,#+0
   \   0000002A   0xD103             BNE.N    ??SetSysClock_1
   \   0000002C   0x9801             LDR      R0,[SP, #+4]
   \   0000002E   0xF5B0 0x6FA0      CMP      R0,#+1280
   \   00000032   0xD1F0             BNE.N    ??SetSysClock_0
     40          
     41              if ((RCC->CR & RCC_CR_HSERDY) != RESET) {
   \                     ??SetSysClock_1: (+1)
   \   00000034   0x....             LDR.N    R0,??DataTable7  ;; 0x40021000
   \   00000036   0x6800             LDR      R0,[R0, #+0]
   \   00000038   0x0380             LSLS     R0,R0,#+14
   \   0000003A   0xD502             BPL.N    ??SetSysClock_2
     42                  HSEStatus = (uint32_t)0x01;
   \   0000003C   0x2001             MOVS     R0,#+1
   \   0000003E   0x9000             STR      R0,[SP, #+0]
   \   00000040   0xE001             B.N      ??SetSysClock_3
     43              }
     44              else {
     45                  HSEStatus = (uint32_t)0x00;
   \                     ??SetSysClock_2: (+1)
   \   00000042   0x2000             MOVS     R0,#+0
   \   00000044   0x9000             STR      R0,[SP, #+0]
     46              }
     47          
     48              if (HSEStatus == (uint32_t)0x01) {
   \                     ??SetSysClock_3: (+1)
   \   00000046   0x9800             LDR      R0,[SP, #+0]
   \   00000048   0x2801             CMP      R0,#+1
   \   0000004A   0xD167             BNE.N    ??SetSysClock_4
     49                  /* Enable Prefetch Buffer */
     50                  FLASH->ACR |= FLASH_ACR_PRFTBE;
   \   0000004C   0x....             LDR.N    R0,??DataTable7_6  ;; 0x40022000
   \   0000004E   0x6800             LDR      R0,[R0, #+0]
   \   00000050   0xF050 0x0010      ORRS     R0,R0,#0x10
   \   00000054   0x....             LDR.N    R1,??DataTable7_6  ;; 0x40022000
   \   00000056   0x6008             STR      R0,[R1, #+0]
     51                  /* Flash 0 wait state */
     52                  FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
   \   00000058   0x....             LDR.N    R0,??DataTable7_6  ;; 0x40022000
   \   0000005A   0x6800             LDR      R0,[R0, #+0]
   \   0000005C   0x0880             LSRS     R0,R0,#+2
   \   0000005E   0x0080             LSLS     R0,R0,#+2
   \   00000060   0x....             LDR.N    R1,??DataTable7_6  ;; 0x40022000
   \   00000062   0x6008             STR      R0,[R1, #+0]
     53                  FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
   \   00000064   0x....             LDR.N    R0,??DataTable7_6  ;; 0x40022000
   \   00000066   0x6800             LDR      R0,[R0, #+0]
   \   00000068   0x....             LDR.N    R1,??DataTable7_6  ;; 0x40022000
   \   0000006A   0x6008             STR      R0,[R1, #+0]
     54          
     55          //@TODO - 1 Set the clock, (//) ??? ??ø? ????? ??? ???? ???? ????? ?? ?????? ??????y? 
     56                  /* HCLK = SYSCLK */
     57                  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
   \   0000006C   0x....             LDR.N    R0,??DataTable7_1  ;; 0x40021004
   \   0000006E   0x6800             LDR      R0,[R0, #+0]
   \   00000070   0x....             LDR.N    R1,??DataTable7_1  ;; 0x40021004
   \   00000072   0x6008             STR      R0,[R1, #+0]
     58                  /* PCLK2 = HCLK / ?, use PPRE2 */
     59                  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
   \   00000074   0x....             LDR.N    R0,??DataTable7_1  ;; 0x40021004
   \   00000076   0x6800             LDR      R0,[R0, #+0]
   \   00000078   0x....             LDR.N    R1,??DataTable7_1  ;; 0x40021004
   \   0000007A   0x6008             STR      R0,[R1, #+0]
     60                  /* PCLK1 = HCLK */
     61                  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
   \   0000007C   0x....             LDR.N    R0,??DataTable7_1  ;; 0x40021004
   \   0000007E   0x6800             LDR      R0,[R0, #+0]
   \   00000080   0x....             LDR.N    R1,??DataTable7_1  ;; 0x40021004
   \   00000082   0x6008             STR      R0,[R1, #+0]
     62          
     63                  /* Configure PLLs ------------------------------------------------------*/
     64                  RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
   \   00000084   0x....             LDR.N    R0,??DataTable7_1  ;; 0x40021004
   \   00000086   0x6800             LDR      R0,[R0, #+0]
   \   00000088   0xF430 0x107C      BICS     R0,R0,#0x3F0000
   \   0000008C   0x....             LDR.N    R1,??DataTable7_1  ;; 0x40021004
   \   0000008E   0x6008             STR      R0,[R1, #+0]
     65                  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLMULL7);
   \   00000090   0x....             LDR.N    R0,??DataTable7_1  ;; 0x40021004
   \   00000092   0x6800             LDR      R0,[R0, #+0]
   \   00000094   0xF450 0x10A8      ORRS     R0,R0,#0x150000
   \   00000098   0x....             LDR.N    R1,??DataTable7_1  ;; 0x40021004
   \   0000009A   0x6008             STR      R0,[R1, #+0]
     66          
     67                  RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
   \   0000009C   0x....             LDR.N    R0,??DataTable7_5  ;; 0x4002102c
   \   0000009E   0x6801             LDR      R1,[R0, #+0]
   \   000000A0   0x....             LDR.N    R0,??DataTable7_7  ;; 0xfffef000
   \   000000A2   0x4001             ANDS     R1,R0,R1
   \   000000A4   0x....             LDR.N    R0,??DataTable7_5  ;; 0x4002102c
   \   000000A6   0x6001             STR      R1,[R0, #+0]
     68                  RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
   \   000000A8   0x....             LDR.N    R0,??DataTable7_5  ;; 0x4002102c
   \   000000AA   0x6800             LDR      R0,[R0, #+0]
   \   000000AC   0xF440 0x3083      ORR      R0,R0,#0x10600
   \   000000B0   0xF050 0x0049      ORRS     R0,R0,#0x49
   \   000000B4   0x....             LDR.N    R1,??DataTable7_5  ;; 0x4002102c
   \   000000B6   0x6008             STR      R0,[R1, #+0]
     69          //@End of TODO - 1
     70          
     71                  /* Enable PLL2 */
     72                  RCC->CR |= RCC_CR_PLL2ON;
   \   000000B8   0x....             LDR.N    R0,??DataTable7  ;; 0x40021000
   \   000000BA   0x6800             LDR      R0,[R0, #+0]
   \   000000BC   0xF050 0x6080      ORRS     R0,R0,#0x4000000
   \   000000C0   0x....             LDR.N    R1,??DataTable7  ;; 0x40021000
   \   000000C2   0x6008             STR      R0,[R1, #+0]
     73                  /* Wait till PLL2 is ready */
     74                  while ((RCC->CR & RCC_CR_PLL2RDY) == 0)
   \                     ??SetSysClock_5: (+1)
   \   000000C4   0x....             LDR.N    R0,??DataTable7  ;; 0x40021000
   \   000000C6   0x6800             LDR      R0,[R0, #+0]
   \   000000C8   0x0100             LSLS     R0,R0,#+4
   \   000000CA   0xD5FB             BPL.N    ??SetSysClock_5
     75                  {
     76                  }
     77                  /* Enable PLL */
     78                  RCC->CR |= RCC_CR_PLLON;
   \   000000CC   0x....             LDR.N    R0,??DataTable7  ;; 0x40021000
   \   000000CE   0x6800             LDR      R0,[R0, #+0]
   \   000000D0   0xF050 0x7080      ORRS     R0,R0,#0x1000000
   \   000000D4   0x....             LDR.N    R1,??DataTable7  ;; 0x40021000
   \   000000D6   0x6008             STR      R0,[R1, #+0]
     79                  /* Wait till PLL is ready */
     80                  while ((RCC->CR & RCC_CR_PLLRDY) == 0)
   \                     ??SetSysClock_6: (+1)
   \   000000D8   0x....             LDR.N    R0,??DataTable7  ;; 0x40021000
   \   000000DA   0x6800             LDR      R0,[R0, #+0]
   \   000000DC   0x0180             LSLS     R0,R0,#+6
   \   000000DE   0xD5FB             BPL.N    ??SetSysClock_6
     81                  {
     82                  }
     83                  /* Select PLL as system clock source */
     84                  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
   \   000000E0   0x....             LDR.N    R0,??DataTable7_1  ;; 0x40021004
   \   000000E2   0x6800             LDR      R0,[R0, #+0]
   \   000000E4   0x0880             LSRS     R0,R0,#+2
   \   000000E6   0x0080             LSLS     R0,R0,#+2
   \   000000E8   0x....             LDR.N    R1,??DataTable7_1  ;; 0x40021004
   \   000000EA   0x6008             STR      R0,[R1, #+0]
     85                  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
   \   000000EC   0x....             LDR.N    R0,??DataTable7_1  ;; 0x40021004
   \   000000EE   0x6800             LDR      R0,[R0, #+0]
   \   000000F0   0xF050 0x0002      ORRS     R0,R0,#0x2
   \   000000F4   0x....             LDR.N    R1,??DataTable7_1  ;; 0x40021004
   \   000000F6   0x6008             STR      R0,[R1, #+0]
     86                  /* Wait till PLL is used as system clock source */
     87                  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
   \                     ??SetSysClock_7: (+1)
   \   000000F8   0x....             LDR.N    R0,??DataTable7_1  ;; 0x40021004
   \   000000FA   0x6800             LDR      R0,[R0, #+0]
   \   000000FC   0xF010 0x000C      ANDS     R0,R0,#0xC
   \   00000100   0x2808             CMP      R0,#+8
   \   00000102   0xD1F9             BNE.N    ??SetSysClock_7
     88                  {
     89                  }
     90                  /* Select System Clock as output of MCO */
     91          //@TODO - 2 Set the MCO port for system clock output
     92                  RCC->CFGR &= ~(uint32_t)RCC_CFGR_MCO;
   \   00000104   0x....             LDR.N    R0,??DataTable7_1  ;; 0x40021004
   \   00000106   0x6800             LDR      R0,[R0, #+0]
   \   00000108   0xF030 0x6070      BICS     R0,R0,#0xF000000
   \   0000010C   0x....             LDR.N    R1,??DataTable7_1  ;; 0x40021004
   \   0000010E   0x6008             STR      R0,[R1, #+0]
     93                  RCC->CFGR |= RCC_CFGR_MCO_SYSCLK;
   \   00000110   0x....             LDR.N    R0,??DataTable7_1  ;; 0x40021004
   \   00000112   0x6800             LDR      R0,[R0, #+0]
   \   00000114   0xF050 0x6080      ORRS     R0,R0,#0x4000000
   \   00000118   0x....             LDR.N    R1,??DataTable7_1  ;; 0x40021004
   \   0000011A   0x6008             STR      R0,[R1, #+0]
     94          //@End of TODO - 2
     95              }
     96              else {
     97                  /* If HSE fails to start-up, the application will have wrong clock
     98                  configuration. User can add here some code to deal with this error */
     99              }
    100          }
   \                     ??SetSysClock_4: (+1)
   \   0000011C   0xB002             ADD      SP,SP,#+8
   \   0000011E   0x4770             BX       LR               ;; return
    101          

   \                                 In section .text, align 2, keep-with-next
    102          void RCC_Enable(void) {
    103          //@TODO - 3 RCC Setting
    104              /*---------------------------- RCC Configuration -----------------------------*/
    105              /* GPIO RCC Enable  */
    106              /* UART Tx, Rx, MCO port */
    107            RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
   \                     RCC_Enable: (+1)
   \   00000000   0x....             LDR.N    R0,??DataTable7_8  ;; 0x40021018
   \   00000002   0x6800             LDR      R0,[R0, #+0]
   \   00000004   0xF050 0x0004      ORRS     R0,R0,#0x4
   \   00000008   0x....             LDR.N    R1,??DataTable7_8  ;; 0x40021018
   \   0000000A   0x6008             STR      R0,[R1, #+0]
    108              /* USART RCC Enable */
    109              RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
   \   0000000C   0x....             LDR.N    R0,??DataTable7_8  ;; 0x40021018
   \   0000000E   0x6800             LDR      R0,[R0, #+0]
   \   00000010   0xF450 0x4080      ORRS     R0,R0,#0x4000
   \   00000014   0x....             LDR.N    R1,??DataTable7_8  ;; 0x40021018
   \   00000016   0x6008             STR      R0,[R1, #+0]
    110          	/* User S1 Button RCC Enable */
    111          	RCC->APB2ENR |= (uint32_t)RCC_APB2ENR_IOPDEN;
   \   00000018   0x....             LDR.N    R0,??DataTable7_8  ;; 0x40021018
   \   0000001A   0x6800             LDR      R0,[R0, #+0]
   \   0000001C   0xF050 0x0020      ORRS     R0,R0,#0x20
   \   00000020   0x....             LDR.N    R1,??DataTable7_8  ;; 0x40021018
   \   00000022   0x6008             STR      R0,[R1, #+0]
    112          }
   \   00000024   0x4770             BX       LR               ;; return
    113          

   \                                 In section .text, align 2, keep-with-next
    114          void PortConfiguration(void) {
    115          //@TODO - 4 GPIO Configuration
    116              /* Reset(Clear) Port A CRH - MCO, USART1 TX,RX*/
    117              GPIOA->CRH &= ~(
    118          	    (GPIO_CRH_CNF8 | GPIO_CRH_MODE8) |
    119          	    (GPIO_CRH_CNF9 | GPIO_CRH_MODE9) |
    120          	    (GPIO_CRH_CNF10 | GPIO_CRH_MODE10)
    121          	);
   \                     PortConfiguration: (+1)
   \   00000000   0x....             LDR.N    R0,??DataTable7_9  ;; 0x40010804
   \   00000002   0x6800             LDR      R0,[R0, #+0]
   \   00000004   0x0B00             LSRS     R0,R0,#+12
   \   00000006   0x0300             LSLS     R0,R0,#+12
   \   00000008   0x....             LDR.N    R1,??DataTable7_9  ;; 0x40010804
   \   0000000A   0x6008             STR      R0,[R1, #+0]
    122              /* MCO Pin Configuration */
    123              GPIOA->CRH |= (GPIO_CRH_CNF8_1 | GPIO_CRH_MODE8_1);
   \   0000000C   0x....             LDR.N    R0,??DataTable7_9  ;; 0x40010804
   \   0000000E   0x6800             LDR      R0,[R0, #+0]
   \   00000010   0xF050 0x000A      ORRS     R0,R0,#0xA
   \   00000014   0x....             LDR.N    R1,??DataTable7_9  ;; 0x40010804
   \   00000016   0x6008             STR      R0,[R1, #+0]
    124              /* USART Pin Configuration */
    125              GPIOA->CRH |=  ((GPIO_CRH_CNF9_1 | GPIO_CRH_MODE9_1) | (GPIO_CRH_CNF10_1 | GPIO_CRH_MODE10_1));
   \   00000018   0x....             LDR.N    R0,??DataTable7_9  ;; 0x40010804
   \   0000001A   0x6800             LDR      R0,[R0, #+0]
   \   0000001C   0xF450 0x602A      ORRS     R0,R0,#0xAA0
   \   00000020   0x....             LDR.N    R1,??DataTable7_9  ;; 0x40010804
   \   00000022   0x6008             STR      R0,[R1, #+0]
    126              
    127              /* Reset(Clear) Port D CRH - User S1 Button */
    128              GPIOD->CRH &= ~(GPIO_CRH_CNF11 | GPIO_CRH_MODE11);
   \   00000024   0x....             LDR.N    R0,??DataTable7_10  ;; 0x40011404
   \   00000026   0x6800             LDR      R0,[R0, #+0]
   \   00000028   0xF430 0x4070      BICS     R0,R0,#0xF000
   \   0000002C   0x....             LDR.N    R1,??DataTable7_10  ;; 0x40011404
   \   0000002E   0x6008             STR      R0,[R1, #+0]
    129              /* User S1 Button Configuration */
    130              GPIOD->CRH |= GPIO_CRH_CNF11_1;
   \   00000030   0x....             LDR.N    R0,??DataTable7_10  ;; 0x40011404
   \   00000032   0x6800             LDR      R0,[R0, #+0]
   \   00000034   0xF450 0x4000      ORRS     R0,R0,#0x8000
   \   00000038   0x....             LDR.N    R1,??DataTable7_10  ;; 0x40011404
   \   0000003A   0x6008             STR      R0,[R1, #+0]
    131          }
   \   0000003C   0x4770             BX       LR               ;; return
    132          

   \                                 In section .text, align 2, keep-with-next
    133          void UartInit(void) {
    134              /*---------------------------- USART CR1 Configuration -----------------------*/
    135              /* Clear M, PCE, PS, TE and RE bits */
    136              USART1->CR1 &= ~(uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE);
   \                     UartInit: (+1)
   \   00000000   0x....             LDR.N    R0,??DataTable7_11  ;; 0x4001380c
   \   00000002   0x8801             LDRH     R1,[R0, #+0]
   \   00000004   0xF64E 0x10F3      MOVW     R0,#+59891
   \   00000008   0x4001             ANDS     R1,R0,R1
   \   0000000A   0x....             LDR.N    R0,??DataTable7_11  ;; 0x4001380c
   \   0000000C   0x8001             STRH     R1,[R0, #+0]
    137              /* Configure the USART Word Length, Parity and mode ----------------------- */
    138              /* Set the M bits according to USART_WordLength value */
    139          //@TODO - 6: WordLength : 8bit
    140              
    141              /* Set PCE and PS bits according to USART_Parity value */
    142          //@TODO - 7: Parity : None
    143              
    144              /* Set TE and RE bits according to USART_Mode value */
    145          //@TODO - 8: Enable Tx and Rx
    146               USART1->CR1 |= (USART_CR1_TE | USART_CR1_RE);
   \   0000000E   0x....             LDR.N    R0,??DataTable7_11  ;; 0x4001380c
   \   00000010   0x8800             LDRH     R0,[R0, #+0]
   \   00000012   0xF050 0x000C      ORRS     R0,R0,#0xC
   \   00000016   0x....             LDR.N    R1,??DataTable7_11  ;; 0x4001380c
   \   00000018   0x8008             STRH     R0,[R1, #+0]
    147          
    148              /*---------------------------- USART CR2 Configuration -----------------------*/
    149              /* Clear STOP[13:12] bits */
    150              USART1->CR2 &= ~(uint32_t)(USART_CR2_STOP);
   \   0000001A   0x....             LDR.N    R0,??DataTable7_12  ;; 0x40013810
   \   0000001C   0x8801             LDRH     R1,[R0, #+0]
   \   0000001E   0xF64C 0x70FF      MOVW     R0,#+53247
   \   00000022   0x4001             ANDS     R1,R0,R1
   \   00000024   0x....             LDR.N    R0,??DataTable7_12  ;; 0x40013810
   \   00000026   0x8001             STRH     R1,[R0, #+0]
    151              /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
    152              USART1->CR2 &= ~(uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN);
   \   00000028   0x....             LDR.N    R0,??DataTable7_12  ;; 0x40013810
   \   0000002A   0x8801             LDRH     R1,[R0, #+0]
   \   0000002C   0xF24F 0x10FF      MOVW     R0,#+61951
   \   00000030   0x4001             ANDS     R1,R0,R1
   \   00000032   0x....             LDR.N    R0,??DataTable7_12  ;; 0x40013810
   \   00000034   0x8001             STRH     R1,[R0, #+0]
    153              /* Set STOP[13:12] bits according to USART_StopBits value */
    154          //@TODO - 9: Stop bit : 1bit
    155              
    156          
    157              /*---------------------------- USART CR3 Configuration -----------------------*/
    158              /* Clear CTSE and RTSE bits */
    159              USART1->CR3 &= ~(uint32_t)(USART_CR3_CTSE | USART_CR3_RTSE);
   \   00000036   0x....             LDR.N    R0,??DataTable7_13  ;; 0x40013814
   \   00000038   0x8801             LDRH     R1,[R0, #+0]
   \   0000003A   0xF64F 0x40FF      MOVW     R0,#+64767
   \   0000003E   0x4001             ANDS     R1,R0,R1
   \   00000040   0x....             LDR.N    R0,??DataTable7_13  ;; 0x40013814
   \   00000042   0x8001             STRH     R1,[R0, #+0]
    160              /* Configure the USART HFC -------------------------------------------------*/
    161              /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
    162          //@TODO - 10: CTS, RTS : disable
    163          
    164          
    165              /*---------------------------- USART BRR Configuration -----------------------*/
    166              /* Configure the USART Baud Rate -------------------------------------------*/
    167              /* Determine the integer part */
    168              /* Determine the fractional part */
    169          //@TODO - 11: Calculate & configure BRR
    170              USART1->BRR |= 0x1e6;
   \   00000044   0x....             LDR.N    R0,??DataTable7_14  ;; 0x40013808
   \   00000046   0x8800             LDRH     R0,[R0, #+0]
   \   00000048   0xF450 0x70F3      ORRS     R0,R0,#0x1E6
   \   0000004C   0x....             LDR.N    R1,??DataTable7_14  ;; 0x40013808
   \   0000004E   0x8008             STRH     R0,[R1, #+0]
    171              /*---------------------------- USART Enable ----------------------------------*/
    172              /* USART Enable Configuration */
    173          //@TODO - 12: Enable USART (UE)
    174              USART1->CR1 |= USART_CR1_UE;
   \   00000050   0x....             LDR.N    R0,??DataTable7_11  ;; 0x4001380c
   \   00000052   0x8800             LDRH     R0,[R0, #+0]
   \   00000054   0xF450 0x5000      ORRS     R0,R0,#0x2000
   \   00000058   0x....             LDR.N    R1,??DataTable7_11  ;; 0x4001380c
   \   0000005A   0x8008             STRH     R0,[R1, #+0]
    175          }
   \   0000005C   0x4770             BX       LR               ;; return
    176          

   \                                 In section .text, align 2, keep-with-next
    177          void delay(void){
    178              int i = 0;
   \                     delay: (+1)
   \   00000000   0x2000             MOVS     R0,#+0
    179              for(i=0;i<1000000;i++);
   \   00000002   0x2000             MOVS     R0,#+0
   \   00000004   0xE000             B.N      ??delay_0
   \                     ??delay_1: (+1)
   \   00000006   0x1C40             ADDS     R0,R0,#+1
   \                     ??delay_0: (+1)
   \   00000008   0x....             LDR.N    R1,??DataTable7_15  ;; 0xf4240
   \   0000000A   0x4288             CMP      R0,R1
   \   0000000C   0xDBFB             BLT.N    ??delay_1
    180          }
   \   0000000E   0x4770             BX       LR               ;; return
    181          

   \                                 In section .text, align 2, keep-with-next
    182          void SendData(uint16_t data) {
    183              /* Transmit Data */
    184          	USART1->DR = data;
   \                     SendData: (+1)
   \   00000000   0x....             LDR.N    R1,??DataTable7_16  ;; 0x40013804
   \   00000002   0x8008             STRH     R0,[R1, #+0]
    185          
    186          	/* Wait till TC is set */
    187          	while ((USART1->SR & USART_SR_TC) == 0);
   \                     ??SendData_0: (+1)
   \   00000004   0x....             LDR.N    R0,??DataTable7_17  ;; 0x40013800
   \   00000006   0x8800             LDRH     R0,[R0, #+0]
   \   00000008   0x0640             LSLS     R0,R0,#+25
   \   0000000A   0xD5FB             BPL.N    ??SendData_0
    188          }
   \   0000000C   0x4770             BX       LR               ;; return
    189          

   \                                 In section .text, align 2, keep-with-next
    190          int main() {
   \                     main: (+1)
   \   00000000   0xB51F             PUSH     {R0-R4,LR}
    191          	int i;
    192          	char msg[] = "Hello Team09\r\n";
   \   00000002   0x4668             MOV      R0,SP
   \   00000004   0x....             LDR.N    R1,??DataTable7_18
   \   00000006   0x2210             MOVS     R2,#+16
   \   00000008   0x.... 0x....      BL       __aeabi_memcpy4
    193          	
    194              SysInit();
   \   0000000C   0x.... 0x....      BL       SysInit
    195              SetSysClock();
   \   00000010   0x.... 0x....      BL       SetSysClock
    196              RCC_Enable();
   \   00000014   0x.... 0x....      BL       RCC_Enable
    197              PortConfiguration();
   \   00000018   0x.... 0x....      BL       PortConfiguration
    198              UartInit();
   \   0000001C   0x.... 0x....      BL       UartInit
    199              
    200              // if you need, init pin values here
    201              
    202              
    203              while (1) {
    204          		//@TODO - 13: Send the message when button is pressed
    205                if(!(GPIOD -> IDR & GPIO_IDR_IDR11)){
   \                     ??main_0: (+1)
   \   00000020   0x....             LDR.N    R0,??DataTable7_19  ;; 0x40011408
   \   00000022   0x6800             LDR      R0,[R0, #+0]
   \   00000024   0x0500             LSLS     R0,R0,#+20
   \   00000026   0xD4FB             BMI.N    ??main_0
    206                  for(i = 0; i < 14; i++) {
   \   00000028   0x2400             MOVS     R4,#+0
   \                     ??main_1: (+1)
   \   0000002A   0x2C0E             CMP      R4,#+14
   \   0000002C   0xDAF8             BGE.N    ??main_0
    207                    SendData(msg[i]);
   \   0000002E   0x4668             MOV      R0,SP
   \   00000030   0x5D00             LDRB     R0,[R0, R4]
   \   00000032   0xB280             UXTH     R0,R0            ;; ZeroExt  R0,R0,#+16,#+16
   \   00000034   0x.... 0x....      BL       SendData
    208          	}
   \   00000038   0x1C64             ADDS     R4,R4,#+1
   \   0000003A   0xE7F6             B.N      ??main_1
    209                }
    210          
    211            }
    212          }// end main

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7:
   \   00000000   0x40021000         DC32     0x40021000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_1:
   \   00000000   0x40021004         DC32     0x40021004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_2:
   \   00000000   0xF0FF0000         DC32     0xf0ff0000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_3:
   \   00000000   0xFEF6FFFF         DC32     0xfef6ffff

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_4:
   \   00000000   0x40021008         DC32     0x40021008

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_5:
   \   00000000   0x4002102C         DC32     0x4002102c

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_6:
   \   00000000   0x40022000         DC32     0x40022000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_7:
   \   00000000   0xFFFEF000         DC32     0xfffef000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_8:
   \   00000000   0x40021018         DC32     0x40021018

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_9:
   \   00000000   0x40010804         DC32     0x40010804

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_10:
   \   00000000   0x40011404         DC32     0x40011404

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_11:
   \   00000000   0x4001380C         DC32     0x4001380c

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_12:
   \   00000000   0x40013810         DC32     0x40013810

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_13:
   \   00000000   0x40013814         DC32     0x40013814

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_14:
   \   00000000   0x40013808         DC32     0x40013808

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_15:
   \   00000000   0x000F4240         DC32     0xf4240

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_16:
   \   00000000   0x40013804         DC32     0x40013804

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_17:
   \   00000000   0x40013800         DC32     0x40013800

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_18:
   \   00000000   0x........         DC32     ?_0

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable7_19:
   \   00000000   0x40011408         DC32     0x40011408

   \                                 In section .rodata, align 4
   \                     ?_0:
   \   00000000   0x48 0x65          DC8 "Hello Team09\015\012"
   \              0x6C 0x6C    
   \              0x6F 0x20    
   \              0x54 0x65    
   \              0x61 0x6D    
   \              0x30 0x39    
   \              0x0D 0x0A    
   \              0x00         
   \   0000000F   0x00               DC8 0

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       0   PortConfiguration
       0   RCC_Enable
       0   SendData
       8   SetSysClock
       0   SysInit
       0   UartInit
       0   delay
      24   main
        24   -> PortConfiguration
        24   -> RCC_Enable
        24   -> SendData
        24   -> SetSysClock
        24   -> SysInit
        24   -> UartInit
        24   -> __aeabi_memcpy4


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable7
       4  ??DataTable7_1
       4  ??DataTable7_10
       4  ??DataTable7_11
       4  ??DataTable7_12
       4  ??DataTable7_13
       4  ??DataTable7_14
       4  ??DataTable7_15
       4  ??DataTable7_16
       4  ??DataTable7_17
       4  ??DataTable7_18
       4  ??DataTable7_19
       4  ??DataTable7_2
       4  ??DataTable7_3
       4  ??DataTable7_4
       4  ??DataTable7_5
       4  ??DataTable7_6
       4  ??DataTable7_7
       4  ??DataTable7_8
       4  ??DataTable7_9
      16  ?_0
      62  PortConfiguration
      38  RCC_Enable
      14  SendData
     288  SetSysClock
      88  SysInit
      94  UartInit
      16  delay
      60  main

 
  16 bytes in section .rodata
 740 bytes in section .text
 
 740 bytes of CODE  memory
  16 bytes of CONST memory

Errors: none
Warnings: none
