// Seed: 3441722225
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wor id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_5, id_6;
  wire id_7;
  assign id_7 = id_2;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_10 = 32'd31,
    parameter id_3  = 32'd17,
    parameter id_8  = 32'd97
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    _id_10
);
  output wire _id_10;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_7,
      id_4
  );
  output wire id_9;
  input wire _id_8;
  inout wire id_7;
  inout logic [7:0] id_6;
  output wire id_5;
  output wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_11;
  wire [id_8 : &  id_3] id_12;
  logic id_13;
endmodule
