<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMEVCNTR&lt;n&gt;_EL0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">PMEVCNTR&lt;n&gt;_EL0, Performance Monitors Event Count Registers, n =
      0 - 30</h1><p>The PMEVCNTR&lt;n&gt;_EL0 characteristics are:</p><h2>Purpose</h2>
        <p>Holds event counter n, which counts events, where n is 0 to 30.</p>
      <h2>Configuration</h2><p>External register PMEVCNTR&lt;n&gt;_EL0 bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0[31:0]
            </a>.
          </p><p>External register PMEVCNTR&lt;n&gt;_EL0 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;[31:0]
            </a>.
          </p><p>PMEVCNTR&lt;n&gt;_EL0 is in the Core power domain.
        </p><h2>Attributes</h2>
            <p>PMEVCNTR&lt;n&gt;_EL0 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The PMEVCNTR&lt;n&gt;_EL0 bit assignments are:</p><h3>When ARMv8.5-PMU is implemented:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenARMv8.5-PMUisimplemented_Eventcountern_63">Event counter n</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenARMv8.5-PMUisimplemented_Eventcountern_63">Event counter n</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenARMv8.5-PMUisimplemented_Eventcountern_63">
                Bits [63:0]
              </h4>
          
  <p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p>

          
            
  <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the <a href="AArch32-pmcr.html">PMCR</a>.LP and <a href="AArch32-hdcr.html">HDCR</a>.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR&lt;n&gt;_EL0[63:32] return <span class="arm-defined-word">UNKNOWN</span> values on reads.</p>
<p>If the implementation does not support AArch64 at any Exception level, bits [63:32] of the event counters are not required to be implemented.</p>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><h3>Otherwise:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#Otherwise_Eventcountern_31">Event counter n</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="Otherwise_Eventcountern_31">
                Bits [31:0]
              </h4>
          
  <p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p>

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><h2>Accessing the PMEVCNTR&lt;n&gt;_EL0</h2>
        <p>External accesses to the performance monitors ignore <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a> and, if implemented, <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.{TPM, TPMCR, HPMN} and <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TPM. This means that all counters are accessible regardless of the current Exception level or privilege of the access.</p>

      
        <p>If <span class="xref">ARMv8.5-PMU</span> is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to <span class="hexnumber">0x004</span>+8×n have a <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> behavior.</p>

      
        <div class="note"><span class="note-header">Note</span><p>SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.</p></div>
      <h4>PMEVCNTR&lt;n&gt;_EL0 can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>PMU</td><td><span class="hexnumber">0x000</span> + 8n</td><td>PMEVCNTR&lt;n&gt;_EL0</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalPMUAccess() and SoftwareLockStatus()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalPMUAccess() and !SoftwareLockStatus()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>Otherwise 
            accesses to this register generate an error response.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
