// Seed: 3174709673
module module_0;
  wire id_2;
  always #1 id_2 = id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire   id_16;
  module_0();
  string id_17 = "";
  always id_8 <= id_12;
  wire id_18;
  id_19 :
  assert property (@(id_12 or negedge 1) (id_11)) id_3[1] <= id_5;
  wire id_20, id_21;
  assign id_8 = id_11 === id_5;
  string id_22 = "";
endmodule
