// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/20/2019 16:54:04"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module q2_pc (
	q,
	ld,
	clr,
	clk,
	inc,
	d);
output 	[31:0] q;
input 	ld;
input 	clr;
input 	clk;
input 	inc;
input 	[31:0] d;

// Design Ports Information
// q[31]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[30]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[29]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[28]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[27]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[26]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[25]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[24]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[23]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[22]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[21]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[20]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[19]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[18]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[17]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[16]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[15]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[14]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[13]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[12]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[11]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[10]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[9]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[8]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[7]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[6]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[5]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[4]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[3]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[0]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[31]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ld	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clr	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inc	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[30]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[29]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[28]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[27]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[26]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[25]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[24]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[23]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[22]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[21]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[20]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[19]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[18]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[17]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[16]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[15]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[14]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[13]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[12]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[11]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[10]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[9]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[8]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[7]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[6]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[4]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[3]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[2]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// d[0]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("register32_bit_v.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \inst|q[2]~30_combout ;
wire \ld~combout ;
wire \inst|q~119_combout ;
wire \clr~combout ;
wire \clr~clkctrl_outclk ;
wire \inc~combout ;
wire \inst|q[2]~reg0_regout ;
wire \inst|q[2]~31 ;
wire \inst|q[3]~32_combout ;
wire \inst|q~118_combout ;
wire \inst|q[3]~reg0_regout ;
wire \inst|q[3]~33 ;
wire \inst|q[4]~35 ;
wire \inst|q[5]~36_combout ;
wire \inst|q~116_combout ;
wire \inst|q[5]~reg0_regout ;
wire \inst|q[5]~37 ;
wire \inst|q[6]~39 ;
wire \inst|q[7]~41 ;
wire \inst|q[8]~42_combout ;
wire \inst|q~113_combout ;
wire \inst|q[8]~reg0_regout ;
wire \inst|q[8]~43 ;
wire \inst|q[9]~45 ;
wire \inst|q[10]~46_combout ;
wire \inst|q~111_combout ;
wire \inst|q[10]~reg0_regout ;
wire \inst|q[10]~47 ;
wire \inst|q[11]~49 ;
wire \inst|q[12]~50_combout ;
wire \inst|q~109_combout ;
wire \inst|q[12]~reg0_regout ;
wire \inst|q[12]~51 ;
wire \inst|q[13]~53 ;
wire \inst|q[14]~54_combout ;
wire \inst|q~107_combout ;
wire \inst|q[14]~reg0_regout ;
wire \inst|q[14]~55 ;
wire \inst|q[15]~56_combout ;
wire \inst|q~106_combout ;
wire \inst|q[15]~reg0_regout ;
wire \inst|q[15]~57 ;
wire \inst|q[16]~58_combout ;
wire \inst|q~105_combout ;
wire \inst|q[16]~reg0_regout ;
wire \inst|q[16]~59 ;
wire \inst|q[17]~60_combout ;
wire \inst|q~104_combout ;
wire \inst|q[17]~reg0_regout ;
wire \inst|q[17]~61 ;
wire \inst|q[18]~62_combout ;
wire \inst|q~103_combout ;
wire \inst|q[18]~reg0_regout ;
wire \inst|q[18]~63 ;
wire \inst|q[19]~64_combout ;
wire \inst|q~102_combout ;
wire \inst|q[19]~reg0_regout ;
wire \inst|q[19]~65 ;
wire \inst|q[20]~67 ;
wire \inst|q[21]~68_combout ;
wire \inst|q~100_combout ;
wire \inst|q[21]~reg0_regout ;
wire \inst|q[21]~69 ;
wire \inst|q[22]~71 ;
wire \inst|q[23]~73 ;
wire \inst|q[24]~74_combout ;
wire \inst|q~97_combout ;
wire \inst|q[24]~reg0_regout ;
wire \inst|q[24]~75 ;
wire \inst|q[25]~77 ;
wire \inst|q[26]~78_combout ;
wire \inst|q~95_combout ;
wire \inst|q[26]~reg0_regout ;
wire \inst|q[26]~79 ;
wire \inst|q[27]~81 ;
wire \inst|q[28]~82_combout ;
wire \inst|q~93_combout ;
wire \inst|q[28]~reg0_regout ;
wire \inst|q[28]~83 ;
wire \inst|q[29]~85 ;
wire \inst|q[30]~86_combout ;
wire \inst|q~91_combout ;
wire \inst|q[30]~reg0_regout ;
wire \inst|q[30]~87 ;
wire \inst|q[31]~88_combout ;
wire \inst|q~90_combout ;
wire \inst|q[31]~reg0_regout ;
wire \inst|q[29]~84_combout ;
wire \inst|q~92_combout ;
wire \inst|q[29]~reg0_regout ;
wire \inst|q[27]~80_combout ;
wire \inst|q~94_combout ;
wire \inst|q[27]~reg0_regout ;
wire \inst|q[25]~76_combout ;
wire \inst|q~96_combout ;
wire \inst|q[25]~reg0_regout ;
wire \inst|q[23]~72_combout ;
wire \inst|q~98_combout ;
wire \inst|q[23]~reg0_regout ;
wire \inst|q[22]~70_combout ;
wire \inst|q~99_combout ;
wire \inst|q[22]~reg0_regout ;
wire \inst|q[20]~66_combout ;
wire \inst|q~101_combout ;
wire \inst|q[20]~reg0_regout ;
wire \inst|q[13]~52_combout ;
wire \inst|q~108_combout ;
wire \inst|q[13]~reg0_regout ;
wire \inst|q[11]~48_combout ;
wire \inst|q~110_combout ;
wire \inst|q[11]~reg0_regout ;
wire \inst|q[9]~44_combout ;
wire \inst|q~112_combout ;
wire \inst|q[9]~reg0_regout ;
wire \inst|q[7]~40_combout ;
wire \inst|q~114_combout ;
wire \inst|q[7]~reg0_regout ;
wire \inst|q[6]~38_combout ;
wire \inst|q~115_combout ;
wire \inst|q[6]~reg0_regout ;
wire \inst|q[4]~34_combout ;
wire \inst|q~117_combout ;
wire \inst|q[4]~reg0_regout ;
wire \inst|q~120_combout ;
wire \inst|q[1]~reg0_regout ;
wire \inst|q~121_combout ;
wire \inst|q[0]~reg0_regout ;
wire [31:0] \d~combout ;


// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[30]));
// synopsys translate_off
defparam \d[30]~I .input_async_reset = "none";
defparam \d[30]~I .input_power_up = "low";
defparam \d[30]~I .input_register_mode = "none";
defparam \d[30]~I .input_sync_reset = "none";
defparam \d[30]~I .oe_async_reset = "none";
defparam \d[30]~I .oe_power_up = "low";
defparam \d[30]~I .oe_register_mode = "none";
defparam \d[30]~I .oe_sync_reset = "none";
defparam \d[30]~I .operation_mode = "input";
defparam \d[30]~I .output_async_reset = "none";
defparam \d[30]~I .output_power_up = "low";
defparam \d[30]~I .output_register_mode = "none";
defparam \d[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[25]));
// synopsys translate_off
defparam \d[25]~I .input_async_reset = "none";
defparam \d[25]~I .input_power_up = "low";
defparam \d[25]~I .input_register_mode = "none";
defparam \d[25]~I .input_sync_reset = "none";
defparam \d[25]~I .oe_async_reset = "none";
defparam \d[25]~I .oe_power_up = "low";
defparam \d[25]~I .oe_register_mode = "none";
defparam \d[25]~I .oe_sync_reset = "none";
defparam \d[25]~I .operation_mode = "input";
defparam \d[25]~I .output_async_reset = "none";
defparam \d[25]~I .output_power_up = "low";
defparam \d[25]~I .output_register_mode = "none";
defparam \d[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[24]));
// synopsys translate_off
defparam \d[24]~I .input_async_reset = "none";
defparam \d[24]~I .input_power_up = "low";
defparam \d[24]~I .input_register_mode = "none";
defparam \d[24]~I .input_sync_reset = "none";
defparam \d[24]~I .oe_async_reset = "none";
defparam \d[24]~I .oe_power_up = "low";
defparam \d[24]~I .oe_register_mode = "none";
defparam \d[24]~I .oe_sync_reset = "none";
defparam \d[24]~I .operation_mode = "input";
defparam \d[24]~I .output_async_reset = "none";
defparam \d[24]~I .output_power_up = "low";
defparam \d[24]~I .output_register_mode = "none";
defparam \d[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[12]));
// synopsys translate_off
defparam \d[12]~I .input_async_reset = "none";
defparam \d[12]~I .input_power_up = "low";
defparam \d[12]~I .input_register_mode = "none";
defparam \d[12]~I .input_sync_reset = "none";
defparam \d[12]~I .oe_async_reset = "none";
defparam \d[12]~I .oe_power_up = "low";
defparam \d[12]~I .oe_register_mode = "none";
defparam \d[12]~I .oe_sync_reset = "none";
defparam \d[12]~I .operation_mode = "input";
defparam \d[12]~I .output_async_reset = "none";
defparam \d[12]~I .output_power_up = "low";
defparam \d[12]~I .output_register_mode = "none";
defparam \d[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[1]));
// synopsys translate_off
defparam \d[1]~I .input_async_reset = "none";
defparam \d[1]~I .input_power_up = "low";
defparam \d[1]~I .input_register_mode = "none";
defparam \d[1]~I .input_sync_reset = "none";
defparam \d[1]~I .oe_async_reset = "none";
defparam \d[1]~I .oe_power_up = "low";
defparam \d[1]~I .oe_register_mode = "none";
defparam \d[1]~I .oe_sync_reset = "none";
defparam \d[1]~I .operation_mode = "input";
defparam \d[1]~I .output_async_reset = "none";
defparam \d[1]~I .output_power_up = "low";
defparam \d[1]~I .output_register_mode = "none";
defparam \d[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[0]));
// synopsys translate_off
defparam \d[0]~I .input_async_reset = "none";
defparam \d[0]~I .input_power_up = "low";
defparam \d[0]~I .input_register_mode = "none";
defparam \d[0]~I .input_sync_reset = "none";
defparam \d[0]~I .oe_async_reset = "none";
defparam \d[0]~I .oe_power_up = "low";
defparam \d[0]~I .oe_register_mode = "none";
defparam \d[0]~I .oe_sync_reset = "none";
defparam \d[0]~I .operation_mode = "input";
defparam \d[0]~I .output_async_reset = "none";
defparam \d[0]~I .output_power_up = "low";
defparam \d[0]~I .output_register_mode = "none";
defparam \d[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N2
cycloneii_lcell_comb \inst|q[2]~30 (
// Equation(s):
// \inst|q[2]~30_combout  = \inst|q[2]~reg0_regout  $ (VCC)
// \inst|q[2]~31  = CARRY(\inst|q[2]~reg0_regout )

	.dataa(vcc),
	.datab(\inst|q[2]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|q[2]~30_combout ),
	.cout(\inst|q[2]~31 ));
// synopsys translate_off
defparam \inst|q[2]~30 .lut_mask = 16'h33CC;
defparam \inst|q[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[2]));
// synopsys translate_off
defparam \d[2]~I .input_async_reset = "none";
defparam \d[2]~I .input_power_up = "low";
defparam \d[2]~I .input_register_mode = "none";
defparam \d[2]~I .input_sync_reset = "none";
defparam \d[2]~I .oe_async_reset = "none";
defparam \d[2]~I .oe_power_up = "low";
defparam \d[2]~I .oe_register_mode = "none";
defparam \d[2]~I .oe_sync_reset = "none";
defparam \d[2]~I .operation_mode = "input";
defparam \d[2]~I .output_async_reset = "none";
defparam \d[2]~I .output_power_up = "low";
defparam \d[2]~I .output_register_mode = "none";
defparam \d[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ld~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ld~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld));
// synopsys translate_off
defparam \ld~I .input_async_reset = "none";
defparam \ld~I .input_power_up = "low";
defparam \ld~I .input_register_mode = "none";
defparam \ld~I .input_sync_reset = "none";
defparam \ld~I .oe_async_reset = "none";
defparam \ld~I .oe_power_up = "low";
defparam \ld~I .oe_register_mode = "none";
defparam \ld~I .oe_sync_reset = "none";
defparam \ld~I .operation_mode = "input";
defparam \ld~I .output_async_reset = "none";
defparam \ld~I .output_power_up = "low";
defparam \ld~I .output_register_mode = "none";
defparam \ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N20
cycloneii_lcell_comb \inst|q~119 (
// Equation(s):
// \inst|q~119_combout  = (\ld~combout  & ((\d~combout [2]))) # (!\ld~combout  & (\inst|q[2]~reg0_regout ))

	.dataa(\inst|q[2]~reg0_regout ),
	.datab(vcc),
	.datac(\d~combout [2]),
	.datad(\ld~combout ),
	.cin(gnd),
	.combout(\inst|q~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~119 .lut_mask = 16'hF0AA;
defparam \inst|q~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clr~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clr~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clr));
// synopsys translate_off
defparam \clr~I .input_async_reset = "none";
defparam \clr~I .input_power_up = "low";
defparam \clr~I .input_register_mode = "none";
defparam \clr~I .input_sync_reset = "none";
defparam \clr~I .oe_async_reset = "none";
defparam \clr~I .oe_power_up = "low";
defparam \clr~I .oe_register_mode = "none";
defparam \clr~I .oe_sync_reset = "none";
defparam \clr~I .operation_mode = "input";
defparam \clr~I .output_async_reset = "none";
defparam \clr~I .output_power_up = "low";
defparam \clr~I .output_register_mode = "none";
defparam \clr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \clr~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clr~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clr~clkctrl_outclk ));
// synopsys translate_off
defparam \clr~clkctrl .clock_type = "global clock";
defparam \clr~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inc~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inc~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inc));
// synopsys translate_off
defparam \inc~I .input_async_reset = "none";
defparam \inc~I .input_power_up = "low";
defparam \inc~I .input_register_mode = "none";
defparam \inc~I .input_sync_reset = "none";
defparam \inc~I .oe_async_reset = "none";
defparam \inc~I .oe_power_up = "low";
defparam \inc~I .oe_register_mode = "none";
defparam \inc~I .oe_sync_reset = "none";
defparam \inc~I .operation_mode = "input";
defparam \inc~I .output_async_reset = "none";
defparam \inc~I .output_power_up = "low";
defparam \inc~I .output_register_mode = "none";
defparam \inc~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X37_Y4_N3
cycloneii_lcell_ff \inst|q[2]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[2]~30_combout ),
	.sdata(\inst|q~119_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[2]~reg0_regout ));

// Location: LCCOMB_X37_Y4_N4
cycloneii_lcell_comb \inst|q[3]~32 (
// Equation(s):
// \inst|q[3]~32_combout  = (\inst|q[3]~reg0_regout  & (!\inst|q[2]~31 )) # (!\inst|q[3]~reg0_regout  & ((\inst|q[2]~31 ) # (GND)))
// \inst|q[3]~33  = CARRY((!\inst|q[2]~31 ) # (!\inst|q[3]~reg0_regout ))

	.dataa(vcc),
	.datab(\inst|q[3]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[2]~31 ),
	.combout(\inst|q[3]~32_combout ),
	.cout(\inst|q[3]~33 ));
// synopsys translate_off
defparam \inst|q[3]~32 .lut_mask = 16'h3C3F;
defparam \inst|q[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[3]));
// synopsys translate_off
defparam \d[3]~I .input_async_reset = "none";
defparam \d[3]~I .input_power_up = "low";
defparam \d[3]~I .input_register_mode = "none";
defparam \d[3]~I .input_sync_reset = "none";
defparam \d[3]~I .oe_async_reset = "none";
defparam \d[3]~I .oe_power_up = "low";
defparam \d[3]~I .oe_register_mode = "none";
defparam \d[3]~I .oe_sync_reset = "none";
defparam \d[3]~I .operation_mode = "input";
defparam \d[3]~I .output_async_reset = "none";
defparam \d[3]~I .output_power_up = "low";
defparam \d[3]~I .output_register_mode = "none";
defparam \d[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N0
cycloneii_lcell_comb \inst|q~118 (
// Equation(s):
// \inst|q~118_combout  = (\ld~combout  & ((\d~combout [3]))) # (!\ld~combout  & (\inst|q[3]~reg0_regout ))

	.dataa(\ld~combout ),
	.datab(vcc),
	.datac(\inst|q[3]~reg0_regout ),
	.datad(\d~combout [3]),
	.cin(gnd),
	.combout(\inst|q~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~118 .lut_mask = 16'hFA50;
defparam \inst|q~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y4_N5
cycloneii_lcell_ff \inst|q[3]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[3]~32_combout ),
	.sdata(\inst|q~118_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[3]~reg0_regout ));

// Location: LCCOMB_X37_Y4_N6
cycloneii_lcell_comb \inst|q[4]~34 (
// Equation(s):
// \inst|q[4]~34_combout  = (\inst|q[4]~reg0_regout  & (\inst|q[3]~33  $ (GND))) # (!\inst|q[4]~reg0_regout  & (!\inst|q[3]~33  & VCC))
// \inst|q[4]~35  = CARRY((\inst|q[4]~reg0_regout  & !\inst|q[3]~33 ))

	.dataa(\inst|q[4]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[3]~33 ),
	.combout(\inst|q[4]~34_combout ),
	.cout(\inst|q[4]~35 ));
// synopsys translate_off
defparam \inst|q[4]~34 .lut_mask = 16'hA50A;
defparam \inst|q[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N8
cycloneii_lcell_comb \inst|q[5]~36 (
// Equation(s):
// \inst|q[5]~36_combout  = (\inst|q[5]~reg0_regout  & (!\inst|q[4]~35 )) # (!\inst|q[5]~reg0_regout  & ((\inst|q[4]~35 ) # (GND)))
// \inst|q[5]~37  = CARRY((!\inst|q[4]~35 ) # (!\inst|q[5]~reg0_regout ))

	.dataa(vcc),
	.datab(\inst|q[5]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[4]~35 ),
	.combout(\inst|q[5]~36_combout ),
	.cout(\inst|q[5]~37 ));
// synopsys translate_off
defparam \inst|q[5]~36 .lut_mask = 16'h3C3F;
defparam \inst|q[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[5]));
// synopsys translate_off
defparam \d[5]~I .input_async_reset = "none";
defparam \d[5]~I .input_power_up = "low";
defparam \d[5]~I .input_register_mode = "none";
defparam \d[5]~I .input_sync_reset = "none";
defparam \d[5]~I .oe_async_reset = "none";
defparam \d[5]~I .oe_power_up = "low";
defparam \d[5]~I .oe_register_mode = "none";
defparam \d[5]~I .oe_sync_reset = "none";
defparam \d[5]~I .operation_mode = "input";
defparam \d[5]~I .output_async_reset = "none";
defparam \d[5]~I .output_power_up = "low";
defparam \d[5]~I .output_register_mode = "none";
defparam \d[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N8
cycloneii_lcell_comb \inst|q~116 (
// Equation(s):
// \inst|q~116_combout  = (\ld~combout  & (\d~combout [5])) # (!\ld~combout  & ((\inst|q[5]~reg0_regout )))

	.dataa(vcc),
	.datab(\d~combout [5]),
	.datac(\ld~combout ),
	.datad(\inst|q[5]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|q~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~116 .lut_mask = 16'hCFC0;
defparam \inst|q~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y4_N9
cycloneii_lcell_ff \inst|q[5]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[5]~36_combout ),
	.sdata(\inst|q~116_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[5]~reg0_regout ));

// Location: LCCOMB_X37_Y4_N10
cycloneii_lcell_comb \inst|q[6]~38 (
// Equation(s):
// \inst|q[6]~38_combout  = (\inst|q[6]~reg0_regout  & (\inst|q[5]~37  $ (GND))) # (!\inst|q[6]~reg0_regout  & (!\inst|q[5]~37  & VCC))
// \inst|q[6]~39  = CARRY((\inst|q[6]~reg0_regout  & !\inst|q[5]~37 ))

	.dataa(\inst|q[6]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[5]~37 ),
	.combout(\inst|q[6]~38_combout ),
	.cout(\inst|q[6]~39 ));
// synopsys translate_off
defparam \inst|q[6]~38 .lut_mask = 16'hA50A;
defparam \inst|q[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N12
cycloneii_lcell_comb \inst|q[7]~40 (
// Equation(s):
// \inst|q[7]~40_combout  = (\inst|q[7]~reg0_regout  & (!\inst|q[6]~39 )) # (!\inst|q[7]~reg0_regout  & ((\inst|q[6]~39 ) # (GND)))
// \inst|q[7]~41  = CARRY((!\inst|q[6]~39 ) # (!\inst|q[7]~reg0_regout ))

	.dataa(\inst|q[7]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[6]~39 ),
	.combout(\inst|q[7]~40_combout ),
	.cout(\inst|q[7]~41 ));
// synopsys translate_off
defparam \inst|q[7]~40 .lut_mask = 16'h5A5F;
defparam \inst|q[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N14
cycloneii_lcell_comb \inst|q[8]~42 (
// Equation(s):
// \inst|q[8]~42_combout  = (\inst|q[8]~reg0_regout  & (\inst|q[7]~41  $ (GND))) # (!\inst|q[8]~reg0_regout  & (!\inst|q[7]~41  & VCC))
// \inst|q[8]~43  = CARRY((\inst|q[8]~reg0_regout  & !\inst|q[7]~41 ))

	.dataa(vcc),
	.datab(\inst|q[8]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[7]~41 ),
	.combout(\inst|q[8]~42_combout ),
	.cout(\inst|q[8]~43 ));
// synopsys translate_off
defparam \inst|q[8]~42 .lut_mask = 16'hC30C;
defparam \inst|q[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[8]));
// synopsys translate_off
defparam \d[8]~I .input_async_reset = "none";
defparam \d[8]~I .input_power_up = "low";
defparam \d[8]~I .input_register_mode = "none";
defparam \d[8]~I .input_sync_reset = "none";
defparam \d[8]~I .oe_async_reset = "none";
defparam \d[8]~I .oe_power_up = "low";
defparam \d[8]~I .oe_register_mode = "none";
defparam \d[8]~I .oe_sync_reset = "none";
defparam \d[8]~I .operation_mode = "input";
defparam \d[8]~I .output_async_reset = "none";
defparam \d[8]~I .output_power_up = "low";
defparam \d[8]~I .output_register_mode = "none";
defparam \d[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N30
cycloneii_lcell_comb \inst|q~113 (
// Equation(s):
// \inst|q~113_combout  = (\ld~combout  & (\d~combout [8])) # (!\ld~combout  & ((\inst|q[8]~reg0_regout )))

	.dataa(vcc),
	.datab(\d~combout [8]),
	.datac(\inst|q[8]~reg0_regout ),
	.datad(\ld~combout ),
	.cin(gnd),
	.combout(\inst|q~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~113 .lut_mask = 16'hCCF0;
defparam \inst|q~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y4_N15
cycloneii_lcell_ff \inst|q[8]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[8]~42_combout ),
	.sdata(\inst|q~113_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[8]~reg0_regout ));

// Location: LCCOMB_X37_Y4_N16
cycloneii_lcell_comb \inst|q[9]~44 (
// Equation(s):
// \inst|q[9]~44_combout  = (\inst|q[9]~reg0_regout  & (!\inst|q[8]~43 )) # (!\inst|q[9]~reg0_regout  & ((\inst|q[8]~43 ) # (GND)))
// \inst|q[9]~45  = CARRY((!\inst|q[8]~43 ) # (!\inst|q[9]~reg0_regout ))

	.dataa(\inst|q[9]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[8]~43 ),
	.combout(\inst|q[9]~44_combout ),
	.cout(\inst|q[9]~45 ));
// synopsys translate_off
defparam \inst|q[9]~44 .lut_mask = 16'h5A5F;
defparam \inst|q[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N18
cycloneii_lcell_comb \inst|q[10]~46 (
// Equation(s):
// \inst|q[10]~46_combout  = (\inst|q[10]~reg0_regout  & (\inst|q[9]~45  $ (GND))) # (!\inst|q[10]~reg0_regout  & (!\inst|q[9]~45  & VCC))
// \inst|q[10]~47  = CARRY((\inst|q[10]~reg0_regout  & !\inst|q[9]~45 ))

	.dataa(vcc),
	.datab(\inst|q[10]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[9]~45 ),
	.combout(\inst|q[10]~46_combout ),
	.cout(\inst|q[10]~47 ));
// synopsys translate_off
defparam \inst|q[10]~46 .lut_mask = 16'hC30C;
defparam \inst|q[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[10]));
// synopsys translate_off
defparam \d[10]~I .input_async_reset = "none";
defparam \d[10]~I .input_power_up = "low";
defparam \d[10]~I .input_register_mode = "none";
defparam \d[10]~I .input_sync_reset = "none";
defparam \d[10]~I .oe_async_reset = "none";
defparam \d[10]~I .oe_power_up = "low";
defparam \d[10]~I .oe_register_mode = "none";
defparam \d[10]~I .oe_sync_reset = "none";
defparam \d[10]~I .operation_mode = "input";
defparam \d[10]~I .output_async_reset = "none";
defparam \d[10]~I .output_power_up = "low";
defparam \d[10]~I .output_register_mode = "none";
defparam \d[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N16
cycloneii_lcell_comb \inst|q~111 (
// Equation(s):
// \inst|q~111_combout  = (\ld~combout  & ((\d~combout [10]))) # (!\ld~combout  & (\inst|q[10]~reg0_regout ))

	.dataa(vcc),
	.datab(\inst|q[10]~reg0_regout ),
	.datac(\ld~combout ),
	.datad(\d~combout [10]),
	.cin(gnd),
	.combout(\inst|q~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~111 .lut_mask = 16'hFC0C;
defparam \inst|q~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y4_N19
cycloneii_lcell_ff \inst|q[10]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[10]~46_combout ),
	.sdata(\inst|q~111_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[10]~reg0_regout ));

// Location: LCCOMB_X37_Y4_N20
cycloneii_lcell_comb \inst|q[11]~48 (
// Equation(s):
// \inst|q[11]~48_combout  = (\inst|q[11]~reg0_regout  & (!\inst|q[10]~47 )) # (!\inst|q[11]~reg0_regout  & ((\inst|q[10]~47 ) # (GND)))
// \inst|q[11]~49  = CARRY((!\inst|q[10]~47 ) # (!\inst|q[11]~reg0_regout ))

	.dataa(\inst|q[11]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[10]~47 ),
	.combout(\inst|q[11]~48_combout ),
	.cout(\inst|q[11]~49 ));
// synopsys translate_off
defparam \inst|q[11]~48 .lut_mask = 16'h5A5F;
defparam \inst|q[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N22
cycloneii_lcell_comb \inst|q[12]~50 (
// Equation(s):
// \inst|q[12]~50_combout  = (\inst|q[12]~reg0_regout  & (\inst|q[11]~49  $ (GND))) # (!\inst|q[12]~reg0_regout  & (!\inst|q[11]~49  & VCC))
// \inst|q[12]~51  = CARRY((\inst|q[12]~reg0_regout  & !\inst|q[11]~49 ))

	.dataa(vcc),
	.datab(\inst|q[12]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[11]~49 ),
	.combout(\inst|q[12]~50_combout ),
	.cout(\inst|q[12]~51 ));
// synopsys translate_off
defparam \inst|q[12]~50 .lut_mask = 16'hC30C;
defparam \inst|q[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N28
cycloneii_lcell_comb \inst|q~109 (
// Equation(s):
// \inst|q~109_combout  = (\ld~combout  & (\d~combout [12])) # (!\ld~combout  & ((\inst|q[12]~reg0_regout )))

	.dataa(\d~combout [12]),
	.datab(vcc),
	.datac(\ld~combout ),
	.datad(\inst|q[12]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|q~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~109 .lut_mask = 16'hAFA0;
defparam \inst|q~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y4_N23
cycloneii_lcell_ff \inst|q[12]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[12]~50_combout ),
	.sdata(\inst|q~109_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[12]~reg0_regout ));

// Location: LCCOMB_X37_Y4_N24
cycloneii_lcell_comb \inst|q[13]~52 (
// Equation(s):
// \inst|q[13]~52_combout  = (\inst|q[13]~reg0_regout  & (!\inst|q[12]~51 )) # (!\inst|q[13]~reg0_regout  & ((\inst|q[12]~51 ) # (GND)))
// \inst|q[13]~53  = CARRY((!\inst|q[12]~51 ) # (!\inst|q[13]~reg0_regout ))

	.dataa(\inst|q[13]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[12]~51 ),
	.combout(\inst|q[13]~52_combout ),
	.cout(\inst|q[13]~53 ));
// synopsys translate_off
defparam \inst|q[13]~52 .lut_mask = 16'h5A5F;
defparam \inst|q[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N26
cycloneii_lcell_comb \inst|q[14]~54 (
// Equation(s):
// \inst|q[14]~54_combout  = (\inst|q[14]~reg0_regout  & (\inst|q[13]~53  $ (GND))) # (!\inst|q[14]~reg0_regout  & (!\inst|q[13]~53  & VCC))
// \inst|q[14]~55  = CARRY((\inst|q[14]~reg0_regout  & !\inst|q[13]~53 ))

	.dataa(vcc),
	.datab(\inst|q[14]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[13]~53 ),
	.combout(\inst|q[14]~54_combout ),
	.cout(\inst|q[14]~55 ));
// synopsys translate_off
defparam \inst|q[14]~54 .lut_mask = 16'hC30C;
defparam \inst|q[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[14]));
// synopsys translate_off
defparam \d[14]~I .input_async_reset = "none";
defparam \d[14]~I .input_power_up = "low";
defparam \d[14]~I .input_register_mode = "none";
defparam \d[14]~I .input_sync_reset = "none";
defparam \d[14]~I .oe_async_reset = "none";
defparam \d[14]~I .oe_power_up = "low";
defparam \d[14]~I .oe_register_mode = "none";
defparam \d[14]~I .oe_sync_reset = "none";
defparam \d[14]~I .operation_mode = "input";
defparam \d[14]~I .output_async_reset = "none";
defparam \d[14]~I .output_power_up = "low";
defparam \d[14]~I .output_register_mode = "none";
defparam \d[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N22
cycloneii_lcell_comb \inst|q~107 (
// Equation(s):
// \inst|q~107_combout  = (\ld~combout  & (\d~combout [14])) # (!\ld~combout  & ((\inst|q[14]~reg0_regout )))

	.dataa(vcc),
	.datab(\d~combout [14]),
	.datac(\ld~combout ),
	.datad(\inst|q[14]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|q~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~107 .lut_mask = 16'hCFC0;
defparam \inst|q~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y4_N27
cycloneii_lcell_ff \inst|q[14]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[14]~54_combout ),
	.sdata(\inst|q~107_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[14]~reg0_regout ));

// Location: LCCOMB_X37_Y4_N28
cycloneii_lcell_comb \inst|q[15]~56 (
// Equation(s):
// \inst|q[15]~56_combout  = (\inst|q[15]~reg0_regout  & (!\inst|q[14]~55 )) # (!\inst|q[15]~reg0_regout  & ((\inst|q[14]~55 ) # (GND)))
// \inst|q[15]~57  = CARRY((!\inst|q[14]~55 ) # (!\inst|q[15]~reg0_regout ))

	.dataa(vcc),
	.datab(\inst|q[15]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[14]~55 ),
	.combout(\inst|q[15]~56_combout ),
	.cout(\inst|q[15]~57 ));
// synopsys translate_off
defparam \inst|q[15]~56 .lut_mask = 16'h3C3F;
defparam \inst|q[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[15]));
// synopsys translate_off
defparam \d[15]~I .input_async_reset = "none";
defparam \d[15]~I .input_power_up = "low";
defparam \d[15]~I .input_register_mode = "none";
defparam \d[15]~I .input_sync_reset = "none";
defparam \d[15]~I .oe_async_reset = "none";
defparam \d[15]~I .oe_power_up = "low";
defparam \d[15]~I .oe_register_mode = "none";
defparam \d[15]~I .oe_sync_reset = "none";
defparam \d[15]~I .operation_mode = "input";
defparam \d[15]~I .output_async_reset = "none";
defparam \d[15]~I .output_power_up = "low";
defparam \d[15]~I .output_register_mode = "none";
defparam \d[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N0
cycloneii_lcell_comb \inst|q~106 (
// Equation(s):
// \inst|q~106_combout  = (\ld~combout  & ((\d~combout [15]))) # (!\ld~combout  & (\inst|q[15]~reg0_regout ))

	.dataa(vcc),
	.datab(\inst|q[15]~reg0_regout ),
	.datac(\ld~combout ),
	.datad(\d~combout [15]),
	.cin(gnd),
	.combout(\inst|q~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~106 .lut_mask = 16'hFC0C;
defparam \inst|q~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y4_N29
cycloneii_lcell_ff \inst|q[15]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[15]~56_combout ),
	.sdata(\inst|q~106_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[15]~reg0_regout ));

// Location: LCCOMB_X37_Y4_N30
cycloneii_lcell_comb \inst|q[16]~58 (
// Equation(s):
// \inst|q[16]~58_combout  = (\inst|q[16]~reg0_regout  & (\inst|q[15]~57  $ (GND))) # (!\inst|q[16]~reg0_regout  & (!\inst|q[15]~57  & VCC))
// \inst|q[16]~59  = CARRY((\inst|q[16]~reg0_regout  & !\inst|q[15]~57 ))

	.dataa(vcc),
	.datab(\inst|q[16]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[15]~57 ),
	.combout(\inst|q[16]~58_combout ),
	.cout(\inst|q[16]~59 ));
// synopsys translate_off
defparam \inst|q[16]~58 .lut_mask = 16'hC30C;
defparam \inst|q[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[16]));
// synopsys translate_off
defparam \d[16]~I .input_async_reset = "none";
defparam \d[16]~I .input_power_up = "low";
defparam \d[16]~I .input_register_mode = "none";
defparam \d[16]~I .input_sync_reset = "none";
defparam \d[16]~I .oe_async_reset = "none";
defparam \d[16]~I .oe_power_up = "low";
defparam \d[16]~I .oe_register_mode = "none";
defparam \d[16]~I .oe_sync_reset = "none";
defparam \d[16]~I .operation_mode = "input";
defparam \d[16]~I .output_async_reset = "none";
defparam \d[16]~I .output_power_up = "low";
defparam \d[16]~I .output_register_mode = "none";
defparam \d[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N12
cycloneii_lcell_comb \inst|q~105 (
// Equation(s):
// \inst|q~105_combout  = (\ld~combout  & ((\d~combout [16]))) # (!\ld~combout  & (\inst|q[16]~reg0_regout ))

	.dataa(\ld~combout ),
	.datab(vcc),
	.datac(\inst|q[16]~reg0_regout ),
	.datad(\d~combout [16]),
	.cin(gnd),
	.combout(\inst|q~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~105 .lut_mask = 16'hFA50;
defparam \inst|q~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y4_N31
cycloneii_lcell_ff \inst|q[16]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[16]~58_combout ),
	.sdata(\inst|q~105_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[16]~reg0_regout ));

// Location: LCCOMB_X37_Y3_N0
cycloneii_lcell_comb \inst|q[17]~60 (
// Equation(s):
// \inst|q[17]~60_combout  = (\inst|q[17]~reg0_regout  & (!\inst|q[16]~59 )) # (!\inst|q[17]~reg0_regout  & ((\inst|q[16]~59 ) # (GND)))
// \inst|q[17]~61  = CARRY((!\inst|q[16]~59 ) # (!\inst|q[17]~reg0_regout ))

	.dataa(vcc),
	.datab(\inst|q[17]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[16]~59 ),
	.combout(\inst|q[17]~60_combout ),
	.cout(\inst|q[17]~61 ));
// synopsys translate_off
defparam \inst|q[17]~60 .lut_mask = 16'h3C3F;
defparam \inst|q[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[17]));
// synopsys translate_off
defparam \d[17]~I .input_async_reset = "none";
defparam \d[17]~I .input_power_up = "low";
defparam \d[17]~I .input_register_mode = "none";
defparam \d[17]~I .input_sync_reset = "none";
defparam \d[17]~I .oe_async_reset = "none";
defparam \d[17]~I .oe_power_up = "low";
defparam \d[17]~I .oe_register_mode = "none";
defparam \d[17]~I .oe_sync_reset = "none";
defparam \d[17]~I .operation_mode = "input";
defparam \d[17]~I .output_async_reset = "none";
defparam \d[17]~I .output_power_up = "low";
defparam \d[17]~I .output_register_mode = "none";
defparam \d[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N22
cycloneii_lcell_comb \inst|q~104 (
// Equation(s):
// \inst|q~104_combout  = (\ld~combout  & (\d~combout [17])) # (!\ld~combout  & ((\inst|q[17]~reg0_regout )))

	.dataa(vcc),
	.datab(\d~combout [17]),
	.datac(\inst|q[17]~reg0_regout ),
	.datad(\ld~combout ),
	.cin(gnd),
	.combout(\inst|q~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~104 .lut_mask = 16'hCCF0;
defparam \inst|q~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y3_N1
cycloneii_lcell_ff \inst|q[17]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[17]~60_combout ),
	.sdata(\inst|q~104_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[17]~reg0_regout ));

// Location: LCCOMB_X37_Y3_N2
cycloneii_lcell_comb \inst|q[18]~62 (
// Equation(s):
// \inst|q[18]~62_combout  = (\inst|q[18]~reg0_regout  & (\inst|q[17]~61  $ (GND))) # (!\inst|q[18]~reg0_regout  & (!\inst|q[17]~61  & VCC))
// \inst|q[18]~63  = CARRY((\inst|q[18]~reg0_regout  & !\inst|q[17]~61 ))

	.dataa(vcc),
	.datab(\inst|q[18]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[17]~61 ),
	.combout(\inst|q[18]~62_combout ),
	.cout(\inst|q[18]~63 ));
// synopsys translate_off
defparam \inst|q[18]~62 .lut_mask = 16'hC30C;
defparam \inst|q[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[18]));
// synopsys translate_off
defparam \d[18]~I .input_async_reset = "none";
defparam \d[18]~I .input_power_up = "low";
defparam \d[18]~I .input_register_mode = "none";
defparam \d[18]~I .input_sync_reset = "none";
defparam \d[18]~I .oe_async_reset = "none";
defparam \d[18]~I .oe_power_up = "low";
defparam \d[18]~I .oe_register_mode = "none";
defparam \d[18]~I .oe_sync_reset = "none";
defparam \d[18]~I .operation_mode = "input";
defparam \d[18]~I .output_async_reset = "none";
defparam \d[18]~I .output_power_up = "low";
defparam \d[18]~I .output_register_mode = "none";
defparam \d[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N12
cycloneii_lcell_comb \inst|q~103 (
// Equation(s):
// \inst|q~103_combout  = (\ld~combout  & (\d~combout [18])) # (!\ld~combout  & ((\inst|q[18]~reg0_regout )))

	.dataa(vcc),
	.datab(\ld~combout ),
	.datac(\d~combout [18]),
	.datad(\inst|q[18]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|q~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~103 .lut_mask = 16'hF3C0;
defparam \inst|q~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y3_N3
cycloneii_lcell_ff \inst|q[18]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[18]~62_combout ),
	.sdata(\inst|q~103_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[18]~reg0_regout ));

// Location: LCCOMB_X37_Y3_N4
cycloneii_lcell_comb \inst|q[19]~64 (
// Equation(s):
// \inst|q[19]~64_combout  = (\inst|q[19]~reg0_regout  & (!\inst|q[18]~63 )) # (!\inst|q[19]~reg0_regout  & ((\inst|q[18]~63 ) # (GND)))
// \inst|q[19]~65  = CARRY((!\inst|q[18]~63 ) # (!\inst|q[19]~reg0_regout ))

	.dataa(vcc),
	.datab(\inst|q[19]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[18]~63 ),
	.combout(\inst|q[19]~64_combout ),
	.cout(\inst|q[19]~65 ));
// synopsys translate_off
defparam \inst|q[19]~64 .lut_mask = 16'h3C3F;
defparam \inst|q[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[19]));
// synopsys translate_off
defparam \d[19]~I .input_async_reset = "none";
defparam \d[19]~I .input_power_up = "low";
defparam \d[19]~I .input_register_mode = "none";
defparam \d[19]~I .input_sync_reset = "none";
defparam \d[19]~I .oe_async_reset = "none";
defparam \d[19]~I .oe_power_up = "low";
defparam \d[19]~I .oe_register_mode = "none";
defparam \d[19]~I .oe_sync_reset = "none";
defparam \d[19]~I .operation_mode = "input";
defparam \d[19]~I .output_async_reset = "none";
defparam \d[19]~I .output_power_up = "low";
defparam \d[19]~I .output_register_mode = "none";
defparam \d[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N14
cycloneii_lcell_comb \inst|q~102 (
// Equation(s):
// \inst|q~102_combout  = (\ld~combout  & ((\d~combout [19]))) # (!\ld~combout  & (\inst|q[19]~reg0_regout ))

	.dataa(\ld~combout ),
	.datab(vcc),
	.datac(\inst|q[19]~reg0_regout ),
	.datad(\d~combout [19]),
	.cin(gnd),
	.combout(\inst|q~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~102 .lut_mask = 16'hFA50;
defparam \inst|q~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y3_N5
cycloneii_lcell_ff \inst|q[19]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[19]~64_combout ),
	.sdata(\inst|q~102_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[19]~reg0_regout ));

// Location: LCCOMB_X37_Y3_N6
cycloneii_lcell_comb \inst|q[20]~66 (
// Equation(s):
// \inst|q[20]~66_combout  = (\inst|q[20]~reg0_regout  & (\inst|q[19]~65  $ (GND))) # (!\inst|q[20]~reg0_regout  & (!\inst|q[19]~65  & VCC))
// \inst|q[20]~67  = CARRY((\inst|q[20]~reg0_regout  & !\inst|q[19]~65 ))

	.dataa(\inst|q[20]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[19]~65 ),
	.combout(\inst|q[20]~66_combout ),
	.cout(\inst|q[20]~67 ));
// synopsys translate_off
defparam \inst|q[20]~66 .lut_mask = 16'hA50A;
defparam \inst|q[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N8
cycloneii_lcell_comb \inst|q[21]~68 (
// Equation(s):
// \inst|q[21]~68_combout  = (\inst|q[21]~reg0_regout  & (!\inst|q[20]~67 )) # (!\inst|q[21]~reg0_regout  & ((\inst|q[20]~67 ) # (GND)))
// \inst|q[21]~69  = CARRY((!\inst|q[20]~67 ) # (!\inst|q[21]~reg0_regout ))

	.dataa(vcc),
	.datab(\inst|q[21]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[20]~67 ),
	.combout(\inst|q[21]~68_combout ),
	.cout(\inst|q[21]~69 ));
// synopsys translate_off
defparam \inst|q[21]~68 .lut_mask = 16'h3C3F;
defparam \inst|q[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[21]));
// synopsys translate_off
defparam \d[21]~I .input_async_reset = "none";
defparam \d[21]~I .input_power_up = "low";
defparam \d[21]~I .input_register_mode = "none";
defparam \d[21]~I .input_sync_reset = "none";
defparam \d[21]~I .oe_async_reset = "none";
defparam \d[21]~I .oe_power_up = "low";
defparam \d[21]~I .oe_register_mode = "none";
defparam \d[21]~I .oe_sync_reset = "none";
defparam \d[21]~I .operation_mode = "input";
defparam \d[21]~I .output_async_reset = "none";
defparam \d[21]~I .output_power_up = "low";
defparam \d[21]~I .output_register_mode = "none";
defparam \d[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N30
cycloneii_lcell_comb \inst|q~100 (
// Equation(s):
// \inst|q~100_combout  = (\ld~combout  & (\d~combout [21])) # (!\ld~combout  & ((\inst|q[21]~reg0_regout )))

	.dataa(vcc),
	.datab(\d~combout [21]),
	.datac(\inst|q[21]~reg0_regout ),
	.datad(\ld~combout ),
	.cin(gnd),
	.combout(\inst|q~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~100 .lut_mask = 16'hCCF0;
defparam \inst|q~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y3_N9
cycloneii_lcell_ff \inst|q[21]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[21]~68_combout ),
	.sdata(\inst|q~100_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[21]~reg0_regout ));

// Location: LCCOMB_X37_Y3_N10
cycloneii_lcell_comb \inst|q[22]~70 (
// Equation(s):
// \inst|q[22]~70_combout  = (\inst|q[22]~reg0_regout  & (\inst|q[21]~69  $ (GND))) # (!\inst|q[22]~reg0_regout  & (!\inst|q[21]~69  & VCC))
// \inst|q[22]~71  = CARRY((\inst|q[22]~reg0_regout  & !\inst|q[21]~69 ))

	.dataa(\inst|q[22]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[21]~69 ),
	.combout(\inst|q[22]~70_combout ),
	.cout(\inst|q[22]~71 ));
// synopsys translate_off
defparam \inst|q[22]~70 .lut_mask = 16'hA50A;
defparam \inst|q[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N12
cycloneii_lcell_comb \inst|q[23]~72 (
// Equation(s):
// \inst|q[23]~72_combout  = (\inst|q[23]~reg0_regout  & (!\inst|q[22]~71 )) # (!\inst|q[23]~reg0_regout  & ((\inst|q[22]~71 ) # (GND)))
// \inst|q[23]~73  = CARRY((!\inst|q[22]~71 ) # (!\inst|q[23]~reg0_regout ))

	.dataa(\inst|q[23]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[22]~71 ),
	.combout(\inst|q[23]~72_combout ),
	.cout(\inst|q[23]~73 ));
// synopsys translate_off
defparam \inst|q[23]~72 .lut_mask = 16'h5A5F;
defparam \inst|q[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N14
cycloneii_lcell_comb \inst|q[24]~74 (
// Equation(s):
// \inst|q[24]~74_combout  = (\inst|q[24]~reg0_regout  & (\inst|q[23]~73  $ (GND))) # (!\inst|q[24]~reg0_regout  & (!\inst|q[23]~73  & VCC))
// \inst|q[24]~75  = CARRY((\inst|q[24]~reg0_regout  & !\inst|q[23]~73 ))

	.dataa(vcc),
	.datab(\inst|q[24]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[23]~73 ),
	.combout(\inst|q[24]~74_combout ),
	.cout(\inst|q[24]~75 ));
// synopsys translate_off
defparam \inst|q[24]~74 .lut_mask = 16'hC30C;
defparam \inst|q[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N12
cycloneii_lcell_comb \inst|q~97 (
// Equation(s):
// \inst|q~97_combout  = (\ld~combout  & (\d~combout [24])) # (!\ld~combout  & ((\inst|q[24]~reg0_regout )))

	.dataa(\d~combout [24]),
	.datab(vcc),
	.datac(\ld~combout ),
	.datad(\inst|q[24]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|q~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~97 .lut_mask = 16'hAFA0;
defparam \inst|q~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y3_N15
cycloneii_lcell_ff \inst|q[24]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[24]~74_combout ),
	.sdata(\inst|q~97_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[24]~reg0_regout ));

// Location: LCCOMB_X37_Y3_N16
cycloneii_lcell_comb \inst|q[25]~76 (
// Equation(s):
// \inst|q[25]~76_combout  = (\inst|q[25]~reg0_regout  & (!\inst|q[24]~75 )) # (!\inst|q[25]~reg0_regout  & ((\inst|q[24]~75 ) # (GND)))
// \inst|q[25]~77  = CARRY((!\inst|q[24]~75 ) # (!\inst|q[25]~reg0_regout ))

	.dataa(\inst|q[25]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[24]~75 ),
	.combout(\inst|q[25]~76_combout ),
	.cout(\inst|q[25]~77 ));
// synopsys translate_off
defparam \inst|q[25]~76 .lut_mask = 16'h5A5F;
defparam \inst|q[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N18
cycloneii_lcell_comb \inst|q[26]~78 (
// Equation(s):
// \inst|q[26]~78_combout  = (\inst|q[26]~reg0_regout  & (\inst|q[25]~77  $ (GND))) # (!\inst|q[26]~reg0_regout  & (!\inst|q[25]~77  & VCC))
// \inst|q[26]~79  = CARRY((\inst|q[26]~reg0_regout  & !\inst|q[25]~77 ))

	.dataa(vcc),
	.datab(\inst|q[26]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[25]~77 ),
	.combout(\inst|q[26]~78_combout ),
	.cout(\inst|q[26]~79 ));
// synopsys translate_off
defparam \inst|q[26]~78 .lut_mask = 16'hC30C;
defparam \inst|q[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[26]));
// synopsys translate_off
defparam \d[26]~I .input_async_reset = "none";
defparam \d[26]~I .input_power_up = "low";
defparam \d[26]~I .input_register_mode = "none";
defparam \d[26]~I .input_sync_reset = "none";
defparam \d[26]~I .oe_async_reset = "none";
defparam \d[26]~I .oe_power_up = "low";
defparam \d[26]~I .oe_register_mode = "none";
defparam \d[26]~I .oe_sync_reset = "none";
defparam \d[26]~I .operation_mode = "input";
defparam \d[26]~I .output_async_reset = "none";
defparam \d[26]~I .output_power_up = "low";
defparam \d[26]~I .output_register_mode = "none";
defparam \d[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N4
cycloneii_lcell_comb \inst|q~95 (
// Equation(s):
// \inst|q~95_combout  = (\ld~combout  & (\d~combout [26])) # (!\ld~combout  & ((\inst|q[26]~reg0_regout )))

	.dataa(vcc),
	.datab(\ld~combout ),
	.datac(\d~combout [26]),
	.datad(\inst|q[26]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|q~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~95 .lut_mask = 16'hF3C0;
defparam \inst|q~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y3_N19
cycloneii_lcell_ff \inst|q[26]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[26]~78_combout ),
	.sdata(\inst|q~95_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[26]~reg0_regout ));

// Location: LCCOMB_X37_Y3_N20
cycloneii_lcell_comb \inst|q[27]~80 (
// Equation(s):
// \inst|q[27]~80_combout  = (\inst|q[27]~reg0_regout  & (!\inst|q[26]~79 )) # (!\inst|q[27]~reg0_regout  & ((\inst|q[26]~79 ) # (GND)))
// \inst|q[27]~81  = CARRY((!\inst|q[26]~79 ) # (!\inst|q[27]~reg0_regout ))

	.dataa(\inst|q[27]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[26]~79 ),
	.combout(\inst|q[27]~80_combout ),
	.cout(\inst|q[27]~81 ));
// synopsys translate_off
defparam \inst|q[27]~80 .lut_mask = 16'h5A5F;
defparam \inst|q[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N22
cycloneii_lcell_comb \inst|q[28]~82 (
// Equation(s):
// \inst|q[28]~82_combout  = (\inst|q[28]~reg0_regout  & (\inst|q[27]~81  $ (GND))) # (!\inst|q[28]~reg0_regout  & (!\inst|q[27]~81  & VCC))
// \inst|q[28]~83  = CARRY((\inst|q[28]~reg0_regout  & !\inst|q[27]~81 ))

	.dataa(vcc),
	.datab(\inst|q[28]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[27]~81 ),
	.combout(\inst|q[28]~82_combout ),
	.cout(\inst|q[28]~83 ));
// synopsys translate_off
defparam \inst|q[28]~82 .lut_mask = 16'hC30C;
defparam \inst|q[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[28]));
// synopsys translate_off
defparam \d[28]~I .input_async_reset = "none";
defparam \d[28]~I .input_power_up = "low";
defparam \d[28]~I .input_register_mode = "none";
defparam \d[28]~I .input_sync_reset = "none";
defparam \d[28]~I .oe_async_reset = "none";
defparam \d[28]~I .oe_power_up = "low";
defparam \d[28]~I .oe_register_mode = "none";
defparam \d[28]~I .oe_sync_reset = "none";
defparam \d[28]~I .operation_mode = "input";
defparam \d[28]~I .output_async_reset = "none";
defparam \d[28]~I .output_power_up = "low";
defparam \d[28]~I .output_register_mode = "none";
defparam \d[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N18
cycloneii_lcell_comb \inst|q~93 (
// Equation(s):
// \inst|q~93_combout  = (\ld~combout  & (\d~combout [28])) # (!\ld~combout  & ((\inst|q[28]~reg0_regout )))

	.dataa(vcc),
	.datab(\ld~combout ),
	.datac(\d~combout [28]),
	.datad(\inst|q[28]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|q~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~93 .lut_mask = 16'hF3C0;
defparam \inst|q~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y3_N23
cycloneii_lcell_ff \inst|q[28]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[28]~82_combout ),
	.sdata(\inst|q~93_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[28]~reg0_regout ));

// Location: LCCOMB_X37_Y3_N24
cycloneii_lcell_comb \inst|q[29]~84 (
// Equation(s):
// \inst|q[29]~84_combout  = (\inst|q[29]~reg0_regout  & (!\inst|q[28]~83 )) # (!\inst|q[29]~reg0_regout  & ((\inst|q[28]~83 ) # (GND)))
// \inst|q[29]~85  = CARRY((!\inst|q[28]~83 ) # (!\inst|q[29]~reg0_regout ))

	.dataa(\inst|q[29]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[28]~83 ),
	.combout(\inst|q[29]~84_combout ),
	.cout(\inst|q[29]~85 ));
// synopsys translate_off
defparam \inst|q[29]~84 .lut_mask = 16'h5A5F;
defparam \inst|q[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N26
cycloneii_lcell_comb \inst|q[30]~86 (
// Equation(s):
// \inst|q[30]~86_combout  = (\inst|q[30]~reg0_regout  & (\inst|q[29]~85  $ (GND))) # (!\inst|q[30]~reg0_regout  & (!\inst|q[29]~85  & VCC))
// \inst|q[30]~87  = CARRY((\inst|q[30]~reg0_regout  & !\inst|q[29]~85 ))

	.dataa(vcc),
	.datab(\inst|q[30]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|q[29]~85 ),
	.combout(\inst|q[30]~86_combout ),
	.cout(\inst|q[30]~87 ));
// synopsys translate_off
defparam \inst|q[30]~86 .lut_mask = 16'hC30C;
defparam \inst|q[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N16
cycloneii_lcell_comb \inst|q~91 (
// Equation(s):
// \inst|q~91_combout  = (\ld~combout  & (\d~combout [30])) # (!\ld~combout  & ((\inst|q[30]~reg0_regout )))

	.dataa(\d~combout [30]),
	.datab(vcc),
	.datac(\ld~combout ),
	.datad(\inst|q[30]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|q~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~91 .lut_mask = 16'hAFA0;
defparam \inst|q~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y3_N27
cycloneii_lcell_ff \inst|q[30]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[30]~86_combout ),
	.sdata(\inst|q~91_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[30]~reg0_regout ));

// Location: LCCOMB_X37_Y3_N28
cycloneii_lcell_comb \inst|q[31]~88 (
// Equation(s):
// \inst|q[31]~88_combout  = \inst|q[30]~87  $ (\inst|q[31]~reg0_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|q[31]~reg0_regout ),
	.cin(\inst|q[30]~87 ),
	.combout(\inst|q[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q[31]~88 .lut_mask = 16'h0FF0;
defparam \inst|q[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[31]));
// synopsys translate_off
defparam \d[31]~I .input_async_reset = "none";
defparam \d[31]~I .input_power_up = "low";
defparam \d[31]~I .input_register_mode = "none";
defparam \d[31]~I .input_sync_reset = "none";
defparam \d[31]~I .oe_async_reset = "none";
defparam \d[31]~I .oe_power_up = "low";
defparam \d[31]~I .oe_register_mode = "none";
defparam \d[31]~I .oe_sync_reset = "none";
defparam \d[31]~I .operation_mode = "input";
defparam \d[31]~I .output_async_reset = "none";
defparam \d[31]~I .output_power_up = "low";
defparam \d[31]~I .output_register_mode = "none";
defparam \d[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N0
cycloneii_lcell_comb \inst|q~90 (
// Equation(s):
// \inst|q~90_combout  = (\ld~combout  & (\d~combout [31])) # (!\ld~combout  & ((\inst|q[31]~reg0_regout )))

	.dataa(vcc),
	.datab(\ld~combout ),
	.datac(\d~combout [31]),
	.datad(\inst|q[31]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|q~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~90 .lut_mask = 16'hF3C0;
defparam \inst|q~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y3_N29
cycloneii_lcell_ff \inst|q[31]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[31]~88_combout ),
	.sdata(\inst|q~90_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[31]~reg0_regout ));

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[29]));
// synopsys translate_off
defparam \d[29]~I .input_async_reset = "none";
defparam \d[29]~I .input_power_up = "low";
defparam \d[29]~I .input_register_mode = "none";
defparam \d[29]~I .input_sync_reset = "none";
defparam \d[29]~I .oe_async_reset = "none";
defparam \d[29]~I .oe_power_up = "low";
defparam \d[29]~I .oe_register_mode = "none";
defparam \d[29]~I .oe_sync_reset = "none";
defparam \d[29]~I .operation_mode = "input";
defparam \d[29]~I .output_async_reset = "none";
defparam \d[29]~I .output_power_up = "low";
defparam \d[29]~I .output_register_mode = "none";
defparam \d[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N10
cycloneii_lcell_comb \inst|q~92 (
// Equation(s):
// \inst|q~92_combout  = (\ld~combout  & (\d~combout [29])) # (!\ld~combout  & ((\inst|q[29]~reg0_regout )))

	.dataa(vcc),
	.datab(\d~combout [29]),
	.datac(\ld~combout ),
	.datad(\inst|q[29]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|q~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~92 .lut_mask = 16'hCFC0;
defparam \inst|q~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y3_N25
cycloneii_lcell_ff \inst|q[29]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[29]~84_combout ),
	.sdata(\inst|q~92_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[29]~reg0_regout ));

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[27]));
// synopsys translate_off
defparam \d[27]~I .input_async_reset = "none";
defparam \d[27]~I .input_power_up = "low";
defparam \d[27]~I .input_register_mode = "none";
defparam \d[27]~I .input_sync_reset = "none";
defparam \d[27]~I .oe_async_reset = "none";
defparam \d[27]~I .oe_power_up = "low";
defparam \d[27]~I .oe_register_mode = "none";
defparam \d[27]~I .oe_sync_reset = "none";
defparam \d[27]~I .operation_mode = "input";
defparam \d[27]~I .output_async_reset = "none";
defparam \d[27]~I .output_power_up = "low";
defparam \d[27]~I .output_register_mode = "none";
defparam \d[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N30
cycloneii_lcell_comb \inst|q~94 (
// Equation(s):
// \inst|q~94_combout  = (\ld~combout  & (\d~combout [27])) # (!\ld~combout  & ((\inst|q[27]~reg0_regout )))

	.dataa(\ld~combout ),
	.datab(\d~combout [27]),
	.datac(\inst|q[27]~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|q~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~94 .lut_mask = 16'hD8D8;
defparam \inst|q~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y3_N21
cycloneii_lcell_ff \inst|q[27]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[27]~80_combout ),
	.sdata(\inst|q~94_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[27]~reg0_regout ));

// Location: LCCOMB_X36_Y3_N6
cycloneii_lcell_comb \inst|q~96 (
// Equation(s):
// \inst|q~96_combout  = (\ld~combout  & (\d~combout [25])) # (!\ld~combout  & ((\inst|q[25]~reg0_regout )))

	.dataa(\d~combout [25]),
	.datab(vcc),
	.datac(\inst|q[25]~reg0_regout ),
	.datad(\ld~combout ),
	.cin(gnd),
	.combout(\inst|q~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~96 .lut_mask = 16'hAAF0;
defparam \inst|q~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y3_N17
cycloneii_lcell_ff \inst|q[25]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[25]~76_combout ),
	.sdata(\inst|q~96_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[25]~reg0_regout ));

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[23]));
// synopsys translate_off
defparam \d[23]~I .input_async_reset = "none";
defparam \d[23]~I .input_power_up = "low";
defparam \d[23]~I .input_register_mode = "none";
defparam \d[23]~I .input_sync_reset = "none";
defparam \d[23]~I .oe_async_reset = "none";
defparam \d[23]~I .oe_power_up = "low";
defparam \d[23]~I .oe_register_mode = "none";
defparam \d[23]~I .oe_sync_reset = "none";
defparam \d[23]~I .operation_mode = "input";
defparam \d[23]~I .output_async_reset = "none";
defparam \d[23]~I .output_power_up = "low";
defparam \d[23]~I .output_register_mode = "none";
defparam \d[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N26
cycloneii_lcell_comb \inst|q~98 (
// Equation(s):
// \inst|q~98_combout  = (\ld~combout  & (\d~combout [23])) # (!\ld~combout  & ((\inst|q[23]~reg0_regout )))

	.dataa(vcc),
	.datab(\d~combout [23]),
	.datac(\ld~combout ),
	.datad(\inst|q[23]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|q~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~98 .lut_mask = 16'hCFC0;
defparam \inst|q~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y3_N13
cycloneii_lcell_ff \inst|q[23]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[23]~72_combout ),
	.sdata(\inst|q~98_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[23]~reg0_regout ));

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[22]));
// synopsys translate_off
defparam \d[22]~I .input_async_reset = "none";
defparam \d[22]~I .input_power_up = "low";
defparam \d[22]~I .input_register_mode = "none";
defparam \d[22]~I .input_sync_reset = "none";
defparam \d[22]~I .oe_async_reset = "none";
defparam \d[22]~I .oe_power_up = "low";
defparam \d[22]~I .oe_register_mode = "none";
defparam \d[22]~I .oe_sync_reset = "none";
defparam \d[22]~I .operation_mode = "input";
defparam \d[22]~I .output_async_reset = "none";
defparam \d[22]~I .output_power_up = "low";
defparam \d[22]~I .output_register_mode = "none";
defparam \d[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N20
cycloneii_lcell_comb \inst|q~99 (
// Equation(s):
// \inst|q~99_combout  = (\ld~combout  & (\d~combout [22])) # (!\ld~combout  & ((\inst|q[22]~reg0_regout )))

	.dataa(vcc),
	.datab(\d~combout [22]),
	.datac(\inst|q[22]~reg0_regout ),
	.datad(\ld~combout ),
	.cin(gnd),
	.combout(\inst|q~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~99 .lut_mask = 16'hCCF0;
defparam \inst|q~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y3_N11
cycloneii_lcell_ff \inst|q[22]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[22]~70_combout ),
	.sdata(\inst|q~99_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[22]~reg0_regout ));

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[20]));
// synopsys translate_off
defparam \d[20]~I .input_async_reset = "none";
defparam \d[20]~I .input_power_up = "low";
defparam \d[20]~I .input_register_mode = "none";
defparam \d[20]~I .input_sync_reset = "none";
defparam \d[20]~I .oe_async_reset = "none";
defparam \d[20]~I .oe_power_up = "low";
defparam \d[20]~I .oe_register_mode = "none";
defparam \d[20]~I .oe_sync_reset = "none";
defparam \d[20]~I .operation_mode = "input";
defparam \d[20]~I .output_async_reset = "none";
defparam \d[20]~I .output_power_up = "low";
defparam \d[20]~I .output_register_mode = "none";
defparam \d[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N0
cycloneii_lcell_comb \inst|q~101 (
// Equation(s):
// \inst|q~101_combout  = (\ld~combout  & ((\d~combout [20]))) # (!\ld~combout  & (\inst|q[20]~reg0_regout ))

	.dataa(\ld~combout ),
	.datab(vcc),
	.datac(\inst|q[20]~reg0_regout ),
	.datad(\d~combout [20]),
	.cin(gnd),
	.combout(\inst|q~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~101 .lut_mask = 16'hFA50;
defparam \inst|q~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y3_N7
cycloneii_lcell_ff \inst|q[20]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[20]~66_combout ),
	.sdata(\inst|q~101_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[20]~reg0_regout ));

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[13]));
// synopsys translate_off
defparam \d[13]~I .input_async_reset = "none";
defparam \d[13]~I .input_power_up = "low";
defparam \d[13]~I .input_register_mode = "none";
defparam \d[13]~I .input_sync_reset = "none";
defparam \d[13]~I .oe_async_reset = "none";
defparam \d[13]~I .oe_power_up = "low";
defparam \d[13]~I .oe_register_mode = "none";
defparam \d[13]~I .oe_sync_reset = "none";
defparam \d[13]~I .operation_mode = "input";
defparam \d[13]~I .output_async_reset = "none";
defparam \d[13]~I .output_power_up = "low";
defparam \d[13]~I .output_register_mode = "none";
defparam \d[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N4
cycloneii_lcell_comb \inst|q~108 (
// Equation(s):
// \inst|q~108_combout  = (\ld~combout  & (\d~combout [13])) # (!\ld~combout  & ((\inst|q[13]~reg0_regout )))

	.dataa(vcc),
	.datab(\ld~combout ),
	.datac(\d~combout [13]),
	.datad(\inst|q[13]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|q~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~108 .lut_mask = 16'hF3C0;
defparam \inst|q~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y4_N25
cycloneii_lcell_ff \inst|q[13]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[13]~52_combout ),
	.sdata(\inst|q~108_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[13]~reg0_regout ));

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[11]));
// synopsys translate_off
defparam \d[11]~I .input_async_reset = "none";
defparam \d[11]~I .input_power_up = "low";
defparam \d[11]~I .input_register_mode = "none";
defparam \d[11]~I .input_sync_reset = "none";
defparam \d[11]~I .oe_async_reset = "none";
defparam \d[11]~I .oe_power_up = "low";
defparam \d[11]~I .oe_register_mode = "none";
defparam \d[11]~I .oe_sync_reset = "none";
defparam \d[11]~I .operation_mode = "input";
defparam \d[11]~I .output_async_reset = "none";
defparam \d[11]~I .output_power_up = "low";
defparam \d[11]~I .output_register_mode = "none";
defparam \d[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N6
cycloneii_lcell_comb \inst|q~110 (
// Equation(s):
// \inst|q~110_combout  = (\ld~combout  & ((\d~combout [11]))) # (!\ld~combout  & (\inst|q[11]~reg0_regout ))

	.dataa(\ld~combout ),
	.datab(vcc),
	.datac(\inst|q[11]~reg0_regout ),
	.datad(\d~combout [11]),
	.cin(gnd),
	.combout(\inst|q~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~110 .lut_mask = 16'hFA50;
defparam \inst|q~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y4_N21
cycloneii_lcell_ff \inst|q[11]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[11]~48_combout ),
	.sdata(\inst|q~110_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[11]~reg0_regout ));

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[9]));
// synopsys translate_off
defparam \d[9]~I .input_async_reset = "none";
defparam \d[9]~I .input_power_up = "low";
defparam \d[9]~I .input_register_mode = "none";
defparam \d[9]~I .input_sync_reset = "none";
defparam \d[9]~I .oe_async_reset = "none";
defparam \d[9]~I .oe_power_up = "low";
defparam \d[9]~I .oe_register_mode = "none";
defparam \d[9]~I .oe_sync_reset = "none";
defparam \d[9]~I .operation_mode = "input";
defparam \d[9]~I .output_async_reset = "none";
defparam \d[9]~I .output_power_up = "low";
defparam \d[9]~I .output_register_mode = "none";
defparam \d[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N10
cycloneii_lcell_comb \inst|q~112 (
// Equation(s):
// \inst|q~112_combout  = (\ld~combout  & (\d~combout [9])) # (!\ld~combout  & ((\inst|q[9]~reg0_regout )))

	.dataa(vcc),
	.datab(\d~combout [9]),
	.datac(\ld~combout ),
	.datad(\inst|q[9]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|q~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~112 .lut_mask = 16'hCFC0;
defparam \inst|q~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y4_N17
cycloneii_lcell_ff \inst|q[9]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[9]~44_combout ),
	.sdata(\inst|q~112_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[9]~reg0_regout ));

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[7]));
// synopsys translate_off
defparam \d[7]~I .input_async_reset = "none";
defparam \d[7]~I .input_power_up = "low";
defparam \d[7]~I .input_register_mode = "none";
defparam \d[7]~I .input_sync_reset = "none";
defparam \d[7]~I .oe_async_reset = "none";
defparam \d[7]~I .oe_power_up = "low";
defparam \d[7]~I .oe_register_mode = "none";
defparam \d[7]~I .oe_sync_reset = "none";
defparam \d[7]~I .operation_mode = "input";
defparam \d[7]~I .output_async_reset = "none";
defparam \d[7]~I .output_power_up = "low";
defparam \d[7]~I .output_register_mode = "none";
defparam \d[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N24
cycloneii_lcell_comb \inst|q~114 (
// Equation(s):
// \inst|q~114_combout  = (\ld~combout  & ((\d~combout [7]))) # (!\ld~combout  & (\inst|q[7]~reg0_regout ))

	.dataa(\inst|q[7]~reg0_regout ),
	.datab(vcc),
	.datac(\ld~combout ),
	.datad(\d~combout [7]),
	.cin(gnd),
	.combout(\inst|q~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~114 .lut_mask = 16'hFA0A;
defparam \inst|q~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y4_N13
cycloneii_lcell_ff \inst|q[7]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[7]~40_combout ),
	.sdata(\inst|q~114_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[7]~reg0_regout ));

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[6]));
// synopsys translate_off
defparam \d[6]~I .input_async_reset = "none";
defparam \d[6]~I .input_power_up = "low";
defparam \d[6]~I .input_register_mode = "none";
defparam \d[6]~I .input_sync_reset = "none";
defparam \d[6]~I .oe_async_reset = "none";
defparam \d[6]~I .oe_power_up = "low";
defparam \d[6]~I .oe_register_mode = "none";
defparam \d[6]~I .oe_sync_reset = "none";
defparam \d[6]~I .operation_mode = "input";
defparam \d[6]~I .output_async_reset = "none";
defparam \d[6]~I .output_power_up = "low";
defparam \d[6]~I .output_register_mode = "none";
defparam \d[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N26
cycloneii_lcell_comb \inst|q~115 (
// Equation(s):
// \inst|q~115_combout  = (\ld~combout  & (\d~combout [6])) # (!\ld~combout  & ((\inst|q[6]~reg0_regout )))

	.dataa(\ld~combout ),
	.datab(vcc),
	.datac(\d~combout [6]),
	.datad(\inst|q[6]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|q~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~115 .lut_mask = 16'hF5A0;
defparam \inst|q~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y4_N11
cycloneii_lcell_ff \inst|q[6]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[6]~38_combout ),
	.sdata(\inst|q~115_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[6]~reg0_regout ));

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \d[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\d~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[4]));
// synopsys translate_off
defparam \d[4]~I .input_async_reset = "none";
defparam \d[4]~I .input_power_up = "low";
defparam \d[4]~I .input_register_mode = "none";
defparam \d[4]~I .input_sync_reset = "none";
defparam \d[4]~I .oe_async_reset = "none";
defparam \d[4]~I .oe_power_up = "low";
defparam \d[4]~I .oe_register_mode = "none";
defparam \d[4]~I .oe_sync_reset = "none";
defparam \d[4]~I .operation_mode = "input";
defparam \d[4]~I .output_async_reset = "none";
defparam \d[4]~I .output_power_up = "low";
defparam \d[4]~I .output_register_mode = "none";
defparam \d[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N14
cycloneii_lcell_comb \inst|q~117 (
// Equation(s):
// \inst|q~117_combout  = (\ld~combout  & (\d~combout [4])) # (!\ld~combout  & ((\inst|q[4]~reg0_regout )))

	.dataa(\ld~combout ),
	.datab(\d~combout [4]),
	.datac(\inst|q[4]~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|q~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~117 .lut_mask = 16'hD8D8;
defparam \inst|q~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y4_N7
cycloneii_lcell_ff \inst|q[4]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q[4]~34_combout ),
	.sdata(\inst|q~117_combout ),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\inc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[4]~reg0_regout ));

// Location: LCCOMB_X36_Y3_N24
cycloneii_lcell_comb \inst|q~120 (
// Equation(s):
// \inst|q~120_combout  = (\inc~combout  & (((\inst|q[1]~reg0_regout )))) # (!\inc~combout  & ((\ld~combout  & (\d~combout [1])) # (!\ld~combout  & ((\inst|q[1]~reg0_regout )))))

	.dataa(\d~combout [1]),
	.datab(\inc~combout ),
	.datac(\inst|q[1]~reg0_regout ),
	.datad(\ld~combout ),
	.cin(gnd),
	.combout(\inst|q~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~120 .lut_mask = 16'hE2F0;
defparam \inst|q~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y3_N25
cycloneii_lcell_ff \inst|q[1]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q~120_combout ),
	.sdata(gnd),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[1]~reg0_regout ));

// Location: LCCOMB_X36_Y3_N26
cycloneii_lcell_comb \inst|q~121 (
// Equation(s):
// \inst|q~121_combout  = (\inc~combout  & (((\inst|q[0]~reg0_regout )))) # (!\inc~combout  & ((\ld~combout  & (\d~combout [0])) # (!\ld~combout  & ((\inst|q[0]~reg0_regout )))))

	.dataa(\d~combout [0]),
	.datab(\inc~combout ),
	.datac(\inst|q[0]~reg0_regout ),
	.datad(\ld~combout ),
	.cin(gnd),
	.combout(\inst|q~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~121 .lut_mask = 16'hE2F0;
defparam \inst|q~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y3_N27
cycloneii_lcell_ff \inst|q[0]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|q~121_combout ),
	.sdata(gnd),
	.aclr(\clr~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q[0]~reg0_regout ));

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[31]~I (
	.datain(\inst|q[31]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[31]));
// synopsys translate_off
defparam \q[31]~I .input_async_reset = "none";
defparam \q[31]~I .input_power_up = "low";
defparam \q[31]~I .input_register_mode = "none";
defparam \q[31]~I .input_sync_reset = "none";
defparam \q[31]~I .oe_async_reset = "none";
defparam \q[31]~I .oe_power_up = "low";
defparam \q[31]~I .oe_register_mode = "none";
defparam \q[31]~I .oe_sync_reset = "none";
defparam \q[31]~I .operation_mode = "output";
defparam \q[31]~I .output_async_reset = "none";
defparam \q[31]~I .output_power_up = "low";
defparam \q[31]~I .output_register_mode = "none";
defparam \q[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[30]~I (
	.datain(\inst|q[30]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[30]));
// synopsys translate_off
defparam \q[30]~I .input_async_reset = "none";
defparam \q[30]~I .input_power_up = "low";
defparam \q[30]~I .input_register_mode = "none";
defparam \q[30]~I .input_sync_reset = "none";
defparam \q[30]~I .oe_async_reset = "none";
defparam \q[30]~I .oe_power_up = "low";
defparam \q[30]~I .oe_register_mode = "none";
defparam \q[30]~I .oe_sync_reset = "none";
defparam \q[30]~I .operation_mode = "output";
defparam \q[30]~I .output_async_reset = "none";
defparam \q[30]~I .output_power_up = "low";
defparam \q[30]~I .output_register_mode = "none";
defparam \q[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[29]~I (
	.datain(\inst|q[29]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[29]));
// synopsys translate_off
defparam \q[29]~I .input_async_reset = "none";
defparam \q[29]~I .input_power_up = "low";
defparam \q[29]~I .input_register_mode = "none";
defparam \q[29]~I .input_sync_reset = "none";
defparam \q[29]~I .oe_async_reset = "none";
defparam \q[29]~I .oe_power_up = "low";
defparam \q[29]~I .oe_register_mode = "none";
defparam \q[29]~I .oe_sync_reset = "none";
defparam \q[29]~I .operation_mode = "output";
defparam \q[29]~I .output_async_reset = "none";
defparam \q[29]~I .output_power_up = "low";
defparam \q[29]~I .output_register_mode = "none";
defparam \q[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[28]~I (
	.datain(\inst|q[28]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[28]));
// synopsys translate_off
defparam \q[28]~I .input_async_reset = "none";
defparam \q[28]~I .input_power_up = "low";
defparam \q[28]~I .input_register_mode = "none";
defparam \q[28]~I .input_sync_reset = "none";
defparam \q[28]~I .oe_async_reset = "none";
defparam \q[28]~I .oe_power_up = "low";
defparam \q[28]~I .oe_register_mode = "none";
defparam \q[28]~I .oe_sync_reset = "none";
defparam \q[28]~I .operation_mode = "output";
defparam \q[28]~I .output_async_reset = "none";
defparam \q[28]~I .output_power_up = "low";
defparam \q[28]~I .output_register_mode = "none";
defparam \q[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[27]~I (
	.datain(\inst|q[27]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[27]));
// synopsys translate_off
defparam \q[27]~I .input_async_reset = "none";
defparam \q[27]~I .input_power_up = "low";
defparam \q[27]~I .input_register_mode = "none";
defparam \q[27]~I .input_sync_reset = "none";
defparam \q[27]~I .oe_async_reset = "none";
defparam \q[27]~I .oe_power_up = "low";
defparam \q[27]~I .oe_register_mode = "none";
defparam \q[27]~I .oe_sync_reset = "none";
defparam \q[27]~I .operation_mode = "output";
defparam \q[27]~I .output_async_reset = "none";
defparam \q[27]~I .output_power_up = "low";
defparam \q[27]~I .output_register_mode = "none";
defparam \q[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[26]~I (
	.datain(\inst|q[26]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[26]));
// synopsys translate_off
defparam \q[26]~I .input_async_reset = "none";
defparam \q[26]~I .input_power_up = "low";
defparam \q[26]~I .input_register_mode = "none";
defparam \q[26]~I .input_sync_reset = "none";
defparam \q[26]~I .oe_async_reset = "none";
defparam \q[26]~I .oe_power_up = "low";
defparam \q[26]~I .oe_register_mode = "none";
defparam \q[26]~I .oe_sync_reset = "none";
defparam \q[26]~I .operation_mode = "output";
defparam \q[26]~I .output_async_reset = "none";
defparam \q[26]~I .output_power_up = "low";
defparam \q[26]~I .output_register_mode = "none";
defparam \q[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[25]~I (
	.datain(\inst|q[25]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[25]));
// synopsys translate_off
defparam \q[25]~I .input_async_reset = "none";
defparam \q[25]~I .input_power_up = "low";
defparam \q[25]~I .input_register_mode = "none";
defparam \q[25]~I .input_sync_reset = "none";
defparam \q[25]~I .oe_async_reset = "none";
defparam \q[25]~I .oe_power_up = "low";
defparam \q[25]~I .oe_register_mode = "none";
defparam \q[25]~I .oe_sync_reset = "none";
defparam \q[25]~I .operation_mode = "output";
defparam \q[25]~I .output_async_reset = "none";
defparam \q[25]~I .output_power_up = "low";
defparam \q[25]~I .output_register_mode = "none";
defparam \q[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[24]~I (
	.datain(\inst|q[24]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[24]));
// synopsys translate_off
defparam \q[24]~I .input_async_reset = "none";
defparam \q[24]~I .input_power_up = "low";
defparam \q[24]~I .input_register_mode = "none";
defparam \q[24]~I .input_sync_reset = "none";
defparam \q[24]~I .oe_async_reset = "none";
defparam \q[24]~I .oe_power_up = "low";
defparam \q[24]~I .oe_register_mode = "none";
defparam \q[24]~I .oe_sync_reset = "none";
defparam \q[24]~I .operation_mode = "output";
defparam \q[24]~I .output_async_reset = "none";
defparam \q[24]~I .output_power_up = "low";
defparam \q[24]~I .output_register_mode = "none";
defparam \q[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[23]~I (
	.datain(\inst|q[23]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[23]));
// synopsys translate_off
defparam \q[23]~I .input_async_reset = "none";
defparam \q[23]~I .input_power_up = "low";
defparam \q[23]~I .input_register_mode = "none";
defparam \q[23]~I .input_sync_reset = "none";
defparam \q[23]~I .oe_async_reset = "none";
defparam \q[23]~I .oe_power_up = "low";
defparam \q[23]~I .oe_register_mode = "none";
defparam \q[23]~I .oe_sync_reset = "none";
defparam \q[23]~I .operation_mode = "output";
defparam \q[23]~I .output_async_reset = "none";
defparam \q[23]~I .output_power_up = "low";
defparam \q[23]~I .output_register_mode = "none";
defparam \q[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[22]~I (
	.datain(\inst|q[22]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[22]));
// synopsys translate_off
defparam \q[22]~I .input_async_reset = "none";
defparam \q[22]~I .input_power_up = "low";
defparam \q[22]~I .input_register_mode = "none";
defparam \q[22]~I .input_sync_reset = "none";
defparam \q[22]~I .oe_async_reset = "none";
defparam \q[22]~I .oe_power_up = "low";
defparam \q[22]~I .oe_register_mode = "none";
defparam \q[22]~I .oe_sync_reset = "none";
defparam \q[22]~I .operation_mode = "output";
defparam \q[22]~I .output_async_reset = "none";
defparam \q[22]~I .output_power_up = "low";
defparam \q[22]~I .output_register_mode = "none";
defparam \q[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[21]~I (
	.datain(\inst|q[21]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[21]));
// synopsys translate_off
defparam \q[21]~I .input_async_reset = "none";
defparam \q[21]~I .input_power_up = "low";
defparam \q[21]~I .input_register_mode = "none";
defparam \q[21]~I .input_sync_reset = "none";
defparam \q[21]~I .oe_async_reset = "none";
defparam \q[21]~I .oe_power_up = "low";
defparam \q[21]~I .oe_register_mode = "none";
defparam \q[21]~I .oe_sync_reset = "none";
defparam \q[21]~I .operation_mode = "output";
defparam \q[21]~I .output_async_reset = "none";
defparam \q[21]~I .output_power_up = "low";
defparam \q[21]~I .output_register_mode = "none";
defparam \q[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[20]~I (
	.datain(\inst|q[20]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[20]));
// synopsys translate_off
defparam \q[20]~I .input_async_reset = "none";
defparam \q[20]~I .input_power_up = "low";
defparam \q[20]~I .input_register_mode = "none";
defparam \q[20]~I .input_sync_reset = "none";
defparam \q[20]~I .oe_async_reset = "none";
defparam \q[20]~I .oe_power_up = "low";
defparam \q[20]~I .oe_register_mode = "none";
defparam \q[20]~I .oe_sync_reset = "none";
defparam \q[20]~I .operation_mode = "output";
defparam \q[20]~I .output_async_reset = "none";
defparam \q[20]~I .output_power_up = "low";
defparam \q[20]~I .output_register_mode = "none";
defparam \q[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[19]~I (
	.datain(\inst|q[19]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[19]));
// synopsys translate_off
defparam \q[19]~I .input_async_reset = "none";
defparam \q[19]~I .input_power_up = "low";
defparam \q[19]~I .input_register_mode = "none";
defparam \q[19]~I .input_sync_reset = "none";
defparam \q[19]~I .oe_async_reset = "none";
defparam \q[19]~I .oe_power_up = "low";
defparam \q[19]~I .oe_register_mode = "none";
defparam \q[19]~I .oe_sync_reset = "none";
defparam \q[19]~I .operation_mode = "output";
defparam \q[19]~I .output_async_reset = "none";
defparam \q[19]~I .output_power_up = "low";
defparam \q[19]~I .output_register_mode = "none";
defparam \q[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[18]~I (
	.datain(\inst|q[18]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[18]));
// synopsys translate_off
defparam \q[18]~I .input_async_reset = "none";
defparam \q[18]~I .input_power_up = "low";
defparam \q[18]~I .input_register_mode = "none";
defparam \q[18]~I .input_sync_reset = "none";
defparam \q[18]~I .oe_async_reset = "none";
defparam \q[18]~I .oe_power_up = "low";
defparam \q[18]~I .oe_register_mode = "none";
defparam \q[18]~I .oe_sync_reset = "none";
defparam \q[18]~I .operation_mode = "output";
defparam \q[18]~I .output_async_reset = "none";
defparam \q[18]~I .output_power_up = "low";
defparam \q[18]~I .output_register_mode = "none";
defparam \q[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[17]~I (
	.datain(\inst|q[17]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[17]));
// synopsys translate_off
defparam \q[17]~I .input_async_reset = "none";
defparam \q[17]~I .input_power_up = "low";
defparam \q[17]~I .input_register_mode = "none";
defparam \q[17]~I .input_sync_reset = "none";
defparam \q[17]~I .oe_async_reset = "none";
defparam \q[17]~I .oe_power_up = "low";
defparam \q[17]~I .oe_register_mode = "none";
defparam \q[17]~I .oe_sync_reset = "none";
defparam \q[17]~I .operation_mode = "output";
defparam \q[17]~I .output_async_reset = "none";
defparam \q[17]~I .output_power_up = "low";
defparam \q[17]~I .output_register_mode = "none";
defparam \q[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[16]~I (
	.datain(\inst|q[16]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[16]));
// synopsys translate_off
defparam \q[16]~I .input_async_reset = "none";
defparam \q[16]~I .input_power_up = "low";
defparam \q[16]~I .input_register_mode = "none";
defparam \q[16]~I .input_sync_reset = "none";
defparam \q[16]~I .oe_async_reset = "none";
defparam \q[16]~I .oe_power_up = "low";
defparam \q[16]~I .oe_register_mode = "none";
defparam \q[16]~I .oe_sync_reset = "none";
defparam \q[16]~I .operation_mode = "output";
defparam \q[16]~I .output_async_reset = "none";
defparam \q[16]~I .output_power_up = "low";
defparam \q[16]~I .output_register_mode = "none";
defparam \q[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[15]~I (
	.datain(\inst|q[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[15]));
// synopsys translate_off
defparam \q[15]~I .input_async_reset = "none";
defparam \q[15]~I .input_power_up = "low";
defparam \q[15]~I .input_register_mode = "none";
defparam \q[15]~I .input_sync_reset = "none";
defparam \q[15]~I .oe_async_reset = "none";
defparam \q[15]~I .oe_power_up = "low";
defparam \q[15]~I .oe_register_mode = "none";
defparam \q[15]~I .oe_sync_reset = "none";
defparam \q[15]~I .operation_mode = "output";
defparam \q[15]~I .output_async_reset = "none";
defparam \q[15]~I .output_power_up = "low";
defparam \q[15]~I .output_register_mode = "none";
defparam \q[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[14]~I (
	.datain(\inst|q[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[14]));
// synopsys translate_off
defparam \q[14]~I .input_async_reset = "none";
defparam \q[14]~I .input_power_up = "low";
defparam \q[14]~I .input_register_mode = "none";
defparam \q[14]~I .input_sync_reset = "none";
defparam \q[14]~I .oe_async_reset = "none";
defparam \q[14]~I .oe_power_up = "low";
defparam \q[14]~I .oe_register_mode = "none";
defparam \q[14]~I .oe_sync_reset = "none";
defparam \q[14]~I .operation_mode = "output";
defparam \q[14]~I .output_async_reset = "none";
defparam \q[14]~I .output_power_up = "low";
defparam \q[14]~I .output_register_mode = "none";
defparam \q[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[13]~I (
	.datain(\inst|q[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[13]));
// synopsys translate_off
defparam \q[13]~I .input_async_reset = "none";
defparam \q[13]~I .input_power_up = "low";
defparam \q[13]~I .input_register_mode = "none";
defparam \q[13]~I .input_sync_reset = "none";
defparam \q[13]~I .oe_async_reset = "none";
defparam \q[13]~I .oe_power_up = "low";
defparam \q[13]~I .oe_register_mode = "none";
defparam \q[13]~I .oe_sync_reset = "none";
defparam \q[13]~I .operation_mode = "output";
defparam \q[13]~I .output_async_reset = "none";
defparam \q[13]~I .output_power_up = "low";
defparam \q[13]~I .output_register_mode = "none";
defparam \q[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[12]~I (
	.datain(\inst|q[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[12]));
// synopsys translate_off
defparam \q[12]~I .input_async_reset = "none";
defparam \q[12]~I .input_power_up = "low";
defparam \q[12]~I .input_register_mode = "none";
defparam \q[12]~I .input_sync_reset = "none";
defparam \q[12]~I .oe_async_reset = "none";
defparam \q[12]~I .oe_power_up = "low";
defparam \q[12]~I .oe_register_mode = "none";
defparam \q[12]~I .oe_sync_reset = "none";
defparam \q[12]~I .operation_mode = "output";
defparam \q[12]~I .output_async_reset = "none";
defparam \q[12]~I .output_power_up = "low";
defparam \q[12]~I .output_register_mode = "none";
defparam \q[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[11]~I (
	.datain(\inst|q[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[11]));
// synopsys translate_off
defparam \q[11]~I .input_async_reset = "none";
defparam \q[11]~I .input_power_up = "low";
defparam \q[11]~I .input_register_mode = "none";
defparam \q[11]~I .input_sync_reset = "none";
defparam \q[11]~I .oe_async_reset = "none";
defparam \q[11]~I .oe_power_up = "low";
defparam \q[11]~I .oe_register_mode = "none";
defparam \q[11]~I .oe_sync_reset = "none";
defparam \q[11]~I .operation_mode = "output";
defparam \q[11]~I .output_async_reset = "none";
defparam \q[11]~I .output_power_up = "low";
defparam \q[11]~I .output_register_mode = "none";
defparam \q[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[10]~I (
	.datain(\inst|q[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[10]));
// synopsys translate_off
defparam \q[10]~I .input_async_reset = "none";
defparam \q[10]~I .input_power_up = "low";
defparam \q[10]~I .input_register_mode = "none";
defparam \q[10]~I .input_sync_reset = "none";
defparam \q[10]~I .oe_async_reset = "none";
defparam \q[10]~I .oe_power_up = "low";
defparam \q[10]~I .oe_register_mode = "none";
defparam \q[10]~I .oe_sync_reset = "none";
defparam \q[10]~I .operation_mode = "output";
defparam \q[10]~I .output_async_reset = "none";
defparam \q[10]~I .output_power_up = "low";
defparam \q[10]~I .output_register_mode = "none";
defparam \q[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[9]~I (
	.datain(\inst|q[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[9]));
// synopsys translate_off
defparam \q[9]~I .input_async_reset = "none";
defparam \q[9]~I .input_power_up = "low";
defparam \q[9]~I .input_register_mode = "none";
defparam \q[9]~I .input_sync_reset = "none";
defparam \q[9]~I .oe_async_reset = "none";
defparam \q[9]~I .oe_power_up = "low";
defparam \q[9]~I .oe_register_mode = "none";
defparam \q[9]~I .oe_sync_reset = "none";
defparam \q[9]~I .operation_mode = "output";
defparam \q[9]~I .output_async_reset = "none";
defparam \q[9]~I .output_power_up = "low";
defparam \q[9]~I .output_register_mode = "none";
defparam \q[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[8]~I (
	.datain(\inst|q[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[8]));
// synopsys translate_off
defparam \q[8]~I .input_async_reset = "none";
defparam \q[8]~I .input_power_up = "low";
defparam \q[8]~I .input_register_mode = "none";
defparam \q[8]~I .input_sync_reset = "none";
defparam \q[8]~I .oe_async_reset = "none";
defparam \q[8]~I .oe_power_up = "low";
defparam \q[8]~I .oe_register_mode = "none";
defparam \q[8]~I .oe_sync_reset = "none";
defparam \q[8]~I .operation_mode = "output";
defparam \q[8]~I .output_async_reset = "none";
defparam \q[8]~I .output_power_up = "low";
defparam \q[8]~I .output_register_mode = "none";
defparam \q[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[7]~I (
	.datain(\inst|q[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[7]));
// synopsys translate_off
defparam \q[7]~I .input_async_reset = "none";
defparam \q[7]~I .input_power_up = "low";
defparam \q[7]~I .input_register_mode = "none";
defparam \q[7]~I .input_sync_reset = "none";
defparam \q[7]~I .oe_async_reset = "none";
defparam \q[7]~I .oe_power_up = "low";
defparam \q[7]~I .oe_register_mode = "none";
defparam \q[7]~I .oe_sync_reset = "none";
defparam \q[7]~I .operation_mode = "output";
defparam \q[7]~I .output_async_reset = "none";
defparam \q[7]~I .output_power_up = "low";
defparam \q[7]~I .output_register_mode = "none";
defparam \q[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[6]~I (
	.datain(\inst|q[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[6]));
// synopsys translate_off
defparam \q[6]~I .input_async_reset = "none";
defparam \q[6]~I .input_power_up = "low";
defparam \q[6]~I .input_register_mode = "none";
defparam \q[6]~I .input_sync_reset = "none";
defparam \q[6]~I .oe_async_reset = "none";
defparam \q[6]~I .oe_power_up = "low";
defparam \q[6]~I .oe_register_mode = "none";
defparam \q[6]~I .oe_sync_reset = "none";
defparam \q[6]~I .operation_mode = "output";
defparam \q[6]~I .output_async_reset = "none";
defparam \q[6]~I .output_power_up = "low";
defparam \q[6]~I .output_register_mode = "none";
defparam \q[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[5]~I (
	.datain(\inst|q[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[5]));
// synopsys translate_off
defparam \q[5]~I .input_async_reset = "none";
defparam \q[5]~I .input_power_up = "low";
defparam \q[5]~I .input_register_mode = "none";
defparam \q[5]~I .input_sync_reset = "none";
defparam \q[5]~I .oe_async_reset = "none";
defparam \q[5]~I .oe_power_up = "low";
defparam \q[5]~I .oe_register_mode = "none";
defparam \q[5]~I .oe_sync_reset = "none";
defparam \q[5]~I .operation_mode = "output";
defparam \q[5]~I .output_async_reset = "none";
defparam \q[5]~I .output_power_up = "low";
defparam \q[5]~I .output_register_mode = "none";
defparam \q[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[4]~I (
	.datain(\inst|q[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[4]));
// synopsys translate_off
defparam \q[4]~I .input_async_reset = "none";
defparam \q[4]~I .input_power_up = "low";
defparam \q[4]~I .input_register_mode = "none";
defparam \q[4]~I .input_sync_reset = "none";
defparam \q[4]~I .oe_async_reset = "none";
defparam \q[4]~I .oe_power_up = "low";
defparam \q[4]~I .oe_register_mode = "none";
defparam \q[4]~I .oe_sync_reset = "none";
defparam \q[4]~I .operation_mode = "output";
defparam \q[4]~I .output_async_reset = "none";
defparam \q[4]~I .output_power_up = "low";
defparam \q[4]~I .output_register_mode = "none";
defparam \q[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[3]~I (
	.datain(\inst|q[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[3]));
// synopsys translate_off
defparam \q[3]~I .input_async_reset = "none";
defparam \q[3]~I .input_power_up = "low";
defparam \q[3]~I .input_register_mode = "none";
defparam \q[3]~I .input_sync_reset = "none";
defparam \q[3]~I .oe_async_reset = "none";
defparam \q[3]~I .oe_power_up = "low";
defparam \q[3]~I .oe_register_mode = "none";
defparam \q[3]~I .oe_sync_reset = "none";
defparam \q[3]~I .operation_mode = "output";
defparam \q[3]~I .output_async_reset = "none";
defparam \q[3]~I .output_power_up = "low";
defparam \q[3]~I .output_register_mode = "none";
defparam \q[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[2]~I (
	.datain(\inst|q[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[2]));
// synopsys translate_off
defparam \q[2]~I .input_async_reset = "none";
defparam \q[2]~I .input_power_up = "low";
defparam \q[2]~I .input_register_mode = "none";
defparam \q[2]~I .input_sync_reset = "none";
defparam \q[2]~I .oe_async_reset = "none";
defparam \q[2]~I .oe_power_up = "low";
defparam \q[2]~I .oe_register_mode = "none";
defparam \q[2]~I .oe_sync_reset = "none";
defparam \q[2]~I .operation_mode = "output";
defparam \q[2]~I .output_async_reset = "none";
defparam \q[2]~I .output_power_up = "low";
defparam \q[2]~I .output_register_mode = "none";
defparam \q[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[1]~I (
	.datain(\inst|q[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[1]));
// synopsys translate_off
defparam \q[1]~I .input_async_reset = "none";
defparam \q[1]~I .input_power_up = "low";
defparam \q[1]~I .input_register_mode = "none";
defparam \q[1]~I .input_sync_reset = "none";
defparam \q[1]~I .oe_async_reset = "none";
defparam \q[1]~I .oe_power_up = "low";
defparam \q[1]~I .oe_register_mode = "none";
defparam \q[1]~I .oe_sync_reset = "none";
defparam \q[1]~I .operation_mode = "output";
defparam \q[1]~I .output_async_reset = "none";
defparam \q[1]~I .output_power_up = "low";
defparam \q[1]~I .output_register_mode = "none";
defparam \q[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[0]~I (
	.datain(\inst|q[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[0]));
// synopsys translate_off
defparam \q[0]~I .input_async_reset = "none";
defparam \q[0]~I .input_power_up = "low";
defparam \q[0]~I .input_register_mode = "none";
defparam \q[0]~I .input_sync_reset = "none";
defparam \q[0]~I .oe_async_reset = "none";
defparam \q[0]~I .oe_power_up = "low";
defparam \q[0]~I .oe_register_mode = "none";
defparam \q[0]~I .oe_sync_reset = "none";
defparam \q[0]~I .operation_mode = "output";
defparam \q[0]~I .output_async_reset = "none";
defparam \q[0]~I .output_power_up = "low";
defparam \q[0]~I .output_register_mode = "none";
defparam \q[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
