Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab -prj xsim.prj -debug typical -sv_root /home/sogang/Desktop/riscv_platform_1020/cosim_bfm_library/lib/xsim/linux_x86_64 -sv_lib cosim_dpi_bfm.so top -s top_snapshot 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/bench.cosim/verilog/top.sv" into library work
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/bench.cosim/verilog/tester.sv" into library work
INFO: [VRFC 10-311] analyzing module tester
WARNING: [VRFC 10-3824] variable 'byte_idx' must explicitly be declared as automatic or static [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/bench.cosim/verilog/tester.sv:117]
WARNING: [VRFC 10-3824] variable 'bit_pos' must explicitly be declared as automatic or static [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/bench.cosim/verilog/tester.sv:121]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/bench.cosim/verilog/cosim_bfm_axi_lite.sv" into library work
INFO: [VRFC 10-311] analyzing module cosim_bfm_axi_lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sogang/Desktop/riscv_platform_1020/cosim_bfm_library/include/verilog/cosim_bfm_axi_dpi.sv" into library work
INFO: [VRFC 10-311] analyzing module cosim_bfm_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_axi_lite.v" into library work
INFO: [VRFC 10-311] analyzing module i2c_axi_lite_if
INFO: [VRFC 10-311] analyzing module I2C
INFO: [VRFC 10-311] analyzing module i2c_csr
INFO: [VRFC 10-311] analyzing module i2c_axi_lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v" into library work
INFO: [VRFC 10-311] analyzing module axi4_to_lite_fifo_sync
INFO: [VRFC 10-311] analyzing module axi4_to_lite
INFO: [VRFC 10-311] analyzing module axi4_to_lite_write
INFO: [VRFC 10-311] analyzing module axi4_to_lite_read
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'irq' remains unconnected for this instance [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_axi_lite.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package work.$unit_top_sv
Compiling module work.cosim_bfm_axi(AXI_WIDTH_ID=2)
Compiling module work.axi4_to_lite_fifo_sync(FDW=36,FA...
Compiling module work.axi4_to_lite_write_default
Compiling module work.axi4_to_lite_fifo_sync(FDW=34,FA...
Compiling module work.axi4_to_lite_read_default
Compiling module work.axi4_to_lite(AXI_WIDTH_ID=2)
Compiling module work.cosim_bfm_axi_lite_default
Compiling module work.i2c_axi_lite_if
Compiling module work.i2c_csr(CLK_FREQ=10000000)
Compiling module work.I2C(Hz_counter=10)
Compiling module work.i2c_axi_lite_default
Compiling module work.tester
Compiling module work.top
Built simulation snapshot top_snapshot
