{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529107896830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529107896834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 17:11:36 2018 " "Processing started: Fri Jun 15 17:11:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529107896834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529107896834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synchronous_counter -c top_sync_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off synchronous_counter -c top_sync_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529107896835 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1529107897365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_sync_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top_sync_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_counter-arch " "Found design unit 1: sync_counter-arch" {  } { { "src/top_sync_counter.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/top_sync_counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529107908519 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_counter " "Found entity 1: sync_counter" {  } { { "src/top_sync_counter.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/top_sync_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529107908519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529107908519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tff_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tff_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tff_sync-RTL " "Found design unit 1: tff_sync-RTL" {  } { { "src/tff_sync.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/tff_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529107908525 ""} { "Info" "ISGN_ENTITY_NAME" "1 tff_sync " "Found entity 1: tff_sync" {  } { { "src/tff_sync.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/tff_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529107908525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529107908525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sync_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sync_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_tb-RTL " "Found design unit 1: sync_tb-RTL" {  } { { "src/sync_tb.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/sync_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529107908525 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_tb " "Found entity 1: sync_tb" {  } { { "src/sync_tb.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/sync_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529107908525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529107908525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sync_counter " "Elaborating entity \"sync_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529107908564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tff_sync tff_sync:\\syncs:0:tff A:rtl " "Elaborating entity \"tff_sync\" using architecture \"A:rtl\" for hierarchy \"tff_sync:\\syncs:0:tff\"" {  } { { "src/top_sync_counter.vhd" "\\syncs:0:tff" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/top_sync_counter.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529107908575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529107909180 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529107909639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529107909639 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529107909695 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529107909695 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529107909695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529107909695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529107909739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 17:11:49 2018 " "Processing ended: Fri Jun 15 17:11:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529107909739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529107909739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529107909739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529107909739 ""}
