
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19620 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 387.840 ; gain = 97.961
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/vivado_projects/ALU/ALU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'calculate' [D:/vivado_projects/ALU/ALU.srcs/sources_1/new/calculate.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado_projects/ALU/ALU.srcs/sources_1/new/calculate.v:33]
INFO: [Synth 8-256] done synthesizing module 'calculate' (1#1) [D:/vivado_projects/ALU/ALU.srcs/sources_1/new/calculate.v:23]
INFO: [Synth 8-638] synthesizing module 'display' [D:/vivado_projects/ALU/ALU.srcs/sources_1/new/display.v:22]
INFO: [Synth 8-638] synthesizing module 'seg7' [D:/vivado_projects/ALU/ALU.srcs/sources_1/new/seg.v:22]
INFO: [Synth 8-226] default block is never used [D:/vivado_projects/ALU/ALU.srcs/sources_1/new/seg.v:28]
INFO: [Synth 8-256] done synthesizing module 'seg7' (2#1) [D:/vivado_projects/ALU/ALU.srcs/sources_1/new/seg.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'din' does not match port width (4) of module 'seg7' [D:/vivado_projects/ALU/ALU.srcs/sources_1/new/display.v:60]
INFO: [Synth 8-256] done synthesizing module 'display' (3#1) [D:/vivado_projects/ALU/ALU.srcs/sources_1/new/display.v:22]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/vivado_projects/ALU/ALU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design display has unconnected port s[31]
WARNING: [Synth 8-3331] design display has unconnected port s[30]
WARNING: [Synth 8-3331] design display has unconnected port s[29]
WARNING: [Synth 8-3331] design display has unconnected port s[28]
WARNING: [Synth 8-3331] design display has unconnected port s[27]
WARNING: [Synth 8-3331] design display has unconnected port s[26]
WARNING: [Synth 8-3331] design display has unconnected port s[25]
WARNING: [Synth 8-3331] design display has unconnected port s[24]
WARNING: [Synth 8-3331] design display has unconnected port s[23]
WARNING: [Synth 8-3331] design display has unconnected port s[22]
WARNING: [Synth 8-3331] design display has unconnected port s[21]
WARNING: [Synth 8-3331] design display has unconnected port s[20]
WARNING: [Synth 8-3331] design display has unconnected port s[19]
WARNING: [Synth 8-3331] design display has unconnected port s[18]
WARNING: [Synth 8-3331] design display has unconnected port s[17]
WARNING: [Synth 8-3331] design display has unconnected port s[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 440.199 ; gain = 150.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 440.199 ; gain = 150.320
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado_projects/ALU/ALU.srcs/constrs_1/new/ALU.xdc]
Finished Parsing XDC File [D:/vivado_projects/ALU/ALU.srcs/constrs_1/new/ALU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado_projects/ALU/ALU.srcs/constrs_1/new/ALU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 756.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 756.184 ; gain = 466.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 756.184 ; gain = 466.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 756.184 ; gain = 466.305
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/vivado_projects/ALU/ALU.srcs/sources_1/new/calculate.v:33]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/vivado_projects/ALU/ALU.srcs/sources_1/new/display.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [D:/vivado_projects/ALU/ALU.srcs/sources_1/new/calculate.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 756.184 ; gain = 466.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module calculate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U2/count_reg was removed.  [D:/vivado_projects/ALU/ALU.srcs/sources_1/new/display.v:33]
INFO: [Synth 8-3886] merging instance 'U1/result_reg[12]' (LD) to 'U1/result_reg[9]'
INFO: [Synth 8-3886] merging instance 'U1/result_reg[9]' (LD) to 'U1/result_reg[13]'
INFO: [Synth 8-3886] merging instance 'U1/result_reg[13]' (LD) to 'U1/result_reg[10]'
INFO: [Synth 8-3886] merging instance 'U1/result_reg[10]' (LD) to 'U1/result_reg[14]'
INFO: [Synth 8-3886] merging instance 'U1/result_reg[14]' (LD) to 'U1/result_reg[11]'
INFO: [Synth 8-3886] merging instance 'U1/result_reg[11]' (LD) to 'U1/result_reg[15]'
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/result_reg[16]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 756.184 ; gain = 466.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 764.180 ; gain = 474.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 773.930 ; gain = 484.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 784.945 ; gain = 495.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 784.945 ; gain = 495.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 784.945 ; gain = 495.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 784.945 ; gain = 495.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 784.945 ; gain = 495.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 784.945 ; gain = 495.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 784.945 ; gain = 495.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     1|
|4     |LUT2   |     5|
|5     |LUT4   |     9|
|6     |LUT5   |    11|
|7     |LUT6   |     6|
|8     |FDCE   |    21|
|9     |FDRE   |     8|
|10    |LD     |    10|
|11    |IBUF   |    13|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   102|
|2     |  U1     |calculate |    30|
|3     |  U2     |display   |    47|
|4     |    U4   |seg7      |     7|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 784.945 ; gain = 495.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 784.945 ; gain = 179.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 784.945 ; gain = 495.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 787.352 ; gain = 510.086
INFO: [Common 17-1381] The checkpoint 'D:/vivado_projects/ALU/ALU.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 787.352 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 22:54:53 2023...
