"filename", "language", "Verilog", "comment", "blank", "total"
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\sim\cache_2way_tb.v", "Verilog", 62, 0, 9, 71
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\sim\mem_hier_tb.v", "Verilog", 75, 0, 13, 88
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\sim\memory_tb.v", "Verilog", 37, 5, 6, 48
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\src\cache_2way.v", "Verilog", 69, 0, 6, 75
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\src\cache_controller.v", "Verilog", 305, 16, 38, 359
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\src\cache_ram.v", "Verilog", 45, 3, 6, 54
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\src\cache_way.v", "Verilog", 84, 7, 14, 105
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\src\defines.vh", "Verilog", 9, 0, 2, 11
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\src\mem_hier.v", "Verilog", 55, 0, 5, 60
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\src\memory.v", "Verilog", 35, 0, 6, 41
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\IF_IS.v", "Verilog", 37, 0, 5, 42
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\decoder.v", "Verilog", 118, 16, 24, 158
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\defines.vh", "Verilog", 52, 0, 8, 60
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\imm_gen.v", "Verilog", 13, 0, 2, 15
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\issue_queue.v", "Verilog", 0, 60, 13, 73
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\mcpu.v", "Verilog", 140, 11, 26, 177
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\mux21_32.v", "Verilog", 9, 0, 3, 12
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\mux41_32.v", "Verilog", 14, 0, 3, 17
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\pc.v", "Verilog", 16, 0, 2, 18
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\ram.v", "Verilog", 48, 0, 5, 53
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\rat.v", "Verilog", 64, 8, 10, 82
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\reorder_buffer.v", "Verilog", 98, 9, 17, 124
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\rom.v", "Verilog", 11, 0, 3, 14
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\rs_alu.v", "Verilog", 31, 6, 4, 41
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\sim\IF_ID_tb.v", "Verilog", 27, 9, 7, 43
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\sim\alu_tb.v", "Verilog", 26, 4, 6, 36
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\sim\ctrl_unit_tb.v", "Verilog", 21, 0, 3, 24
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\sim\mcpu_tb.v", "Verilog", 11, 0, 4, 15
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\sim\pc_tb.v", "Verilog", 22, 0, 5, 27
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\sim\ram_tb.v", "Verilog", 27, 0, 6, 33
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\sim\regfile_tb.v", "Verilog", 29, 0, 7, 36
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\sim\rom_tb.v", "Verilog", 12, 0, 4, 16
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\EX_MEM.v", "Verilog", 67, 0, 4, 71
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\ID_EX.v", "Verilog", 120, 10, 3, 133
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\IF_ID.v", "Verilog", 37, 0, 6, 43
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\MEM_WB.v", "Verilog", 52, 0, 3, 55
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\alu.v", "Verilog", 36, 1, 7, 44
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\branch.v", "Verilog", 15, 0, 4, 19
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\ctrl_unit.v", "Verilog", 117, 10, 25, 152
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\defines.v", "Verilog", 48, 0, 8, 56
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\forward_unit.v", "Verilog", 42, 0, 4, 46
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\hazard_unit.v", "Verilog", 24, 0, 3, 27
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\imm_gen.v", "Verilog", 14, 0, 3, 17
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\mcpu.v", "Verilog", 354, 13, 48, 415
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\mux21_32.v", "Verilog", 9, 0, 3, 12
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\mux41_32.v", "Verilog", 14, 0, 4, 18
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\pc.v", "Verilog", 16, 0, 3, 19
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\ram.v", "Verilog", 48, 0, 6, 54
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\regfile.v", "Verilog", 27, 0, 7, 34
"c:\Users\Dell 7080\Desktop\Coding\MCPU\pipeline_cpu\src\rom.v", "Verilog", 11, 0, 4, 15
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\sim\alu_tb.v", "Verilog", 26, 4, 6, 36
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\sim\ctrl_unit_tb.v", "Verilog", 21, 0, 3, 24
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\sim\mcpu_tb.v", "Verilog", 11, 0, 4, 15
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\sim\pc_tb.v", "Verilog", 21, 0, 5, 26
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\sim\ram_tb.v", "Verilog", 21, 0, 5, 26
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\sim\regfile_tb.v", "Verilog", 29, 0, 7, 36
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\sim\rom_tb.v", "Verilog", 12, 0, 4, 16
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\src\alu.v", "Verilog", 36, 1, 7, 44
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\src\branch.v", "Verilog", 15, 0, 4, 19
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\src\ctrl_unit.v", "Verilog", 112, 10, 24, 146
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\src\defines.v", "Verilog", 41, 0, 7, 48
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\src\imm_gen.v", "Verilog", 14, 0, 3, 17
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\src\mcpu.v", "Verilog", 113, 0, 23, 136
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\src\mux21_32.v", "Verilog", 9, 0, 3, 12
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\src\mux41_32.v", "Verilog", 14, 0, 4, 18
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\src\pc.v", "Verilog", 12, 0, 3, 15
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\src\ram.v", "Verilog", 47, 0, 6, 53
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\src\regfile.v", "Verilog", 27, 0, 7, 34
"c:\Users\Dell 7080\Desktop\Coding\MCPU\single_cycle_cpu\src\rom.v", "Verilog", 11, 0, 4, 15
"Total", "-", 3245, 203, 546, 3994