Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Jan 28 15:54:59 2025
| Host         : galadhon.ifi.uio.no running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file first_timing_summary_routed.rpt -pb first_timing_summary_routed.pb -rpx first_timing_summary_routed.rpx -warn_on_violation
| Design       : first
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.634        0.000                      0                    8        0.082        0.000                      0                    8        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.634        0.000                      0                    8        0.082        0.000                      0                    8        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.642ns (26.661%)  route 1.766ns (73.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 15.436 - 10.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.518     6.583 r  count_reg[3]/Q
                         net (fo=5, routed)           1.766     8.349    count_OBUF[3]
    SLICE_X112Y51        LUT6 (Prop_lut6_I4_O)        0.124     8.473 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.473    next_count[3]
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.690    15.436    clk_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.629    16.065    
                         clock uncertainty           -0.035    16.029    
    SLICE_X112Y51        FDRE (Setup_fdre_C_D)        0.077    16.106    count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.106    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.456ns (27.484%)  route 1.203ns (72.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     6.521 r  count_reg[1]/Q
                         net (fo=8, routed)           1.203     7.724    count_OBUF[1]
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700    15.447    clk_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[1]/C
                         clock pessimism              0.449    15.896    
                         clock uncertainty           -0.035    15.861    
    SLICE_X113Y48        FDRE (Setup_fdre_C_D)       -0.081    15.780    prev_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.780    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.117ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.456ns (28.177%)  route 1.162ns (71.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     6.521 r  count_reg[2]/Q
                         net (fo=6, routed)           1.162     7.683    count_OBUF[2]
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700    15.447    clk_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[2]/C
                         clock pessimism              0.449    15.896    
                         clock uncertainty           -0.035    15.861    
    SLICE_X113Y48        FDRE (Setup_fdre_C_D)       -0.061    15.800    prev_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.800    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  8.117    

Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.518ns (34.312%)  route 0.992ns (65.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.518     6.583 r  count_reg[3]/Q
                         net (fo=5, routed)           0.992     7.574    count_OBUF[3]
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700    15.447    clk_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[3]/C
                         clock pessimism              0.449    15.896    
                         clock uncertainty           -0.035    15.861    
    SLICE_X113Y48        FDRE (Setup_fdre_C_D)       -0.058    15.803    prev_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.803    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  8.228    

Slack (MET) :             8.555ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.456ns (38.838%)  route 0.718ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     6.521 r  count_reg[0]/Q
                         net (fo=8, routed)           0.718     7.239    count_OBUF[0]
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700    15.447    clk_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[0]/C
                         clock pessimism              0.449    15.896    
                         clock uncertainty           -0.035    15.861    
    SLICE_X113Y48        FDRE (Setup_fdre_C_D)       -0.067    15.794    prev_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.794    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  8.555    

Slack (MET) :             8.567ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.608ns (42.098%)  route 0.836ns (57.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 15.436 - 10.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     6.521 r  count_reg[1]/Q
                         net (fo=8, routed)           0.836     7.357    count_OBUF[1]
    SLICE_X113Y51        LUT5 (Prop_lut5_I4_O)        0.152     7.509 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.509    next_count[1]
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.690    15.436    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.629    16.065    
                         clock uncertainty           -0.035    16.029    
    SLICE_X113Y51        FDRE (Setup_fdre_C_D)        0.047    16.076    count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  8.567    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.580ns (44.488%)  route 0.724ns (55.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 15.436 - 10.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     6.521 r  count_reg[0]/Q
                         net (fo=8, routed)           0.724     7.244    count_OBUF[0]
    SLICE_X113Y51        LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.368    next_count[2]
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.690    15.436    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.629    16.065    
                         clock uncertainty           -0.035    16.029    
    SLICE_X113Y51        FDRE (Setup_fdre_C_D)        0.031    16.060    count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.580ns (45.697%)  route 0.689ns (54.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 15.436 - 10.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     6.521 f  count_reg[0]/Q
                         net (fo=8, routed)           0.689     7.210    count_OBUF[0]
    SLICE_X113Y51        LUT3 (Prop_lut3_I2_O)        0.124     7.334 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.334    next_count[0]
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.690    15.436    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.629    16.065    
                         clock uncertainty           -0.035    16.029    
    SLICE_X113Y51        FDRE (Setup_fdre_C_D)        0.031    16.060    count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  8.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.168%)  route 0.284ns (66.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.141     2.146 r  count_reg[0]/Q
                         net (fo=8, routed)           0.284     2.430    count_OBUF[0]
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.638    clk_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[0]/C
                         clock pessimism             -0.360     2.279    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.070     2.349    prev_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.081%)  route 0.079ns (29.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.141     2.146 r  count_reg[2]/Q
                         net (fo=6, routed)           0.079     2.226    count_OBUF[2]
    SLICE_X112Y51        LUT6 (Prop_lut6_I5_O)        0.045     2.271 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.271    next_count[3]
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.619     2.018    
    SLICE_X112Y51        FDRE (Hold_fdre_C_D)         0.120     2.138    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.164ns (29.354%)  route 0.395ns (70.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.164     2.169 r  count_reg[3]/Q
                         net (fo=5, routed)           0.395     2.564    count_OBUF[3]
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.638    clk_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[3]/C
                         clock pessimism             -0.360     2.279    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.072     2.351    prev_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.805%)  route 0.166ns (47.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.141     2.146 r  count_reg[1]/Q
                         net (fo=8, routed)           0.166     2.313    count_OBUF[1]
    SLICE_X113Y51        LUT6 (Prop_lut6_I5_O)        0.045     2.358 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.358    next_count[2]
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.632     2.005    
    SLICE_X113Y51        FDRE (Hold_fdre_C_D)         0.092     2.097    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.185ns (42.214%)  route 0.253ns (57.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.141     2.146 r  count_reg[0]/Q
                         net (fo=8, routed)           0.253     2.400    count_OBUF[0]
    SLICE_X113Y51        LUT5 (Prop_lut5_I2_O)        0.044     2.444 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.444    next_count[1]
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.632     2.005    
    SLICE_X113Y51        FDRE (Hold_fdre_C_D)         0.105     2.110    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.346%)  route 0.253ns (57.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.141     2.146 f  count_reg[0]/Q
                         net (fo=8, routed)           0.253     2.400    count_OBUF[0]
    SLICE_X113Y51        LUT3 (Prop_lut3_I2_O)        0.045     2.445 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.445    next_count[0]
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.632     2.005    
    SLICE_X113Y51        FDRE (Hold_fdre_C_D)         0.092     2.097    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.366%)  route 0.551ns (79.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.141     2.146 r  count_reg[2]/Q
                         net (fo=6, routed)           0.551     2.698    count_OBUF[2]
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.638    clk_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[2]/C
                         clock pessimism             -0.360     2.279    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.070     2.349    prev_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.911%)  route 0.567ns (80.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.141     2.146 r  count_reg[1]/Q
                         net (fo=8, routed)           0.567     2.713    count_OBUF[1]
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.638    clk_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[1]/C
                         clock pessimism             -0.360     2.279    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.066     2.345    prev_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y51  count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y51  count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y51  count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y51  count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y48  prev_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y48  prev_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y48  prev_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y48  prev_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y51  count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y51  count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y51  count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y51  count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y51  count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y51  count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y51  count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y51  count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y48  prev_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y48  prev_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y51  count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y51  count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y51  count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y51  count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y51  count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y51  count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y51  count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y51  count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y48  prev_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y48  prev_count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_count
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.273ns  (logic 4.436ns (47.839%)  route 4.837ns (52.161%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     6.521 r  count_reg[1]/Q
                         net (fo=8, routed)           1.489     8.010    count_OBUF[1]
    SLICE_X113Y48        LUT4 (Prop_lut4_I3_O)        0.152     8.162 r  max_count_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.154     8.316    max_count1
    SLICE_X113Y48        LUT5 (Prop_lut5_I4_O)        0.326     8.642 r  max_count_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.193    11.835    max_count_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.502    15.337 r  max_count_OBUF_inst/O
                         net (fo=0)                   0.000    15.337    max_count
    U14                                                               r  max_count (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_count
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.041ns  (logic 4.216ns (52.435%)  route 3.825ns (47.565%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     6.521 f  count_reg[1]/Q
                         net (fo=8, routed)           1.489     8.010    count_OBUF[1]
    SLICE_X113Y48        LUT4 (Prop_lut4_I3_O)        0.124     8.134 r  min_count_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.665     8.799    min_count1
    SLICE_X113Y48        LUT5 (Prop_lut5_I4_O)        0.124     8.923 r  min_count_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.670    10.593    min_count_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.512    14.106 r  min_count_OBUF_inst/O
                         net (fo=0)                   0.000    14.106    min_count
    U19                                                               r  min_count (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.558ns  (logic 3.987ns (60.797%)  route 2.571ns (39.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     6.521 r  count_reg[2]/Q
                         net (fo=6, routed)           2.571     9.092    count_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    12.623 r  count_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.623    count[2]
    U22                                                               r  count[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.306ns  (logic 3.970ns (62.948%)  route 2.337ns (37.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     6.521 r  count_reg[1]/Q
                         net (fo=8, routed)           2.337     8.857    count_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    12.371 r  count_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.371    count[1]
    T21                                                               r  count[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.223ns  (logic 4.048ns (65.047%)  route 2.175ns (34.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.518     6.583 r  count_reg[3]/Q
                         net (fo=5, routed)           2.175     8.758    count_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    12.288 r  count_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.288    count[3]
    U21                                                               r  count[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.986ns  (logic 3.978ns (66.461%)  route 2.008ns (33.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     6.521 r  count_reg[0]/Q
                         net (fo=8, routed)           2.008     8.528    count_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    12.051 r  count_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.051    count[0]
    T22                                                               r  count[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prev_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_count
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.399ns (76.134%)  route 0.439ns (23.866%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.641     2.007    clk_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.141     2.148 f  prev_count_reg[3]/Q
                         net (fo=2, routed)           0.114     2.262    prev_count[3]
    SLICE_X113Y48        LUT5 (Prop_lut5_I3_O)        0.045     2.307 r  min_count_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.324     2.632    min_count_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.213     3.845 r  min_count_OBUF_inst/O
                         net (fo=0)                   0.000     3.845    min_count
    U19                                                               r  min_count (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.364ns (72.882%)  route 0.508ns (27.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.141     2.146 r  count_reg[0]/Q
                         net (fo=8, routed)           0.508     2.654    count_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.877 r  count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.877    count[0]
    T22                                                               r  count[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.395ns (71.677%)  route 0.551ns (28.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.164     2.169 r  count_reg[3]/Q
                         net (fo=5, routed)           0.551     2.720    count_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.951 r  count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.951    count[3]
    U21                                                               r  count[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.356ns (65.356%)  route 0.719ns (34.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.141     2.146 r  count_reg[1]/Q
                         net (fo=8, routed)           0.719     2.865    count_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     4.080 r  count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.080    count[1]
    T21                                                               r  count[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.373ns (63.010%)  route 0.806ns (36.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.141     2.146 r  count_reg[2]/Q
                         net (fo=6, routed)           0.806     2.952    count_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     4.184 r  count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.184    count[2]
    U22                                                               r  count[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_count
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.389ns (53.723%)  route 1.197ns (46.277%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.641     2.007    clk_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  prev_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.141     2.148 r  prev_count_reg[3]/Q
                         net (fo=2, routed)           0.200     2.348    prev_count[3]
    SLICE_X113Y48        LUT5 (Prop_lut5_I1_O)        0.045     2.393 r  max_count_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.996     3.390    max_count_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.203     4.593 r  max_count_OBUF_inst/O
                         net (fo=0)                   0.000     4.593    max_count
    U14                                                               r  max_count (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.459ns  (logic 1.702ns (31.182%)  route 3.757ns (68.818%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  up_IBUF_inst/O
                         net (fo=3, routed)           3.236     4.691    up_IBUF
    SLICE_X113Y51        LUT3 (Prop_lut3_I1_O)        0.124     4.815 r  count[3]_i_2/O
                         net (fo=1, routed)           0.520     5.335    count[3]_i_2_n_0
    SLICE_X112Y51        LUT6 (Prop_lut6_I2_O)        0.124     5.459 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.459    next_count[3]
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256     3.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.690     5.436    clk_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.173ns  (logic 1.578ns (30.508%)  route 3.595ns (69.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  up_IBUF_inst/O
                         net (fo=3, routed)           3.595     5.049    up_IBUF
    SLICE_X113Y51        LUT6 (Prop_lut6_I3_O)        0.124     5.173 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     5.173    next_count[2]
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256     3.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.690     5.436    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.809ns  (logic 1.572ns (32.696%)  route 3.236ns (67.304%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  up_IBUF_inst/O
                         net (fo=3, routed)           3.236     4.691    up_IBUF
    SLICE_X113Y51        LUT5 (Prop_lut5_I3_O)        0.118     4.809 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.809    next_count[1]
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256     3.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.690     5.436    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 inp[0]
                            (input port)
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.004ns  (logic 1.611ns (40.230%)  route 2.393ns (59.770%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  inp[0] (IN)
                         net (fo=0)                   0.000     0.000    inp[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  inp_IBUF[0]_inst/O
                         net (fo=1, routed)           2.393     3.880    inp_IBUF[0]
    SLICE_X113Y51        LUT3 (Prop_lut3_I0_O)        0.124     4.004 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.004    next_count[0]
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256     3.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.690     5.436    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.504ns  (logic 1.448ns (57.836%)  route 1.056ns (42.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.056     2.504    reset_IBUF
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256     3.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.690     5.436    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.504ns  (logic 1.448ns (57.836%)  route 1.056ns (42.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.056     2.504    reset_IBUF
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256     3.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.690     5.436    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.504ns  (logic 1.448ns (57.836%)  route 1.056ns (42.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.056     2.504    reset_IBUF
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256     3.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.690     5.436    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.504ns  (logic 1.448ns (57.836%)  route 1.056ns (42.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.056     2.504    reset_IBUF
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256     3.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.690     5.436    clk_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.216ns (34.545%)  route 0.410ns (65.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.410     0.626    reset_IBUF
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.216ns (34.545%)  route 0.410ns (65.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.410     0.626    reset_IBUF
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.216ns (34.545%)  route 0.410ns (65.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.410     0.626    reset_IBUF
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.216ns (34.545%)  route 0.410ns (65.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.410     0.626    reset_IBUF
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 inp[0]
                            (input port)
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.300ns (24.540%)  route 0.921ns (75.460%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  inp[0] (IN)
                         net (fo=0)                   0.000     0.000    inp[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  inp_IBUF[0]_inst/O
                         net (fo=1, routed)           0.921     1.176    inp_IBUF[0]
    SLICE_X113Y51        LUT3 (Prop_lut3_I0_O)        0.045     1.221 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.221    next_count[0]
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.281ns (21.571%)  route 1.021ns (78.429%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  load_IBUF_inst/O
                         net (fo=4, routed)           1.021     1.260    load_IBUF
    SLICE_X113Y51        LUT5 (Prop_lut5_I1_O)        0.042     1.302 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.302    next_count[1]
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 inp[2]
                            (input port)
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.354ns  (logic 0.269ns (19.876%)  route 1.085ns (80.124%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  inp[2] (IN)
                         net (fo=0)                   0.000     0.000    inp[2]
    H22                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  inp_IBUF[2]_inst/O
                         net (fo=1, routed)           1.085     1.309    inp_IBUF[2]
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.045     1.354 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.354    next_count[2]
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.284ns (19.815%)  route 1.149ns (80.185%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  load_IBUF_inst/O
                         net (fo=4, routed)           1.149     1.388    load_IBUF
    SLICE_X112Y51        LUT6 (Prop_lut6_I1_O)        0.045     1.433 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.433    next_count[3]
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  count_reg[3]/C





