#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd2dfe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd2e170 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0xd1d9e0 .functor NOT 1, L_0xd61940, C4<0>, C4<0>, C4<0>;
L_0xd616a0 .functor XOR 4, L_0xd61560, L_0xd61600, C4<0000>, C4<0000>;
L_0xd61830 .functor XOR 4, L_0xd616a0, L_0xd61760, C4<0000>, C4<0000>;
v0xd5edd0_0 .net *"_ivl_10", 3 0, L_0xd61760;  1 drivers
v0xd5eed0_0 .net *"_ivl_12", 3 0, L_0xd61830;  1 drivers
v0xd5efb0_0 .net *"_ivl_2", 3 0, L_0xd61180;  1 drivers
v0xd5f070_0 .net *"_ivl_4", 3 0, L_0xd61560;  1 drivers
v0xd5f150_0 .net *"_ivl_6", 3 0, L_0xd61600;  1 drivers
v0xd5f280_0 .net *"_ivl_8", 3 0, L_0xd616a0;  1 drivers
v0xd5f360_0 .net "c", 0 0, v0xd5cf40_0;  1 drivers
v0xd5f400_0 .var "clk", 0 0;
v0xd5f4a0_0 .net "d", 0 0, v0xd5d080_0;  1 drivers
v0xd5f540_0 .net "mux_in_dut", 3 0, L_0xd60d20;  1 drivers
v0xd5f5e0_0 .net "mux_in_ref", 3 0, L_0xd5fdd0;  1 drivers
v0xd5f680_0 .var/2u "stats1", 159 0;
v0xd5f740_0 .var/2u "strobe", 0 0;
v0xd5f800_0 .net "tb_match", 0 0, L_0xd61940;  1 drivers
v0xd5f8c0_0 .net "tb_mismatch", 0 0, L_0xd1d9e0;  1 drivers
v0xd5f980_0 .net "wavedrom_enable", 0 0, v0xd5d120_0;  1 drivers
v0xd5fa50_0 .net "wavedrom_title", 511 0, v0xd5d1c0_0;  1 drivers
L_0xd61180 .concat [ 4 0 0 0], L_0xd5fdd0;
L_0xd61560 .concat [ 4 0 0 0], L_0xd5fdd0;
L_0xd61600 .concat [ 4 0 0 0], L_0xd60d20;
L_0xd61760 .concat [ 4 0 0 0], L_0xd5fdd0;
L_0xd61940 .cmp/eeq 4, L_0xd61180, L_0xd61830;
S_0xd32540 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0xd2e170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0xd1dce0 .functor OR 1, v0xd5cf40_0, v0xd5d080_0, C4<0>, C4<0>;
L_0xd1e020 .functor NOT 1, v0xd5d080_0, C4<0>, C4<0>, C4<0>;
L_0xd32fd0 .functor AND 1, v0xd5cf40_0, v0xd5d080_0, C4<1>, C4<1>;
v0xd292f0_0 .net *"_ivl_10", 0 0, L_0xd1e020;  1 drivers
v0xd29390_0 .net *"_ivl_15", 0 0, L_0xd32fd0;  1 drivers
v0xd1d7a0_0 .net *"_ivl_2", 0 0, L_0xd1dce0;  1 drivers
L_0x7f04f3a0a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd1dab0_0 .net/2s *"_ivl_6", 0 0, L_0x7f04f3a0a018;  1 drivers
v0xd1ddf0_0 .net "c", 0 0, v0xd5cf40_0;  alias, 1 drivers
v0xd1e130_0 .net "d", 0 0, v0xd5d080_0;  alias, 1 drivers
v0xd5c5f0_0 .net "mux_in", 3 0, L_0xd5fdd0;  alias, 1 drivers
L_0xd5fdd0 .concat8 [ 1 1 1 1], L_0xd1dce0, L_0x7f04f3a0a018, L_0xd1e020, L_0xd32fd0;
S_0xd5c750 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0xd2e170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0xd5cf40_0 .var "c", 0 0;
v0xd5cfe0_0 .net "clk", 0 0, v0xd5f400_0;  1 drivers
v0xd5d080_0 .var "d", 0 0;
v0xd5d120_0 .var "wavedrom_enable", 0 0;
v0xd5d1c0_0 .var "wavedrom_title", 511 0;
E_0xd2cbc0/0 .event negedge, v0xd5cfe0_0;
E_0xd2cbc0/1 .event posedge, v0xd5cfe0_0;
E_0xd2cbc0 .event/or E_0xd2cbc0/0, E_0xd2cbc0/1;
E_0xd2ce30 .event negedge, v0xd5cfe0_0;
E_0xd2d1d0 .event posedge, v0xd5cfe0_0;
S_0xd5ca40 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0xd5c750;
 .timescale -12 -12;
v0xd5cc40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd5cd40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0xd5c750;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd5d370 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xd2e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0xd290f0 .functor NOT 1, v0xd5cf40_0, C4<0>, C4<0>, C4<0>;
L_0xd5ff60 .functor NOT 1, v0xd5d080_0, C4<0>, C4<0>, C4<0>;
L_0xd5fff0 .functor AND 1, L_0xd290f0, L_0xd5ff60, C4<1>, C4<1>;
L_0xd60100 .functor NOT 1, v0xd5cf40_0, C4<0>, C4<0>, C4<0>;
L_0xd601a0 .functor AND 1, L_0xd60100, v0xd5d080_0, C4<1>, C4<1>;
L_0xd60370 .functor OR 1, L_0xd5fff0, L_0xd601a0, C4<0>, C4<0>;
L_0xd604c0 .functor AND 1, v0xd5cf40_0, v0xd5d080_0, C4<1>, C4<1>;
L_0xd60640 .functor OR 1, L_0xd60370, L_0xd604c0, C4<0>, C4<0>;
L_0xd607a0 .functor NOT 1, v0xd5d080_0, C4<0>, C4<0>, C4<0>;
L_0xd60810 .functor AND 1, v0xd5cf40_0, L_0xd607a0, C4<1>, C4<1>;
L_0xd60930 .functor OR 1, L_0xd60640, L_0xd60810, C4<0>, C4<0>;
L_0xd609f0 .functor AND 1, v0xd5cf40_0, v0xd5d080_0, C4<1>, C4<1>;
L_0xd60ad0 .functor NOT 1, v0xd5cf40_0, C4<0>, C4<0>, C4<0>;
L_0xd60b40 .functor AND 1, L_0xd60ad0, v0xd5d080_0, C4<1>, C4<1>;
L_0xd60a60 .functor OR 1, L_0xd609f0, L_0xd60b40, C4<0>, C4<0>;
L_0xd60f00 .functor NOT 1, v0xd5cf40_0, C4<0>, C4<0>, C4<0>;
L_0xd61000 .functor NOT 1, v0xd5d080_0, C4<0>, C4<0>, C4<0>;
L_0xd61070 .functor AND 1, L_0xd60f00, L_0xd61000, C4<1>, C4<1>;
L_0xd61220 .functor NOT 1, v0xd5d080_0, C4<0>, C4<0>, C4<0>;
L_0xd61290 .functor AND 1, v0xd5cf40_0, L_0xd61220, C4<1>, C4<1>;
L_0xd61400 .functor OR 1, L_0xd61070, L_0xd61290, C4<0>, C4<0>;
v0xd5d550_0 .net *"_ivl_10", 0 0, L_0xd601a0;  1 drivers
v0xd5d650_0 .net *"_ivl_12", 0 0, L_0xd60370;  1 drivers
v0xd5d730_0 .net *"_ivl_14", 0 0, L_0xd604c0;  1 drivers
v0xd5d7f0_0 .net *"_ivl_16", 0 0, L_0xd60640;  1 drivers
v0xd5d8d0_0 .net *"_ivl_18", 0 0, L_0xd607a0;  1 drivers
v0xd5da00_0 .net *"_ivl_2", 0 0, L_0xd290f0;  1 drivers
v0xd5dae0_0 .net *"_ivl_20", 0 0, L_0xd60810;  1 drivers
v0xd5dbc0_0 .net *"_ivl_22", 0 0, L_0xd60930;  1 drivers
L_0x7f04f3a0a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd5dca0_0 .net/2s *"_ivl_26", 0 0, L_0x7f04f3a0a060;  1 drivers
v0xd5dd80_0 .net *"_ivl_30", 0 0, L_0xd609f0;  1 drivers
v0xd5de60_0 .net *"_ivl_32", 0 0, L_0xd60ad0;  1 drivers
v0xd5df40_0 .net *"_ivl_34", 0 0, L_0xd60b40;  1 drivers
v0xd5e020_0 .net *"_ivl_36", 0 0, L_0xd60a60;  1 drivers
v0xd5e100_0 .net *"_ivl_4", 0 0, L_0xd5ff60;  1 drivers
v0xd5e1e0_0 .net *"_ivl_41", 0 0, L_0xd60f00;  1 drivers
v0xd5e2c0_0 .net *"_ivl_43", 0 0, L_0xd61000;  1 drivers
v0xd5e3a0_0 .net *"_ivl_45", 0 0, L_0xd61070;  1 drivers
v0xd5e480_0 .net *"_ivl_47", 0 0, L_0xd61220;  1 drivers
v0xd5e560_0 .net *"_ivl_49", 0 0, L_0xd61290;  1 drivers
v0xd5e640_0 .net *"_ivl_51", 0 0, L_0xd61400;  1 drivers
v0xd5e720_0 .net *"_ivl_6", 0 0, L_0xd5fff0;  1 drivers
v0xd5e800_0 .net *"_ivl_8", 0 0, L_0xd60100;  1 drivers
v0xd5e8e0_0 .net "c", 0 0, v0xd5cf40_0;  alias, 1 drivers
v0xd5e980_0 .net "d", 0 0, v0xd5d080_0;  alias, 1 drivers
v0xd5ea70_0 .net "mux_in", 3 0, L_0xd60d20;  alias, 1 drivers
L_0xd60d20 .concat8 [ 1 1 1 1], L_0xd60930, L_0x7f04f3a0a060, L_0xd60a60, L_0xd61400;
S_0xd5ebd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0xd2e170;
 .timescale -12 -12;
E_0xd179f0 .event anyedge, v0xd5f740_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd5f740_0;
    %nor/r;
    %assign/vec4 v0xd5f740_0, 0;
    %wait E_0xd179f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd5c750;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd5d080_0, 0;
    %assign/vec4 v0xd5cf40_0, 0;
    %wait E_0xd2ce30;
    %wait E_0xd2d1d0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd5d080_0, 0;
    %assign/vec4 v0xd5cf40_0, 0;
    %wait E_0xd2d1d0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd5d080_0, 0;
    %assign/vec4 v0xd5cf40_0, 0;
    %wait E_0xd2d1d0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd5d080_0, 0;
    %assign/vec4 v0xd5cf40_0, 0;
    %wait E_0xd2d1d0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd5d080_0, 0;
    %assign/vec4 v0xd5cf40_0, 0;
    %wait E_0xd2ce30;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd5cd40;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd2cbc0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xd5d080_0, 0;
    %assign/vec4 v0xd5cf40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xd2e170;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5f400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5f740_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xd2e170;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xd5f400_0;
    %inv;
    %store/vec4 v0xd5f400_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xd2e170;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd5cfe0_0, v0xd5f8c0_0, v0xd5f360_0, v0xd5f4a0_0, v0xd5f5e0_0, v0xd5f540_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xd2e170;
T_7 ;
    %load/vec4 v0xd5f680_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xd5f680_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd5f680_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0xd5f680_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd5f680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd5f680_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd5f680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xd2e170;
T_8 ;
    %wait E_0xd2cbc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5f680_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5f680_0, 4, 32;
    %load/vec4 v0xd5f800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xd5f680_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5f680_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5f680_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5f680_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xd5f5e0_0;
    %load/vec4 v0xd5f5e0_0;
    %load/vec4 v0xd5f540_0;
    %xor;
    %load/vec4 v0xd5f5e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xd5f680_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5f680_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xd5f680_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5f680_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/ece241_2014_q3/iter0/response19/top_module.sv";
