# Design-and-Implementation-of-High-Speed-1Kb-SRAM-Memory-Array

->The project is designed using 90nm technology in Cadence Virtuoso.

->Designed a high-performance 1-bit memory cell.

->Designed critical peripherals including row and column decoders, column mux, write driver, pre-charge circuitry, and sense amplifier.

->Integrated all peripherals for functionality of the 1kb memory array.


Paper Published on:
International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)
https://doi.org/10.48175/IJARSCT-18761
