
---------- Begin Simulation Statistics ----------
final_tick                               152291028794                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 280820                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672576                       # Number of bytes of host memory used
host_op_rate                                   280830                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   356.10                       # Real time elapsed on the host
host_tick_rate                              427663933                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.152291                       # Number of seconds simulated
sim_ticks                                152291028794                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003630                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.283224                       # CPI: cycles per instruction
system.cpu.discardedOps                         21222                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       113259711                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.437977                       # IPC: instructions per cycle
system.cpu.numCycles                        228322382                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995352     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892283     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115883     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003630                       # Class of committed instruction
system.cpu.tickCycles                       115062671                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       739727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1483896                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       742834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          345                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1487035                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            346                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606571                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604450                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               824                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602548                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601455                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.818604                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     565                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             377                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              203                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     47307601                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47307601                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47307644                       # number of overall hits
system.cpu.dcache.overall_hits::total        47307644                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1487594                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1487594                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1487603                       # number of overall misses
system.cpu.dcache.overall_misses::total       1487603                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 147404829582                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 147404829582                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 147404829582                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 147404829582                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795195                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795247                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030486                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030487                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 99089.421967                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 99089.421967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 99088.822476                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99088.822476                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       742749                       # number of writebacks
system.cpu.dcache.writebacks::total            742749                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       743747                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       743747                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       743747                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       743747                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       743847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       743847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       743853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       743853                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  74850403165                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  74850403165                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  74850928094                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  74850928094                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 100626.073863                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100626.073863                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 100625.967892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100625.967892                       # average overall mshr miss latency
system.cpu.dcache.replacements                 742829                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35702575                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35702575                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7320325                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7320325                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77875.797872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77875.797872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6816740                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6816740                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76592.584270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76592.584270                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11605026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11605026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1487500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1487500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 147397509257                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 147397509257                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092526                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092526                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 99090.762526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 99090.762526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       743742                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       743742                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       743758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       743758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  74843586425                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  74843586425                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100628.949773                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100628.949773                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       524929                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       524929                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.115385                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.115385                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87488.166667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87488.166667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 152291028794                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.124290                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48051525                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            743853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.598146                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            203435                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.124290                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          441                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          532                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         195924953                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        195924953                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 152291028794                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 152291028794                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 152291028794                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49674732                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37097056                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161175                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      4246647                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4246647                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4246647                       # number of overall hits
system.cpu.icache.overall_hits::total         4246647                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            349                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          349                       # number of overall misses
system.cpu.icache.overall_misses::total           349                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32292805                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32292805                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32292805                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32292805                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4246996                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4246996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4246996                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4246996                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000082                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000082                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92529.527221                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92529.527221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92529.527221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92529.527221                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            4                       # number of writebacks
system.cpu.icache.writebacks::total                 4                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          349                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          349                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          349                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          349                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31827239                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31827239                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31827239                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31827239                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000082                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000082                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91195.527221                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91195.527221                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91195.527221                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91195.527221                       # average overall mshr miss latency
system.cpu.icache.replacements                      4                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4246647                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4246647                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           349                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32292805                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32292805                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4246996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4246996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92529.527221                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92529.527221                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31827239                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31827239                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91195.527221                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91195.527221                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 152291028794                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           344.942850                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4246996                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               349                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12169.042980                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             99383                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   344.942850                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.336858                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.336858                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          345                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.336914                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16988333                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16988333                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 152291028794                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 152291028794                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 152291028794                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 152291028794                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003630                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   19                       # number of demand (read+write) hits
system.l2.demand_hits::total                       30                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data                  19                       # number of overall hits
system.l2.overall_hits::total                      30                       # number of overall hits
system.l2.demand_misses::.cpu.inst                338                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             743834                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744172                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               338                       # number of overall misses
system.l2.overall_misses::.cpu.data            743834                       # number of overall misses
system.l2.overall_misses::total                744172                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30960806                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  73362183427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      73393144233                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30960806                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  73362183427                       # number of overall miss cycles
system.l2.overall_miss_latency::total     73393144233                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              349                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           743853                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               744202                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             349                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          743853                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              744202                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.968481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999974                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999960                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.968481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999974                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999960                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 91600.017751                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98627.090758                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98623.899089                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 91600.017751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98627.090758                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98623.899089                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              739675                       # number of writebacks
system.l2.writebacks::total                    739675                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        743831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744169                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       743831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744169                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26334442                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  63146013272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  63172347714                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26334442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  63146013272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63172347714                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.968481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999956                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.968481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999956                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77912.550296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84892.957234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84889.786747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77912.550296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84892.957234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84889.786747                       # average overall mshr miss latency
system.l2.replacements                         740073                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       742749                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           742749                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       742749                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       742749                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          743758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743758                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  73355325333                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   73355325333                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        743758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            743758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98627.947979                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98627.947979                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  63140390946                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  63140390946                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84893.730146                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84893.730146                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30960806                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30960806                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.968481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 91600.017751                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91600.017751                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26334442                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26334442                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.968481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77912.550296                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77912.550296                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           76                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              76                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6858094                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6858094                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           95                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            95                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.800000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90238.078947                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90238.078947                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           73                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           73                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5622326                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5622326                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.768421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.768421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77018.164384                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77018.164384                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 152291028794                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4085.888844                       # Cycle average of tags in use
system.l2.tags.total_refs                     1487001                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744169                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998203                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.563044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4084.325800                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997531                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          441                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3606                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6692185                       # Number of tag accesses
system.l2.tags.data_accesses                  6692185                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 152291028794                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1479350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000041814714                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        82027                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        82027                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2948629                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1399889                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744169                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     739675                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488338                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1479350                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488338                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1479350                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  81067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  81546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  82040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  83931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  83918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  82027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  82027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  82027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  82027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  82027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  82027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  82027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        82027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.144440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.035044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.842186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         82026    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         82027                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        82027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.034684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.031496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.344950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              492      0.60%      0.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              117      0.14%      0.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            79386     96.78%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              118      0.14%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1914      2.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         82027                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95253632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94678400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    625.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    621.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  152291004782                       # Total gap between requests
system.mem_ctrls.avgGap                     102632.76                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95210368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     94677184                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 284087.646807626821                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 625186977.551964163780                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 621685891.478658914566                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          676                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487662                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1479350                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20620562                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  55952108848                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3571605121499                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30503.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37610.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2414307.04                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95210368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95253632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94678400                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94678400                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       743831                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         744169                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       739675                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        739675                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       284088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    625186978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        625471065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       284088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       284088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    621693876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       621693876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    621693876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       284088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    625186978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1247164941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488338                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1479331                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        92990                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        92420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        92470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        92442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92529                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92416                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             28066391910                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7441690000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        55972729410                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18857.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37607.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1320794                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1314509                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.86                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       332365                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   571.451747                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   379.749799                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   418.690404                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5878      1.77%      1.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       132545     39.88%     41.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        12306      3.70%     45.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9505      2.86%     48.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9506      2.86%     51.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8830      2.66%     53.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         9082      2.73%     56.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         8679      2.61%     59.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       136034     40.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       332365                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95253632                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94677184                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              625.471065                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              621.685891                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 152291028794                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1186739400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       630766950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5313430920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3861547200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12021129120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  35358702270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  28704006240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   87076322100                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   571.775782                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  73106264483                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5085080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  74099684311                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1186353840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       630558225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5313302400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3860560620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12021129120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  35373437910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  28691597280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   87076939395                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   571.779836                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  73070139191                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5085080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  74135809603                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 152291028794                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       739675                       # Transaction distribution
system.membus.trans_dist::CleanEvict               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743758                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743758                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           411                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2228065                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2228065                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    189932032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               189932032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744169                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744169    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744169                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 152291028794                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          7916389923                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6917639045                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               444                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1482424                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           743758                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          743758                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           349                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           95                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          702                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2230535                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2231237                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        45184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190285056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190330240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          740073                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94678400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1484275                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016020                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1483897     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    377      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1484275                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 152291028794                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2973517349                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1163915                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2480751753                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
