Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'pipeline_1_unrolling_1'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx110t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o pipeline_1_unrolling_1_map.ncd
pipeline_1_unrolling_1.ngd pipeline_1_unrolling_1.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Mon May 13 15:09:23 2019

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d6b86c48) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 257 IOs, 1 are locked
   and 256 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:d6b86c48) REAL time: 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:21c60f08) REAL time: 21 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:21c60f08) REAL time: 21 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:21c60f08) REAL time: 21 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:21c60f08) REAL time: 21 secs 

Phase 7.2  Initial Clock and IO Placement
....
Phase 7.2  Initial Clock and IO Placement (Checksum:aaf6e610) REAL time: 23 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:aaf6e610) REAL time: 23 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:aaf6e610) REAL time: 23 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:4922a3df) REAL time: 25 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4922a3df) REAL time: 25 secs 

Phase 12.8  Global Placement
.....................................................
....................................................
..........................................................................................................................................................................................
............................................................................................................................................................................
.......................................................................................................................................................................................
Phase 12.8  Global Placement (Checksum:c92fd3ce) REAL time: 1 mins 11 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:c92fd3ce) REAL time: 1 mins 11 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:c92fd3ce) REAL time: 1 mins 12 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:10fb36ca) REAL time: 2 mins 34 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:10fb36ca) REAL time: 2 mins 34 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:10fb36ca) REAL time: 2 mins 35 secs 

Total REAL time to Placer completion: 2 mins 35 secs 
Total CPU  time to Placer completion: 2 mins 31 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net ilacntbus<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<200>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<201>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<202>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<203>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<196>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<197>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<198>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<199>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<240>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<241>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<242>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<243>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<180>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<181>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<182>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<183>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<216>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<217>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<218>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<219>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<176>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<177>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<178>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<179>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<139>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<204>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<205>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<206>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<207>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<248>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<249>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<250>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<251>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<244>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<245>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<246>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<247>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<184>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<185>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<186>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<187>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<168>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<169>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<170>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<171>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<160>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<161>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<162>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<163>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<188>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<189>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<190>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<191>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<164>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<165>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<166>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<167>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<172>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<173>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<174>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<175>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<152>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<153>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<154>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<155>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<156>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<157>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<158>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<159>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<232>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<233>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<234>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<235>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<228>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<229>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<230>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<231>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<148>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<149>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<150>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<151>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<144>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<145>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<146>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<147>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<224>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<225>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<226>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<227>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<212>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<213>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<214>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<215>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<252>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<253>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<254>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<255>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<220>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<221>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<222>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<223>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<236>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<237>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<238>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<239>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<140>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<141>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<142>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<143>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<208>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<209>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<210>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<211>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<192>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<193>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<194>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VIO0/U0/I_VIO/UPDATE<195>> is
   incomplete. The signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  118
Slice Logic Utilization:
  Number of Slice Registers:                 5,359 out of  69,120    7%
    Number used as Flip Flops:               5,358
    Number used as Latches:                      1
  Number of Slice LUTs:                      6,084 out of  69,120    8%
    Number used as logic:                    6,038 out of  69,120    8%
      Number using O6 output only:           5,973
      Number using O5 output only:              58
      Number using O5 and O6:                    7
    Number used as Memory:                      38 out of  17,920    1%
      Number used as Shift Register:            38
        Number using O6 output only:            37
        Number using O5 and O6:                  1
    Number used as exclusive route-thru:         8
  Number of route-thrus:                        66
    Number using O6 output only:                66

Slice Logic Distribution:
  Number of occupied Slices:                 2,735 out of  17,280   15%
  Number of LUT Flip Flop pairs used:        8,491
    Number with an unused Flip Flop:         3,132 out of   8,491   36%
    Number with an unused LUT:               2,407 out of   8,491   28%
    Number of fully used LUT-FF pairs:       2,952 out of   8,491   34%
    Number of unique control sets:             712
    Number of slice register sites lost
      to control set restrictions:           2,094 out of  69,120    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       257 out of     640   40%
    Number of LOCed IOBs:                        1 out of     257    1%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       1 out of     148    1%
    Number using BlockRAM only:                  1
    Total primitives used:
      Number of 18k BlockRAM used:               1
    Total Memory used (KB):                     18 out of   5,328    1%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25%

  Number of RPM macros:            4
Average Fanout of Non-Clock Nets:                3.86

Peak Memory Usage:  4926 MB
Total REAL time to MAP completion:  2 mins 39 secs 
Total CPU time to MAP completion:   2 mins 35 secs 

Mapping completed.
See MAP report file "pipeline_1_unrolling_1_map.mrp" for details.
