#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5555558b48b0 .scope module, "CDC_Sync" "CDC_Sync" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_dest"
    .port_info 1 /INPUT 1 "async_signal"
    .port_info 2 /OUTPUT 1 "sync_signal"
o0x7ffff7a13018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558a4dc0_0 .net "async_signal", 0 0, o0x7ffff7a13018;  0 drivers
o0x7ffff7a13048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558a4e60_0 .net "clk_dest", 0 0, o0x7ffff7a13048;  0 drivers
v0x5555558b67d0_0 .var "sync_reg", 0 0;
v0x5555558b68d0_0 .var "sync_signal", 0 0;
E_0x555555876c30 .event posedge, v0x5555558a4e60_0;
S_0x555555860820 .scope module, "Data_Buffer" "Data_Buffer" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 8 "data_in"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 1 "rd_en"
    .port_info 5 /OUTPUT 8 "data_out"
    .port_info 6 /OUTPUT 1 "empty"
    .port_info 7 /OUTPUT 1 "full"
v0x5555558b2ff0_0 .net *"_s10", 31 0, L_0x5555558edcf0;  1 drivers
L_0x7ffff79ca0a8 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558b3090_0 .net/2u *"_s12", 31 0, L_0x7ffff79ca0a8;  1 drivers
v0x5555558d3a20_0 .net *"_s2", 31 0, L_0x5555558dda80;  1 drivers
L_0x7ffff79ca018 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558d3ae0_0 .net *"_s5", 20 0, L_0x7ffff79ca018;  1 drivers
v0x5555558d3bc0_0 .net *"_s6", 31 0, L_0x5555558edbb0;  1 drivers
L_0x7ffff79ca060 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558d3cf0_0 .net *"_s9", 20 0, L_0x7ffff79ca060;  1 drivers
o0x7ffff7a13288 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558d3dd0_0 .net "clk", 0 0, o0x7ffff7a13288;  0 drivers
o0x7ffff7a132b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5555558d3e90_0 .net "data_in", 7 0, o0x7ffff7a132b8;  0 drivers
v0x5555558d3f70_0 .var "data_out", 7 0;
v0x5555558d4050_0 .net "empty", 0 0, L_0x5555558dd980;  1 drivers
v0x5555558d4110_0 .net "full", 0 0, L_0x5555558ede90;  1 drivers
v0x5555558d41d0 .array "mem", 1023 0, 7 0;
o0x7ffff7a13378 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558d4290_0 .net "rd_en", 0 0, o0x7ffff7a13378;  0 drivers
v0x5555558d4350_0 .var "rd_ptr", 10 0;
o0x7ffff7a133d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558d4430_0 .net "rst_n", 0 0, o0x7ffff7a133d8;  0 drivers
o0x7ffff7a13408 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558d44f0_0 .net "wr_en", 0 0, o0x7ffff7a13408;  0 drivers
v0x5555558d45b0_0 .var "wr_ptr", 10 0;
E_0x555555876e70/0 .event negedge, v0x5555558d4430_0;
E_0x555555876e70/1 .event posedge, v0x5555558d3dd0_0;
E_0x555555876e70 .event/or E_0x555555876e70/0, E_0x555555876e70/1;
E_0x555555877bf0 .event posedge, v0x5555558d3dd0_0;
L_0x5555558dd980 .cmp/eq 11, v0x5555558d45b0_0, v0x5555558d4350_0;
L_0x5555558dda80 .concat [ 11 21 0 0], v0x5555558d45b0_0, L_0x7ffff79ca018;
L_0x5555558edbb0 .concat [ 11 21 0 0], v0x5555558d4350_0, L_0x7ffff79ca060;
L_0x5555558edcf0 .arith/sub 32, L_0x5555558dda80, L_0x5555558edbb0;
L_0x5555558ede90 .cmp/eq 32, L_0x5555558edcf0, L_0x7ffff79ca0a8;
S_0x55555581f030 .scope module, "Power_Manager" "Power_Manager" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "pc_pwr_cmd"
    .port_info 2 /OUTPUT 1 "dut_pwr_en"
    .port_info 3 /OUTPUT 1 "fpga_pwr_good"
o0x7ffff7a135e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558d48e0_0 .net "clk", 0 0, o0x7ffff7a135e8;  0 drivers
v0x5555558d49c0_0 .var "dut_pwr_en", 0 0;
v0x5555558d4a80_0 .var "fpga_pwr_good", 0 0;
o0x7ffff7a13678 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558d4b20_0 .net "pc_pwr_cmd", 0 0, o0x7ffff7a13678;  0 drivers
E_0x5555558b87c0 .event posedge, v0x5555558d48e0_0;
S_0x55555581f1b0 .scope module, "Protocol_Adapter" "Protocol_Adapter" 5 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 8 "pc_data"
    .port_info 3 /INPUT 1 "pc_valid"
    .port_info 4 /OUTPUT 32 "dut_bus"
    .port_info 5 /OUTPUT 1 "dut_valid"
o0x7ffff7a13768 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558d4ca0_0 .net "clk", 0 0, o0x7ffff7a13768;  0 drivers
v0x5555558d4d80_0 .var "dut_bus", 31 0;
v0x5555558d4e60_0 .var "dut_valid", 0 0;
o0x7ffff7a137f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5555558d4f00_0 .net "pc_data", 7 0, o0x7ffff7a137f8;  0 drivers
o0x7ffff7a13828 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558d4fe0_0 .net "pc_valid", 0 0, o0x7ffff7a13828;  0 drivers
o0x7ffff7a13858 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558d50a0_0 .net "rst_n", 0 0, o0x7ffff7a13858;  0 drivers
v0x5555558d5160_0 .var "state", 1 0;
E_0x5555558b8a70/0 .event negedge, v0x5555558d50a0_0;
E_0x5555558b8a70/1 .event posedge, v0x5555558d4ca0_0;
E_0x5555558b8a70 .event/or E_0x5555558b8a70/0, E_0x5555558b8a70/1;
S_0x55555586b1a0 .scope module, "TestPattern_Standard" "TestPattern_Standard" 6 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 2 "pattern_sel"
    .port_info 3 /OUTPUT 32 "test_pattern"
P_0x55555586b320 .param/l "PATTERN_ALL_ONE" 1 6 12, C4<01>;
P_0x55555586b360 .param/l "PATTERN_ALL_ZERO" 1 6 11, C4<00>;
P_0x55555586b3a0 .param/l "PATTERN_ALTERNATE" 1 6 13, C4<10>;
P_0x55555586b3e0 .param/l "PATTERN_INCREMENT" 1 6 14, C4<11>;
o0x7ffff7a139d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558d53e0_0 .net "clk", 0 0, o0x7ffff7a139d8;  0 drivers
v0x5555558d54c0_0 .var "counter", 31 0;
v0x5555558d55a0_0 .net "error_flag", 0 0, L_0x5555558ee000;  1 drivers
v0x5555558d5640_0 .var "expected", 31 0;
o0x7ffff7a13a98 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5555558d5720_0 .net "pattern_sel", 1 0, o0x7ffff7a13a98;  0 drivers
o0x7ffff7a13ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558d5850_0 .net "rst_n", 0 0, o0x7ffff7a13ac8;  0 drivers
v0x5555558d5910_0 .var "test_pattern", 31 0;
E_0x555555877900 .event edge, v0x5555558d5720_0, v0x5555558d5910_0, v0x5555558d54c0_0;
E_0x5555558d5380/0 .event negedge, v0x5555558d5850_0;
E_0x5555558d5380/1 .event posedge, v0x5555558d53e0_0;
E_0x5555558d5380 .event/or E_0x5555558d5380/0, E_0x5555558d5380/1;
L_0x5555558ee000 .cmp/ne 32, v0x5555558d5910_0, v0x5555558d5640_0;
S_0x55555587a840 .scope module, "TestSystem_Top" "TestSystem_Top" 7 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "pc_cmd_valid"
    .port_info 3 /INPUT 8 "pc_cmd_data"
    .port_info 4 /OUTPUT 1 "pc_ack"
    .port_info 5 /OUTPUT 32 "dut_dio"
    .port_info 6 /INPUT 16 "dut_adc_in"
    .port_info 7 /OUTPUT 16 "dut_dac_out"
    .port_info 8 /OUTPUT 1 "clk_out"
    .port_info 9 /OUTPUT 1 "power_en"
    .port_info 10 /INPUT 2 "test_mode"
    .port_info 11 /INPUT 32 "max_cycles"
v0x5555558db4e0_0 .net *"_s10", 11 0, L_0x5555558ef860;  1 drivers
L_0x7ffff79ca258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555558db5e0_0 .net *"_s13", 1 0, L_0x7ffff79ca258;  1 drivers
v0x5555558db6c0_0 .net *"_s3", 15 0, L_0x5555558ef630;  1 drivers
L_0x7ffff79ca210 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558db7b0_0 .net/2u *"_s6", 23 0, L_0x7ffff79ca210;  1 drivers
v0x5555558db890_0 .net *"_s8", 7 0, L_0x5555558ef7c0;  1 drivers
v0x5555558db970_0 .net "adc_clk", 0 0, v0x5555558d8540_0;  1 drivers
v0x5555558dba10_0 .net "adc_data", 15 0, v0x5555558d5d60_0;  1 drivers
v0x5555558dbb00_0 .net "adc_ready", 0 0, v0x5555558d5f40_0;  1 drivers
v0x5555558dbba0_0 .net "average_latency", 31 0, L_0x5555558efd40;  1 drivers
o0x7ffff7a13c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dbd10_0 .net "clk", 0 0, o0x7ffff7a13c78;  0 drivers
RS_0x7ffff7a144e8 .resolv tri, v0x5555558da960_0, L_0x5555558eff70;
v0x5555558dbdb0_0 .net8 "clk_out", 0 0, RS_0x7ffff7a144e8;  2 drivers
v0x5555558dbe50_0 .net "config_data", 31 0, v0x5555558d90a0_0;  1 drivers
v0x5555558dbf10_0 .net "config_en", 0 0, v0x5555558d9160_0;  1 drivers
v0x5555558dbfb0_0 .net "dac_cmd", 15 0, v0x5555558dac10_0;  1 drivers
o0x7ffff7a13c18 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555558dc0a0_0 .net "dut_adc_in", 15 0, o0x7ffff7a13c18;  0 drivers
v0x5555558dc160_0 .net "dut_clk", 0 0, v0x5555558d88a0_0;  1 drivers
v0x5555558dc200_0 .net "dut_dac_out", 15 0, v0x5555558d9ae0_0;  1 drivers
v0x5555558dc3e0_0 .net "dut_dio", 31 0, v0x5555558da130_0;  1 drivers
RS_0x7ffff7a14158 .resolv tri, v0x5555558d7770_0, v0x5555558dacb0_0;
v0x5555558dc4b0_0 .net8 "error_count", 15 0, RS_0x7ffff7a14158;  2 drivers
o0x7ffff7a14c08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5555558dc5a0_0 .net "max_cycles", 31 0, o0x7ffff7a14c08;  0 drivers
v0x5555558dc640_0 .net "max_latency", 31 0, L_0x5555558efc50;  1 drivers
v0x5555558dc700_0 .net "min_latency", 31 0, L_0x5555558efb60;  1 drivers
v0x5555558dc7e0_0 .net "pc_ack", 0 0, v0x5555558d9220_0;  1 drivers
o0x7ffff7a14758 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5555558dc8b0_0 .net "pc_cmd_data", 7 0, o0x7ffff7a14758;  0 drivers
o0x7ffff7a14788 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dc980_0 .net "pc_cmd_valid", 0 0, o0x7ffff7a14788;  0 drivers
v0x5555558dca50_0 .net "power_en", 0 0, v0x5555558daea0_0;  1 drivers
o0x7ffff7a13ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dcb20_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  0 drivers
v0x5555558dcbc0_0 .net "test_done", 0 0, v0x5555558db0e0_0;  1 drivers
o0x7ffff7a14cc8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5555558dcc90_0 .net "test_mode", 1 0, o0x7ffff7a14cc8;  0 drivers
v0x5555558dcd60 .array "test_vectors", 1023 0, 7 0;
v0x5555558dce00_0 .net "throughput", 31 0, L_0x5555558efe70;  1 drivers
v0x5555558dcea0_0 .var "vector_addr", 9 0;
L_0x5555558ee120 .part v0x5555558d90a0_0, 0, 16;
L_0x5555558ef630 .part v0x5555558da130_0, 0, 16;
L_0x5555558ef6d0 .concat [ 16 16 0 0], L_0x5555558ef630, v0x5555558d5d60_0;
L_0x5555558ef7c0 .array/port v0x5555558dcd60, L_0x5555558ef860;
L_0x5555558ef860 .concat [ 10 2 0 0], v0x5555558dcea0_0, L_0x7ffff79ca258;
L_0x5555558efa30 .concat [ 8 24 0 0], L_0x5555558ef7c0, L_0x7ffff79ca210;
L_0x5555558efb60 .part L_0x5555558ef290, 96, 32;
L_0x5555558efc50 .part L_0x5555558ef290, 64, 32;
L_0x5555558efd40 .part L_0x5555558ef290, 32, 32;
L_0x5555558efe70 .part L_0x5555558ef290, 0, 32;
S_0x5555558d5a70 .scope module, "u_ADC" "ADC_Interface" 7 54, 8 1 0, S_0x55555587a840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 16 "adc_in"
    .port_info 3 /OUTPUT 16 "adc_data"
    .port_info 4 /OUTPUT 1 "adc_ready"
v0x5555558d5d60_0 .var "adc_data", 15 0;
v0x5555558d5e60_0 .net "adc_in", 15 0, o0x7ffff7a13c18;  alias, 0 drivers
v0x5555558d5f40_0 .var "adc_ready", 0 0;
v0x5555558d5fe0_0 .net "clk", 0 0, o0x7ffff7a13c78;  alias, 0 drivers
v0x5555558d60a0_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  alias, 0 drivers
v0x5555558d61b0_0 .var "state", 2 0;
E_0x5555558d5ce0/0 .event negedge, v0x5555558d60a0_0;
E_0x5555558d5ce0/1 .event posedge, v0x5555558d5fe0_0;
E_0x5555558d5ce0 .event/or E_0x5555558d5ce0/0, E_0x5555558d5ce0/1;
S_0x5555558d6330 .scope module, "u_Analyzer" "Result_Analyzer" 7 91, 9 1 0, S_0x55555587a840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 32 "dut_response"
    .port_info 3 /INPUT 32 "expected_data"
    .port_info 4 /INPUT 1 "result_valid"
    .port_info 5 /OUTPUT 16 "error_count"
    .port_info 6 /OUTPUT 128 "statistics"
L_0x7ffff79ca0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558d6610_0 .net/2u *"_s0", 31 0, L_0x7ffff79ca0f0;  1 drivers
L_0x7ffff79ca180 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x5555558d66f0_0 .net/2u *"_s10", 31 0, L_0x7ffff79ca180;  1 drivers
v0x5555558d67d0_0 .net *"_s13", 31 0, L_0x5555558ee690;  1 drivers
L_0x7ffff79ca1c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555558d6890_0 .net/2u *"_s14", 31 0, L_0x7ffff79ca1c8;  1 drivers
v0x5555558d6970_0 .net *"_s16", 31 0, L_0x5555558ee7b0;  1 drivers
v0x5555558d6aa0_0 .net *"_s2", 0 0, L_0x5555558ee240;  1 drivers
v0x5555558d6b60_0 .net *"_s21", 15 0, L_0x5555558eeaa0;  1 drivers
v0x5555558d6c40_0 .net *"_s23", 15 0, L_0x5555558eeb40;  1 drivers
v0x5555558d6d20_0 .net *"_s25", 15 0, L_0x5555558eec30;  1 drivers
v0x5555558d6e00_0 .net *"_s27", 15 0, L_0x5555558eed50;  1 drivers
v0x5555558d6ee0_0 .net *"_s29", 15 0, L_0x5555558eeea0;  1 drivers
v0x5555558d6fc0_0 .net *"_s31", 15 0, L_0x5555558eef40;  1 drivers
v0x5555558d70a0_0 .net *"_s33", 15 0, L_0x5555558ef0a0;  1 drivers
v0x5555558d7180_0 .net *"_s35", 15 0, L_0x5555558ef140;  1 drivers
v0x5555558d7260_0 .net *"_s4", 31 0, L_0x5555558ee390;  1 drivers
L_0x7ffff79ca138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558d7340_0 .net/2u *"_s6", 31 0, L_0x7ffff79ca138;  1 drivers
v0x5555558d7420_0 .net "average_latency", 31 0, L_0x5555558ee500;  1 drivers
v0x5555558d7610_0 .net "clk", 0 0, o0x7ffff7a13c78;  alias, 0 drivers
v0x5555558d76b0_0 .net "dut_response", 31 0, L_0x5555558ef6d0;  1 drivers
v0x5555558d7770_0 .var "error_count", 15 0;
v0x5555558d7850_0 .net "expected_data", 31 0, L_0x5555558efa30;  1 drivers
v0x5555558d7930 .array "latency_buffer", 31 0, 31 0;
v0x5555558d79f0_0 .var "max_latency", 31 0;
v0x5555558d7ad0_0 .var "min_latency", 31 0;
v0x5555558d7bb0_0 .net "result_valid", 0 0, v0x5555558d5f40_0;  alias, 1 drivers
v0x5555558d7c50_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  alias, 0 drivers
v0x5555558d7cf0_0 .var "sample_counter", 31 0;
v0x5555558d7d90_0 .net "statistics", 127 0, L_0x5555558ef290;  1 drivers
v0x5555558d7e70_0 .net "throughput", 31 0, L_0x5555558ee920;  1 drivers
v0x5555558d7f50_0 .var "total_latency", 31 0;
v0x5555558d8030_0 .var "total_samples", 31 0;
v0x5555558d8110_0 .var "write_ptr", 5 0;
L_0x5555558ee240 .cmp/ne 32, v0x5555558d8030_0, L_0x7ffff79ca0f0;
L_0x5555558ee390 .arith/div 32, v0x5555558d7f50_0, v0x5555558d8030_0;
L_0x5555558ee500 .functor MUXZ 32, L_0x7ffff79ca138, L_0x5555558ee390, L_0x5555558ee240, C4<>;
L_0x5555558ee690 .arith/mult 32, v0x5555558d7cf0_0, L_0x7ffff79ca180;
L_0x5555558ee7b0 .arith/sum 32, v0x5555558d7f50_0, L_0x7ffff79ca1c8;
L_0x5555558ee920 .arith/div 32, L_0x5555558ee690, L_0x5555558ee7b0;
L_0x5555558eeaa0 .part v0x5555558d7ad0_0, 16, 16;
L_0x5555558eeb40 .part v0x5555558d79f0_0, 16, 16;
L_0x5555558eec30 .part L_0x5555558ee500, 16, 16;
L_0x5555558eed50 .part L_0x5555558ee920, 16, 16;
L_0x5555558eeea0 .part v0x5555558d7ad0_0, 0, 16;
L_0x5555558eef40 .part v0x5555558d79f0_0, 0, 16;
L_0x5555558ef0a0 .part L_0x5555558ee500, 0, 16;
L_0x5555558ef140 .part L_0x5555558ee920, 0, 16;
LS_0x5555558ef290_0_0 .concat [ 16 16 16 16], L_0x5555558ef140, L_0x5555558ef0a0, L_0x5555558eef40, L_0x5555558eeea0;
LS_0x5555558ef290_0_4 .concat [ 16 16 16 16], L_0x5555558eed50, L_0x5555558eec30, L_0x5555558eeb40, L_0x5555558eeaa0;
L_0x5555558ef290 .concat [ 64 64 0 0], LS_0x5555558ef290_0_0, LS_0x5555558ef290_0_4;
S_0x5555558d8310 .scope module, "u_ClockGen" "Clock_Manager" 7 102, 10 1 0, S_0x55555587a840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /OUTPUT 1 "clk_out"
    .port_info 3 /OUTPUT 1 "dut_clk"
    .port_info 4 /OUTPUT 1 "adc_clk"
    .port_info 5 /OUTPUT 4 "dut_clk_counter"
    .port_info 6 /OUTPUT 3 "adc_clk_counter"
v0x5555558d8540_0 .var "adc_clk", 0 0;
v0x5555558d8600_0 .var "adc_clk_counter", 2 0;
v0x5555558d86e0_0 .net "clk_in", 0 0, o0x7ffff7a13c78;  alias, 0 drivers
v0x5555558d8800_0 .net8 "clk_out", 0 0, RS_0x7ffff7a144e8;  alias, 2 drivers
v0x5555558d88a0_0 .var "dut_clk", 0 0;
v0x5555558d89b0_0 .var "dut_clk_counter", 3 0;
v0x5555558d8a90_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  alias, 0 drivers
L_0x5555558eff70 .part v0x5555558d89b0_0, 3, 1;
S_0x5555558d8ca0 .scope module, "u_ConfigParser" "ConfigParser" 7 34, 11 1 0, S_0x55555587a840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "pc_cmd_valid"
    .port_info 3 /INPUT 8 "pc_cmd_data"
    .port_info 4 /OUTPUT 1 "config_en"
    .port_info 5 /OUTPUT 32 "config_data"
    .port_info 6 /OUTPUT 1 "pc_ack"
v0x5555558d8f20_0 .net "clk", 0 0, o0x7ffff7a13c78;  alias, 0 drivers
v0x5555558d8fe0 .array "config_buffer", 3 0, 7 0;
v0x5555558d90a0_0 .var "config_data", 31 0;
v0x5555558d9160_0 .var "config_en", 0 0;
v0x5555558d9220_0 .var "pc_ack", 0 0;
v0x5555558d9330_0 .net "pc_cmd_data", 7 0, o0x7ffff7a14758;  alias, 0 drivers
v0x5555558d9410_0 .net "pc_cmd_valid", 0 0, o0x7ffff7a14788;  alias, 0 drivers
v0x5555558d94d0_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  alias, 0 drivers
v0x5555558d9570_0 .var "state", 1 0;
S_0x5555558d9770 .scope module, "u_DAC" "DAC_Interface" 7 63, 12 1 0, S_0x55555587a840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 16 "dac_cmd"
    .port_info 3 /OUTPUT 16 "dac_out"
v0x5555558d9940_0 .net "clk", 0 0, o0x7ffff7a13c78;  alias, 0 drivers
v0x5555558d9a00_0 .net "dac_cmd", 15 0, v0x5555558dac10_0;  alias, 1 drivers
v0x5555558d9ae0_0 .var "dac_out", 15 0;
v0x5555558d9ba0_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  alias, 0 drivers
S_0x5555558d9cc0 .scope module, "u_DigitalIO" "DigitalIO_Ctrl" 7 45, 13 1 0, S_0x55555587a840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "config_en"
    .port_info 3 /INPUT 16 "config_data"
    .port_info 4 /OUTPUT 32 "dut_dio"
v0x5555558d9ec0_0 .net "clk", 0 0, o0x7ffff7a13c78;  alias, 0 drivers
v0x5555558d9f80_0 .net "config_data", 15 0, L_0x5555558ee120;  1 drivers
v0x5555558da060_0 .net "config_en", 0 0, v0x5555558d9160_0;  alias, 1 drivers
v0x5555558da130_0 .var "dio_reg", 31 0;
v0x5555558da1d0_0 .net "dut_dio", 31 0, v0x5555558da130_0;  alias, 1 drivers
v0x5555558da2b0_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  alias, 0 drivers
S_0x5555558da3f0 .scope module, "u_FSM" "Test_FSM" 7 71, 14 1 0, S_0x55555587a840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "config_en"
    .port_info 3 /INPUT 16 "adc_data"
    .port_info 4 /INPUT 1 "adc_ready"
    .port_info 5 /INPUT 2 "test_mode"
    .port_info 6 /INPUT 32 "max_cycles"
    .port_info 7 /OUTPUT 16 "dac_cmd"
    .port_info 8 /OUTPUT 1 "clk_out"
    .port_info 9 /OUTPUT 1 "power_en"
    .port_info 10 /OUTPUT 16 "error_count"
    .port_info 11 /OUTPUT 1 "test_done"
v0x5555558da6f0_0 .net "adc_data", 15 0, v0x5555558d5d60_0;  alias, 1 drivers
v0x5555558da7d0_0 .net "adc_ready", 0 0, v0x5555558d5f40_0;  alias, 1 drivers
v0x5555558da8c0_0 .net "clk", 0 0, o0x7ffff7a13c78;  alias, 0 drivers
v0x5555558da960_0 .var "clk_out", 0 0;
v0x5555558daa30_0 .net "config_en", 0 0, v0x5555558d9160_0;  alias, 1 drivers
v0x5555558dab70_0 .var "cycle_counter", 31 0;
v0x5555558dac10_0 .var "dac_cmd", 15 0;
v0x5555558dacb0_0 .var "error_count", 15 0;
v0x5555558dad50_0 .net "max_cycles", 31 0, o0x7ffff7a14c08;  alias, 0 drivers
v0x5555558daea0_0 .var "power_en", 0 0;
v0x5555558daf60_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  alias, 0 drivers
v0x5555558db000_0 .var "state", 3 0;
v0x5555558db0e0_0 .var "test_done", 0 0;
v0x5555558db1a0_0 .net "test_mode", 1 0, o0x7ffff7a14cc8;  alias, 0 drivers
v0x5555558db280_0 .var "test_pattern", 15 0;
S_0x555555884e00 .scope module, "UART_Receiver" "UART_Receiver" 15 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "uart_rx"
    .port_info 3 /OUTPUT 8 "rx_data"
    .port_info 4 /OUTPUT 1 "rx_valid"
P_0x5555558a8950 .param/l "BAUD_RATE" 0 15 2, +C4<00000000000000011100001000000000>;
P_0x5555558a8990 .param/l "CLK_DIV" 1 15 13, +C4<00000000000000000000001101100100>;
P_0x5555558a89d0 .param/l "CLK_FREQ" 0 15 3, +C4<00000101111101011110000100000000>;
v0x5555558dd120_0 .var "bit_cnt", 3 0;
o0x7ffff7a153b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dd220_0 .net "clk", 0 0, o0x7ffff7a153b8;  0 drivers
v0x5555558dd2e0_0 .var "clk_cnt", 15 0;
v0x5555558dd3d0_0 .var "data_reg", 7 0;
o0x7ffff7a15448 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dd4b0_0 .net "rst_n", 0 0, o0x7ffff7a15448;  0 drivers
v0x5555558dd5c0_0 .var "rx_data", 7 0;
v0x5555558dd6a0_0 .var "rx_reg", 0 0;
v0x5555558dd760_0 .var "rx_valid", 0 0;
o0x7ffff7a15508 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dd820_0 .net "uart_rx", 0 0, o0x7ffff7a15508;  0 drivers
E_0x5555558d6520/0 .event negedge, v0x5555558dd4b0_0;
E_0x5555558d6520/1 .event posedge, v0x5555558dd220_0;
E_0x5555558d6520 .event/or E_0x5555558d6520/0, E_0x5555558d6520/1;
    .scope S_0x5555558b48b0;
T_0 ;
    %wait E_0x555555876c30;
    %load/vec4 v0x5555558a4dc0_0;
    %assign/vec4 v0x5555558b67d0_0, 0;
    %load/vec4 v0x5555558b67d0_0;
    %assign/vec4 v0x5555558b68d0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555555860820;
T_1 ;
    %wait E_0x555555877bf0;
    %load/vec4 v0x5555558d44f0_0;
    %load/vec4 v0x5555558d4110_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5555558d3e90_0;
    %load/vec4 v0x5555558d45b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558d41d0, 0, 4;
T_1.0 ;
    %load/vec4 v0x5555558d4290_0;
    %load/vec4 v0x5555558d4050_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5555558d4350_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5555558d41d0, 4;
    %assign/vec4 v0x5555558d3f70_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555555860820;
T_2 ;
    %wait E_0x555555876e70;
    %load/vec4 v0x5555558d4430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5555558d45b0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5555558d4350_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5555558d44f0_0;
    %load/vec4 v0x5555558d4110_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5555558d45b0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5555558d45b0_0, 0;
T_2.2 ;
    %load/vec4 v0x5555558d4290_0;
    %load/vec4 v0x5555558d4050_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5555558d4350_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5555558d4350_0, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55555581f030;
T_3 ;
    %wait E_0x5555558b87c0;
    %load/vec4 v0x5555558d4b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558d49c0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55555581f1b0;
T_4 ;
    %wait E_0x5555558b8a70;
    %load/vec4 v0x5555558d50a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555558d5160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558d4d80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5555558d5160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x5555558d4fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v0x5555558d4f00_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555558d4d80_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555558d5160_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x5555558d4fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0x5555558d4f00_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555558d4d80_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555558d5160_0, 0;
T_4.9 ;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x5555558d4fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v0x5555558d4f00_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555558d4d80_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5555558d5160_0, 0;
T_4.11 ;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x5555558d4fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %load/vec4 v0x5555558d4f00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555558d4d80_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558d4e60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555558d5160_0, 0;
T_4.13 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55555586b1a0;
T_5 ;
    %wait E_0x5555558d5380;
    %load/vec4 v0x5555558d5850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558d5910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558d54c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5555558d5720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558d5910_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x5555558d5910_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x5555558d5910_0;
    %inv;
    %assign/vec4 v0x5555558d5910_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x5555558d54c0_0;
    %assign/vec4 v0x5555558d5910_0, 0;
    %load/vec4 v0x5555558d54c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5555558d54c0_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55555586b1a0;
T_6 ;
    %wait E_0x555555877900;
    %load/vec4 v0x5555558d5720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555558d5640_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5555558d5640_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x5555558d5910_0;
    %inv;
    %store/vec4 v0x5555558d5640_0, 0, 32;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x5555558d54c0_0;
    %store/vec4 v0x5555558d5640_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5555558d8ca0;
T_7 ;
    %wait E_0x5555558d5ce0;
    %load/vec4 v0x5555558d94d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555558d9570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558d9220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558d9160_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558d8fe0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558d8fe0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558d8fe0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558d8fe0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5555558d9570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x5555558d9410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x5555558d9330_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558d8fe0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555558d9570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558d9220_0, 0;
T_7.7 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x5555558d9410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0x5555558d9330_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558d8fe0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555558d9570_0, 0;
T_7.9 ;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x5555558d9410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %load/vec4 v0x5555558d9330_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558d8fe0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5555558d9570_0, 0;
T_7.11 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x5555558d9410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x5555558d9330_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558d8fe0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558d8fe0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558d8fe0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558d8fe0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558d8fe0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555558d90a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558d9160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555558d9570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558d9220_0, 0;
T_7.13 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5555558d9cc0;
T_8 ;
    %wait E_0x5555558d5ce0;
    %load/vec4 v0x5555558da2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558da130_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5555558da060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5555558d9f80_0;
    %parti/s 2, 14, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0x5555558da130_0, 0;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558da130_0, 0;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x5555558da130_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5555558d9f80_0;
    %parti/s 14, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5555558da130_0, 0;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5555558d5a70;
T_9 ;
    %wait E_0x5555558d5ce0;
    %load/vec4 v0x5555558d60a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555558d61b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558d5f40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5555558d61b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558d5f40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5555558d61b0_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5555558d61b0_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5555558d61b0_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x5555558d5e60_0;
    %assign/vec4 v0x5555558d5d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558d5f40_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5555558d61b0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558d5f40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555558d61b0_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5555558d9770;
T_10 ;
    %wait E_0x5555558d5ce0;
    %load/vec4 v0x5555558d9ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555558d9ae0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5555558d9a00_0;
    %assign/vec4 v0x5555558d9ae0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5555558da3f0;
T_11 ;
    %wait E_0x5555558d5ce0;
    %load/vec4 v0x5555558daf60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555558db000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558da960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558daea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555558dac10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5555558db000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558daea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5555558db000_0, 0;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 43690, 0, 16;
    %assign/vec4 v0x5555558dac10_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5555558db000_0, 0;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x5555558da7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %load/vec4 v0x5555558da6f0_0;
    %assign/vec4 v0x5555558db280_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5555558db000_0, 0;
T_11.9 ;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x5555558db1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555558db000_0, 0;
    %jmp T_11.14;
T_11.11 ;
    %pushi/vec4 43690, 0, 16;
    %assign/vec4 v0x5555558dac10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5555558db000_0, 0;
    %jmp T_11.14;
T_11.12 ;
    %load/vec4 v0x5555558dab70_0;
    %load/vec4 v0x5555558dad50_0;
    %cmp/u;
    %jmp/0xz  T_11.15, 5;
    %pushi/vec4 43690, 0, 16;
    %assign/vec4 v0x5555558dac10_0, 0;
    %load/vec4 v0x5555558dab70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5555558dab70_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5555558db000_0, 0;
    %jmp T_11.16;
T_11.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558db0e0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5555558db000_0, 0;
T_11.16 ;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x5555558da7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.17, 8;
    %load/vec4 v0x5555558da6f0_0;
    %cmpi/ne 21845, 0, 16;
    %jmp/0xz  T_11.19, 6;
    %load/vec4 v0x5555558dacb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5555558dacb0_0, 0;
T_11.19 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5555558db000_0, 0;
T_11.17 ;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558db0e0_0, 0;
    %load/vec4 v0x5555558db1a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.21, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558dab70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5555558db000_0, 0;
T_11.21 ;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5555558d6330;
T_12 ;
    %wait E_0x5555558d5ce0;
    %load/vec4 v0x5555558d7c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555558d7770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558d7f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558d8030_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x5555558d7ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558d79f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5555558d8110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558d7cf0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5555558d7bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5555558d76b0_0;
    %load/vec4 v0x5555558d7850_0;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x5555558d7770_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5555558d7770_0, 0;
T_12.4 ;
    %load/vec4 v0x5555558d8110_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5555558d7930, 4;
    %load/vec4 v0x5555558d7ad0_0;
    %cmp/u;
    %jmp/0xz  T_12.6, 5;
    %load/vec4 v0x5555558d8110_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5555558d7930, 4;
    %assign/vec4 v0x5555558d7ad0_0, 0;
T_12.6 ;
    %load/vec4 v0x5555558d79f0_0;
    %load/vec4 v0x5555558d8110_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5555558d7930, 4;
    %cmp/u;
    %jmp/0xz  T_12.8, 5;
    %load/vec4 v0x5555558d8110_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5555558d7930, 4;
    %assign/vec4 v0x5555558d79f0_0, 0;
T_12.8 ;
    %load/vec4 v0x5555558d7f50_0;
    %load/vec4 v0x5555558d8110_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5555558d7930, 4;
    %add;
    %assign/vec4 v0x5555558d7f50_0, 0;
    %load/vec4 v0x5555558d8030_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5555558d8030_0, 0;
    %load/vec4 v0x5555558d8110_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5555558d8110_0, 0;
    %load/vec4 v0x5555558d7cf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5555558d7cf0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5555558d8310;
T_13 ;
    %wait E_0x5555558d5ce0;
    %load/vec4 v0x5555558d8a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555558d89b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558d88a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5555558d89b0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x5555558d88a0_0;
    %inv;
    %assign/vec4 v0x5555558d88a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555558d89b0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5555558d89b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5555558d89b0_0, 0;
T_13.3 ;
    %load/vec4 v0x5555558d8600_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x5555558d8540_0;
    %inv;
    %assign/vec4 v0x5555558d8540_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555558d8600_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x5555558d8600_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5555558d8600_0, 0;
T_13.5 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555555884e00;
T_14 ;
    %wait E_0x5555558d6520;
    %load/vec4 v0x5555558dd4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555558dd2e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555558dd120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558dd760_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5555558dd120_0;
    %nor/r;
    %load/vec4 v0x5555558dd6a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5555558dd820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 434, 0, 16;
    %assign/vec4 v0x5555558dd2e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5555558dd120_0, 0;
T_14.2 ;
    %load/vec4 v0x5555558dd120_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x5555558dd2e0_0;
    %pad/u 32;
    %cmpi/e 867, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555558dd2e0_0, 0;
    %load/vec4 v0x5555558dd120_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_14.8, 5;
    %load/vec4 v0x5555558dd820_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5555558dd120_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5555558dd3d0_0, 4, 5;
T_14.8 ;
    %load/vec4 v0x5555558dd120_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5555558dd120_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x5555558dd2e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5555558dd2e0_0, 0;
T_14.7 ;
    %load/vec4 v0x5555558dd120_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %load/vec4 v0x5555558dd3d0_0;
    %assign/vec4 v0x5555558dd5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558dd760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555558dd120_0, 0;
T_14.10 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "CDC_Sync.v";
    "Data_Buffer.v";
    "Power_Manager.v";
    "Protocol_Adapter.v";
    "TestPattern_Standard.v";
    "TestSystem_Top.v";
    "ADC_Interface.v";
    "Result_Analyzer.v";
    "Clock_Manager.v";
    "ConfigParser.v";
    "DAC_Interface.v";
    "DigitalIO_Ctrl.v";
    "Test_FSM.v";
    "UART_Receiver.v";
