
*** Running vivado
    with args -log Top_s.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_s.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top_s.tcl -notrace
Command: synth_design -top Top_s -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 141316
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1146.188 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_s' [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/Top_s.vhd:54]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'OLEDCtrl_s' declared at 'C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/OLEDCtrl_s.vhd:38' bound to instance 'OC0' of component 'OLEDCtrl_s' [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/Top_s.vhd:164]
INFO: [Synth 8-638] synthesizing module 'OLEDCtrl_s' [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/OLEDCtrl_s.vhd:62]
	Parameter N bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'byteBuffer_s' declared at 'C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/byteBuffer_s.vhd:38' bound to instance 'BB0' of component 'byteBuffer_s' [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/OLEDCtrl_s.vhd:148]
INFO: [Synth 8-638] synthesizing module 'byteBuffer_s' [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/byteBuffer_s.vhd:57]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'byteBuffer_s' (1#1) [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/byteBuffer_s.vhd:57]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'SPI_Tx' declared at 'C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/SPI_Tx.vhd:35' bound to instance 'SPI0' of component 'SPI_Tx' [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/OLEDCtrl_s.vhd:169]
INFO: [Synth 8-638] synthesizing module 'SPI_Tx' [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/SPI_Tx.vhd:49]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_Tx' (2#1) [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/SPI_Tx.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'OLEDCtrl_s' (3#1) [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/OLEDCtrl_s.vhd:62]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'onSeq_S' declared at 'C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/onSeq_S.vhd:38' bound to instance 'OnSeq0' of component 'OnSeq_s' [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/Top_s.vhd:190]
INFO: [Synth 8-638] synthesizing module 'onSeq_S' [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/onSeq_S.vhd:55]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onSeq_S' (4#1) [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/onSeq_S.vhd:55]
INFO: [Synth 8-3491] module 'sclk_s' declared at 'C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/sclk_s.vhd:35' bound to instance 'sclk0' of component 'sclk_s' [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/Top_s.vhd:209]
INFO: [Synth 8-638] synthesizing module 'sclk_s' [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/sclk_s.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'sclk_s' (5#1) [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/sclk_s.vhd:42]
INFO: [Synth 8-3491] module 'userIF_s' declared at 'C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/userIF_s.vhd:38' bound to instance 'UIF0' of component 'userIF_s' [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/Top_s.vhd:216]
INFO: [Synth 8-638] synthesizing module 'userIF_s' [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/userIF_s.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'userIF_s' (6#1) [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/userIF_s.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Top_s' (7#1) [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/sources_1/new/Top_s.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1209.527 ; gain = 63.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1209.527 ; gain = 63.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1209.527 ; gain = 63.340
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1209.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/constrs_1/new/contraints.xdc]
Finished Parsing XDC File [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/constrs_1/new/contraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.srcs/constrs_1/new/contraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_s_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_s_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1320.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1320.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1320.465 ; gain = 174.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1320.465 ; gain = 174.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1320.465 ; gain = 174.277
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stt_reg' in module 'byteBuffer_s'
INFO: [Synth 8-802] inferred FSM for state register 'stt_reg' in module 'SPI_Tx'
INFO: [Synth 8-802] inferred FSM for state register 'stt_reg' in module 'OLEDCtrl_s'
INFO: [Synth 8-802] inferred FSM for state register 'stt_reg' in module 'onSeq_S'
INFO: [Synth 8-802] inferred FSM for state register 'stt_reg' in module 'userIF_s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  rststt |                               00 |                               00
                    idle |                               01 |                               01
                      lx |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stt_reg' using encoding 'sequential' in module 'byteBuffer_s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  rststt |                              001 |                               10
                    idle |                              010 |                               00
                  iSTATE |                              100 |                               01
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stt_reg' using encoding 'one-hot' in module 'SPI_Tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  rststt |                              001 |                               00
                    idle |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stt_reg' using encoding 'one-hot' in module 'OLEDCtrl_s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  rststt |                             0000 |                             0001
                    idle |                             0001 |                             0000
                      s0 |                             0010 |                             0010
                      s1 |                             0011 |                             0011
                      s2 |                             0100 |                             0100
                      s3 |                             0101 |                             0101
                      s4 |                             0110 |                             0110
                      s5 |                             0111 |                             0111
                  iSTATE |                             1000 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stt_reg' using encoding 'sequential' in module 'onSeq_S'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  rststt |                               00 |                               01
                    idle |                               01 |                               00
              disponfull |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stt_reg' using encoding 'sequential' in module 'userIF_s'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1320.465 ; gain = 174.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 7     
+---Registers : 
	               28 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 25    
	                4 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   9 Input   28 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   9 Input   12 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 20    
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 20    
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 69    
	   4 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 27    
	   9 Input    1 Bit        Muxes := 9     
	   8 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1320.465 ; gain = 174.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1320.465 ; gain = 174.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1320.465 ; gain = 174.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1329.191 ; gain = 183.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1329.191 ; gain = 183.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1329.191 ; gain = 183.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1329.191 ; gain = 183.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1329.191 ; gain = 183.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1329.191 ; gain = 183.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1329.191 ; gain = 183.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     2|
|4     |LUT2   |    14|
|5     |LUT3   |    21|
|6     |LUT4   |    36|
|7     |LUT5   |    31|
|8     |LUT6   |   142|
|9     |FDRE   |   231|
|10    |FDSE   |     3|
|11    |IBUF   |     4|
|12    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1329.191 ; gain = 183.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1329.191 ; gain = 72.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1329.191 ; gain = 183.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1341.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1344.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1344.188 ; gain = 198.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/squid/OneDrive/Documents/Vivado/2024/OLEDPmod/OLEDPmod.runs/synth_1/Top_s.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_s_utilization_synth.rpt -pb Top_s_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul  2 20:59:12 2024...
