Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: dpimref.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dpimref.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dpimref"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : dpimref
Automatic FSM Extraction           : NO
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Digitales\USB_test_v2\dpimref.vhd" into library work
Parsing entity <dpimref>.
Parsing architecture <Behavioral> of entity <dpimref>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <dpimref> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dpimref>.
    Related source file is "D:\Digitales\USB_test_v2\dpimref.vhd".
    Found 4-bit register for signal <regEppAdr>.
    Found 8-bit register for signal <regData0>.
    Found 8-bit register for signal <regData1>.
    Found 8-bit register for signal <regData2>.
    Found 8-bit register for signal <regData3>.
    Found 8-bit register for signal <regData4>.
    Found 8-bit register for signal <regData5>.
    Found 8-bit register for signal <regData6>.
    Found 8-bit register for signal <regData7>.
    Found 8-bit register for signal <rgLed>.
    Found 8-bit register for signal <stEppCur>.
    Found 8-bit 12-to-1 multiplexer for signal <busEppData> created at line 124.
    Found 1-bit tristate buffer for signal <pdb<7>> created at line 163
    Found 1-bit tristate buffer for signal <pdb<6>> created at line 163
    Found 1-bit tristate buffer for signal <pdb<5>> created at line 163
    Found 1-bit tristate buffer for signal <pdb<4>> created at line 163
    Found 1-bit tristate buffer for signal <pdb<3>> created at line 163
    Found 1-bit tristate buffer for signal <pdb<2>> created at line 163
    Found 1-bit tristate buffer for signal <pdb<1>> created at line 163
    Found 1-bit tristate buffer for signal <pdb<0>> created at line 163
    Summary:
	inferred  84 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <dpimref> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 11
 4-bit register                                        : 1
 8-bit register                                        : 10
# Multiplexers                                         : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 84
 Flip-Flops                                            : 84
# Multiplexers                                         : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dpimref> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dpimref, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 84
 Flip-Flops                                            : 84

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dpimref.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 82
#      LUT2                        : 3
#      LUT3                        : 12
#      LUT4                        : 5
#      LUT5                        : 17
#      LUT6                        : 39
#      MUXF7                       : 6
# FlipFlops/Latches                : 84
#      FD                          : 8
#      FDE                         : 76
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 16
#      IOBUF                       : 8
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              84  out of  18224     0%  
 Number of Slice LUTs:                   76  out of   9112     0%  
    Number used as Logic:                76  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    130
   Number with an unused Flip Flop:      46  out of    130    35%  
   Number with an unused LUT:            54  out of    130    41%  
   Number of fully used LUT-FF pairs:    30  out of    130    23%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 84    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.819ns (Maximum Frequency: 261.866MHz)
   Minimum input arrival time before clock: 4.526ns
   Maximum output required time after clock: 6.808ns
   Maximum combinational path delay: 6.289ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 3.819ns (frequency: 261.866MHz)
  Total number of paths / destination ports: 530 / 84
-------------------------------------------------------------------------
Delay:               3.819ns (Levels of Logic = 3)
  Source:            stEppCur_7 (FF)
  Destination:       stEppCur_0 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: stEppCur_7 to stEppCur_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.118  stEppCur_7 (stEppCur_7)
     LUT5:I0->O            2   0.203   0.617  GND_5_o_stEppCur[7]_equal_35_o<7>11 (GND_5_o_stEppCur[7]_equal_35_o<7>1)
     LUT4:I3->O            1   0.205   0.924  stEppNext<0>1 (stEppNext<0>1)
     LUT6:I1->O            1   0.203   0.000  stEppNext<0>3 (stEppNext<0>)
     FD:D                      0.102          stEppCur_0
    ----------------------------------------
    Total                      3.819ns (1.160ns logic, 2.659ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 103 / 84
-------------------------------------------------------------------------
Offset:              4.526ns (Levels of Logic = 4)
  Source:            dstb (PAD)
  Destination:       stEppCur_6 (FF)
  Destination Clock: mclk rising

  Data Path: dstb to stEppCur_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.201  dstb_IBUF (dstb_IBUF)
     LUT5:I0->O            1   0.203   0.580  stEppNext<6>2_SW3 (N34)
     LUT6:I5->O            1   0.205   0.808  stEppNext<6>2 (stEppNext<6>2)
     LUT5:I2->O            1   0.205   0.000  stEppNext<6>3 (stEppNext<6>)
     FD:D                      0.102          stEppCur_6
    ----------------------------------------
    Total                      4.526ns (1.937ns logic, 2.589ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 176 / 17
-------------------------------------------------------------------------
Offset:              6.808ns (Levels of Logic = 4)
  Source:            regEppAdr_0 (FF)
  Destination:       pdb<0> (PAD)
  Source Clock:      mclk rising

  Data Path: regEppAdr_0 to pdb<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             38   0.447   1.741  regEppAdr_0 (regEppAdr_0)
     LUT6:I0->O            1   0.203   0.000  Mmux_busEppData_6 (Mmux_busEppData_6)
     MUXF7:I1->O           1   0.140   0.924  Mmux_busEppData_5_f7 (Mmux_busEppData_5_f7)
     LUT6:I1->O            1   0.203   0.579  Mmux_busEppOut1 (busEppOut<0>)
     IOBUF:I->IO               2.571          pdb_0_IOBUF (pdb<0>)
    ----------------------------------------
    Total                      6.808ns (3.564ns logic, 3.244ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 29 / 8
-------------------------------------------------------------------------
Delay:               6.289ns (Levels of Logic = 4)
  Source:            rgSwt<4> (PAD)
  Destination:       pdb<4> (PAD)

  Data Path: rgSwt<4> to pdb<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  rgSwt_4_IBUF (rgSwt_4_IBUF)
     LUT3:I1->O            1   0.203   0.827  Mmux_busEppOut5_SW0 (N6)
     LUT6:I2->O            1   0.203   0.579  Mmux_busEppOut5 (busEppOut<4>)
     IOBUF:I->IO               2.571          pdb_4_IOBUF (pdb<4>)
    ----------------------------------------
    Total                      6.289ns (4.199ns logic, 2.090ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    3.819|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.97 secs
 
--> 

Total memory usage is 256360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

