Charles Alpert , Anirudh Devgan, Wire segmenting for improved buffer insertion, Proceedings of the 34th annual Design Automation Conference, p.588-593, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266291]
CHEN, C.-P., AND WONG, D. F. 1996. A fast algorithm for optimal wire-sizing under Elmore delay model. In Proceedings of the IEEE ISCAS, vol. 4, pp. 412-415.
Chung-Ping Chen , D. F. Wong, Optimal wire-sizing function with fringing capacitance consideration, Proceedings of the 34th annual Design Automation Conference, p.604-607, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266295]
Chung-Ping Chen , Yao-Wen Chang , D. F. Wong, Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation, Proceedings of the 33rd annual Design Automation Conference, p.405-408, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240596]
Chung-Ping Chen , Yao-Ping Chen , D. F. Wong, Optimal wire-sizing formula under the Elmore delay model, Proceedings of the 33rd annual Design Automation Conference, p.487-490, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240611]
Chung-Ping Chen , Hai Zhou , D. F. Wong, Optimal non-uniform wire-sizing under the Elmore delay model, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.38-43, November 10-14, 1996, San Jose, California, USA
Chris C. N. Chu , D. F. Wong, Closed form solution to simultaneous buffer insertion/sizing and wire sizing, Proceedings of the 1997 international symposium on Physical design, p.192-197, April 14-16, 1997, Napa Valley, California, USA[doi>10.1145/267665.267712]
C. C.N. Chu , D. F. Wong, A quadratic programming approach to simultaneous buffer insertion/sizing and wire sizing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.6, p.787-798, November 2006[doi>10.1109/43.766728]
C. C.N. Chu , D. F. Wong, An efficient and optimal algorithm for simultaneous buffer and wire sizing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.9, p.1297-1304, November 2006[doi>10.1109/43.784121]
Jason Cong , Lei He, Optimal wiresizing for interconnects with multiple sources, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.4, p.478-511, Oct. 1996[doi>10.1145/238997.239018]
Jason Cong , Kwok-Shing Leung, Optimal wiresizing under the distributed Elmore delay model, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.634-639, November 07-11, 1993, Santa Clara, California, USA
CONG,J.,AND PAN, Z. 1998. Interconnect performance estimation models for synthesis and design planning. In Proceedings of the ACM/IEEE International Workshop on Logic Synthesis.
J. Cong , C. Koh , K. Leung, Simultaneous buffer and wire sizing for performance and power optimization, Proceedings of the 1996 international symposium on Low power electronics and design, p.271-276, August 12-14, 1996, Monterey, California, USA
DHAR,S.,AND FRANKLIN, M. A. 1991. Optimum buffer circuits for driving long uniform lines. IEEE J. Solid-State Circ. 26, 1 (Jan.), pp. 32-40.
DUFFIN, R. J., PETERSON, E. L., AND ZENER, C. 1967. Geometric Programming - Theory and Application. J Wiley, New York.
ELMORE, W. C. 1948. The transient response of damped linear network with particular regard to wideband amplifiers. J. Appl. Phys. 19, pp. 55-63.
J. P. Fishburn, Shaping a VLSI Wire to Minimize Elmore Delay, Proceedings of the 1997 European conference on Design and Test, p.244, March 17-20, 1997
FISHBURN,J.P.,AND SCHEVON, C. A. 1995. Shaping a distributed-RC line to minimize Elmore delay. IEEE Trans. Circuits and Systems-I: Fundamental Theory and Applications, 42, 12 (Dec.), pp. 1020-1022.
Youxin Gao , D. F. Wong, Optimal shape function for a bi-directional wire under Elmore delay model, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.622-627, November 09-13, 1997, San Jose, California, USA
HEDENSTIERNA,N.,AND JEPPSON, K. O. 1987. CMOS circuit speed and buffer optimization. IEEE Trans. Comput-Aided Des. CAD-6, 2 (Mar.), pp. 270-281.
JAEGER, R. C. 1975. Comments on 'An optimized output stage for MOS integrated circuits'. IEEE J. Solid-State Circ. SC-10, 3 (June.), pp. 185-186.
Rony Kay , Gennady Bucheuv , Lawrence T. Pileggi, EWA: exact wiring-sizing algorithm, Proceedings of the 1997 international symposium on Physical design, p.178-185, April 14-16, 1997, Napa Valley, California, USA[doi>10.1145/267665.267710]
LILLIS, J., CHENG, C.-K., AND LIN, T.-T. 1995. Optimal and efficient buffer insertion and wire sizing. In Proceedings of the Custom Integrated Circuits Conference, pp. 259-262.
LILLIS, J., CHENG, C.-K., AND LIN, T.-T. 1996. Optimal wire sizing and buffer insertion for low power and a generalized delay model. IEEE J. Solid-State Circ. 31, 3 (Mar.), pp. 437-447.
LIN,H.C.,AND LINHOLM, L. W. 1975. An optimized output stage for MOS integrated circuits. IEEE J. Solid-State Circ. SC-10, 2 (Apr.), pp. 106-109.
Noel Menezes , Ross Baldick , Lawrence T. Pileggi, A sequential quadratic programming approach to concurrent gate and wire sizing, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.144-151, November 05-09, 1995, San Jose, California, USA
Noel Menezes , Satyamurthy Pullela , Florentin Dartu , Lawrence T. Pillage, RC interconnect synthesisâ€”a moment fitting approach, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.418-425, November 06-10, 1994, San Jose, California, USA
SANCHETI,P.K.,AND SAPATNEKAR, S. S. 1994. Interconnect design using convex optimization. In Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 549-552.
Semiconductor Industry Association. 1997. The National Technology Roadmap for Semiconductors.
VAN GINNEKEN, L. P. P. P. 1990. Buffer placement in distributed RC-tree networks for minimal Elmore delay. In Proceedings of the International Symposium on Circuits and Systems, pp. 865- 868.
Tianxiong Xue , Ernest S. Kuh , Qinjian Yu, A Sensitivity-Based Wiresizing Approach to Interconnect Optimization of Lossy Transmission Line Topologies, Proceedings of the 1996 IEEE Multi-Chip Module Conference (MCMC '96), p.117, February 06-07, 1996
D. Zhou , X. Y. Liu, Minimization of chip size and power consumption of high-speed VLSI buffers, Proceedings of the 1997 international symposium on Physical design, p.186-191, April 14-16, 1997, Napa Valley, California, USA[doi>10.1145/267665.267711]
