{
  "tile_type": "RIOB18_SING",
  "sites": [
    {
      "y_coord": 0,
      "name": "X0Y0",
      "prefix": "IOB",
      "type": "IOB18",
      "site_pins": {
        "O_OUT": "IOB_O_OUT0",
        "O": "IOB_O0",
        "KEEPER_INT_EN": "IOB_KEEPER_INT_EN_1",
        "T": "IOB_T0",
        "T_OUT": "IOB_T_OUT0",
        "DIFFI_IN": null,
        "PU_INT_EN": "IOB_PU_INT_EN_1",
        "DIFF_TERM_INT_EN": null,
        "PADOUT": "IOB_PADOUT0",
        "O_IN": null,
        "IBUFDISABLE": "IOB_IBUF_DISABLE0",
        "DIFFO_IN": null,
        "DIFFO_OUT": "IOB_DIFFO_OUT0",
        "PD_INT_EN": "IOB_PD_INT_EN_1",
        "DCITERMDISABLE": "IOB_DCI_T_TERM0",
        "I": "IOB_IBUF0",
        "T_IN": null
      },
      "x_coord": 0
    }
  ],
  "wires": [
    "RIOB_WW2END3_0",
    "RIOB_WW4END1_0",
    "RIOB_NE4C2_0",
    "RIOB_SE4C1_0",
    "RIOB_WW4A1_0",
    "RIOB_NE2A0_0",
    "RIOB_WW4A3_0",
    "RIOB_WR1END3_0",
    "RIOB_WL1END0_0",
    "RIOB_WR1END0_0",
    "RIOB_LH12_0",
    "RIOB_WW4END0_0",
    "RIOB_ER1BEG0_0",
    "RIOB_NE4BEG0_0",
    "RIOB_LH11_0",
    "RIOB_EE4A1_0",
    "RIOB_NE2A2_0",
    "RIOB_WW2A1_0",
    "RIOB_LH7_0",
    "RIOB_NW2A1_0",
    "RIOB_SW2A2_0",
    "IOB_O_OUT0",
    "IOB_DCI_T_TERM0",
    "RIOB_EL1BEG2_0",
    "RIOB_WW4C1_0",
    "RIOB_LH2_0",
    "IOB_T_OUT0",
    "RIOB_SW2A3_0",
    "RIOB_NE4BEG1_0",
    "IOB_KEEPER_INT_EN_1",
    "RIOB_EE4A0_0",
    "RIOB_WW2A3_0",
    "RIOB_LH9_0",
    "RIOB_EE4B1_0",
    "IOB_T_IN0",
    "RIOB_WW4END3_0",
    "RIOB_WR1END2_0",
    "RIOB_SW2A0_0",
    "RIOB_WW4END2_0",
    "RIOB_NW4END0_0",
    "RIOB_SE2A0_0",
    "RIOB_ER1BEG3_0",
    "RIOB_EE4B3_0",
    "RIOB_LH1_0",
    "RIOB_ER1BEG1_0",
    "RIOB_EE2A1_0",
    "IOB_DIFFO_IN0",
    "RIOB_EE2A0_0",
    "RIOB_LH6_0",
    "IOB_PD_INT_EN_1",
    "RIOB_NE2A1_0",
    "RIOB_SE2A3_0",
    "RIOB_NW4END3_0",
    "RIOB_WW4C3_0",
    "RIOB_SE4C3_0",
    "RIOB_SW4END3_0",
    "RIOB_WL1END2_0",
    "RIOB_EE2BEG3_0",
    "RIOB_SW4A1_0",
    "IOB_IBUF0",
    "RIOB_NE4BEG2_0",
    "RIOB_NE4BEG3_0",
    "RIOB_NE4C1_0",
    "RIOB_WW2END1_0",
    "RIOB_NW2A2_0",
    "RIOB_NW4END2_0",
    "RIOB_SE4BEG1_0",
    "IOB_DIFF_TERM_INT_EN_STUB",
    "RIOB_SE4C2_0",
    "RIOB_EE4BEG3_0",
    "RIOB_SW4A0_0",
    "RIOB_SW4A3_0",
    "RIOB_SW4A2_0",
    "RIOB_LH3_0",
    "RIOB_WW4A0_0",
    "IOB_PU_INT_EN_1",
    "RIOB_NE4C3_0",
    "RIOB_EE2BEG0_0",
    "RIOB_WW4B1_0",
    "RIOB_LH10_0",
    "RIOB_NW4END1_0",
    "RIOB_WW4B2_0",
    "RIOB_EE4BEG2_0",
    "RIOB_LH8_0",
    "RIOB_NE2A3_0",
    "RIOB_WW2END0_0",
    "RIOB_WW2A0_0",
    "RIOB_EE4C3_0",
    "RIOB_SW4END2_0",
    "RIOB_WW4B0_0",
    "RIOB_LH5_0",
    "RIOB_EE2A3_0",
    "RIOB_WW4B3_0",
    "RIOB_SE4BEG3_0",
    "RIOB_EL1BEG3_0",
    "RIOB_SE4BEG0_0",
    "RIOB_SE4C0_0",
    "RIOB_EL1BEG1_0",
    "RIOB_NW4A1_0",
    "RIOB_WR1END1_0",
    "IOB_O0",
    "RIOB_WW2END2_0",
    "RIOB_EE4BEG1_0",
    "RIOB_EE4BEG0_0",
    "RIOB_NE4C0_0",
    "IOB_O_IN0",
    "RIOB_WW4C2_0",
    "IOB_DIFFO_OUT0",
    "RIOB_WW2A2_0",
    "RIOB_WL1END3_0",
    "RIOB_EE4A2_0",
    "RIOB_NW2A0_0",
    "RIOB_SW4END0_0",
    "RIOB_WL1END1_0",
    "RIOB_EE4A3_0",
    "RIOB_LH4_0",
    "RIOB_SW4END1_0",
    "RIOB_EE4C1_0",
    "RIOB_EE4B0_0",
    "RIOB_EE4B2_0",
    "RIOB_SE4BEG2_0",
    "IOB_IBUF_DISABLE0",
    "RIOB_NW4A2_0",
    "RIOB_ER1BEG2_0",
    "RIOB_SE2A1_0",
    "IOB_T0",
    "RIOB_EE4C0_0",
    "RIOB_WW4C0_0",
    "RIOB_EL1BEG0_0",
    "RIOB_SE2A2_0",
    "RIOB_NW4A3_0",
    "RIOB_EE2BEG2_0",
    "RIOB_EE2BEG1_0",
    "RIOB_NW4A0_0",
    "RIOB_NW2A3_0",
    "IOB_PADOUT0",
    "RIOB_SW2A1_0",
    "RIOB_EE4C2_0",
    "RIOB_EE2A2_0",
    "IOB_DIFFI_IN0",
    "RIOB_WW4A2_0"
  ],
  "pips": {}
}