{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652591836659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652591836659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 02:17:16 2022 " "Processing started: Sun May 15 02:17:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652591836659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652591836659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memento -c Memento " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memento -c Memento" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652591836659 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652591837414 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memento.vhd 2 1 " "Using design file memento.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memento-Behavior " "Found design unit 1: Memento-Behavior" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memento " "Found entity 1: Memento" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838097 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1652591838097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Memento " "Elaborating entity \"Memento\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652591838116 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C memento.vhd(34) " "Verilog HDL or VHDL warning at memento.vhd(34): object \"C\" assigned a value but never read" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1652591838134 "|Memento"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V memento.vhd(34) " "Verilog HDL or VHDL warning at memento.vhd(34): object \"V\" assigned a value but never read" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1652591838134 "|Memento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Run memento.vhd(96) " "VHDL Process Statement warning at memento.vhd(96): signal \"Run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652591838135 "|Memento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Run memento.vhd(109) " "VHDL Process Statement warning at memento.vhd(109): signal \"Run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652591838137 "|Memento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rx memento.vhd(113) " "VHDL Process Statement warning at memento.vhd(113): signal \"Rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652591838137 "|Memento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ry memento.vhd(114) " "VHDL Process Statement warning at memento.vhd(114): signal \"Ry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652591838137 "|Memento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rx memento.vhd(119) " "VHDL Process Statement warning at memento.vhd(119): signal \"Rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652591838137 "|Memento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rx memento.vhd(124) " "VHDL Process Statement warning at memento.vhd(124): signal \"Rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652591838138 "|Memento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rx memento.vhd(129) " "VHDL Process Statement warning at memento.vhd(129): signal \"Rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652591838140 "|Memento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ry memento.vhd(138) " "VHDL Process Statement warning at memento.vhd(138): signal \"Ry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652591838141 "|Memento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ry memento.vhd(143) " "VHDL Process Statement warning at memento.vhd(143): signal \"Ry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652591838142 "|Memento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rx memento.vhd(153) " "VHDL Process Statement warning at memento.vhd(153): signal \"Rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652591838142 "|Memento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rx memento.vhd(159) " "VHDL Process Statement warning at memento.vhd(159): signal \"Rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652591838143 "|Memento"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Mux memento.vhd(93) " "VHDL Process Statement warning at memento.vhd(93): inferring latch(es) for signal or variable \"ALU_Mux\", which holds its previous value in one or more paths through the process" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1652591838145 "|Memento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Mux memento.vhd(93) " "Inferred latch for \"ALU_Mux\" at memento.vhd(93)" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652591838159 "|Memento"}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3to8.vhd 2 1 " "Using design file decoder3to8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder3to8-Behavior " "Found design unit 1: Decoder3to8-Behavior" {  } { { "decoder3to8.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/decoder3to8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838246 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "decoder3to8.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/decoder3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838246 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1652591838246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 Decoder3to8:DEC_Rin " "Elaborating entity \"Decoder3to8\" for hierarchy \"Decoder3to8:DEC_Rin\"" {  } { { "memento.vhd" "DEC_Rin" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652591838253 ""}
{ "Warning" "WSGN_SEARCH_FILE" "upcounter.vhd 2 1 " "Using design file upcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpCounter-Behavior " "Found design unit 1: UpCounter-Behavior" {  } { { "upcounter.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/upcounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838313 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpCounter " "Found entity 1: UpCounter" {  } { { "upcounter.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/upcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838313 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1652591838313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounter UpCounter:CNTR " "Elaborating entity \"UpCounter\" for hierarchy \"UpCounter:CNTR\"" {  } { { "memento.vhd" "CNTR" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652591838317 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addsub.vhd 2 1 " "Using design file addsub.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub-Behavior " "Found design unit 1: AddSub-Behavior" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838361 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838361 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1652591838361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub AddSub:ALU " "Elaborating entity \"AddSub\" for hierarchy \"AddSub:ALU\"" {  } { { "memento.vhd" "ALU" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652591838364 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C addsub.vhd(11) " "VHDL Signal Declaration warning at addsub.vhd(11): used implicit default value for signal \"C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1652591838366 "|Memento|AddSub:ALU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "V addsub.vhd(11) " "VHDL Signal Declaration warning at addsub.vhd(11): used implicit default value for signal \"V\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1652591838367 "|Memento|AddSub:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CSUM addsub.vhd(17) " "Verilog HDL or VHDL warning at addsub.vhd(17): object \"CSUM\" assigned a value but never read" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1652591838367 "|Memento|AddSub:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CSUB addsub.vhd(17) " "Verilog HDL or VHDL warning at addsub.vhd(17): object \"CSUB\" assigned a value but never read" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1652591838367 "|Memento|AddSub:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VSUM addsub.vhd(17) " "Verilog HDL or VHDL warning at addsub.vhd(17): object \"VSUM\" assigned a value but never read" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1652591838367 "|Memento|AddSub:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VSUB addsub.vhd(17) " "Verilog HDL or VHDL warning at addsub.vhd(17): object \"VSUB\" assigned a value but never read" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1652591838367 "|Memento|AddSub:ALU"}
{ "Warning" "WSGN_SEARCH_FILE" "adder.vhd 2 1 " "Using design file adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-Behavior " "Found design unit 1: Adder-Behavior" {  } { { "adder.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "adder.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838452 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1652591838452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder AddSub:ALU\|Adder:SUM " "Elaborating entity \"Adder\" for hierarchy \"AddSub:ALU\|Adder:SUM\"" {  } { { "addsub.vhd" "SUM" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652591838456 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtractor.vhd 2 1 " "Using design file subtractor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtractor-Behavior " "Found design unit 1: Subtractor-Behavior" {  } { { "subtractor.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/subtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838478 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "subtractor.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838478 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1652591838478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor AddSub:ALU\|Subtractor:SUB " "Elaborating entity \"Subtractor\" for hierarchy \"AddSub:ALU\|Subtractor:SUB\"" {  } { { "addsub.vhd" "SUB" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652591838480 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexern.vhd 2 1 " "Using design file multiplexern.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiplexerN-behavior " "Found design unit 1: MultiplexerN-behavior" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838504 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiplexerN " "Found entity 1: MultiplexerN" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838504 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1652591838504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplexerN MultiplexerN:MUX " "Elaborating entity \"MultiplexerN\" for hierarchy \"MultiplexerN:MUX\"" {  } { { "memento.vhd" "MUX" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652591838508 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registern.vhd 2 1 " "Using design file registern.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterN-Behavior " "Found design unit 1: RegisterN-Behavior" {  } { { "registern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/registern.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838528 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterN " "Found entity 1: RegisterN" {  } { { "registern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/registern.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652591838528 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1652591838528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterN RegisterN:REG_0 " "Elaborating entity \"RegisterN\" for hierarchy \"RegisterN:REG_0\"" {  } { { "memento.vhd" "REG_0" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652591838531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterN RegisterN:REG_IR " "Elaborating entity \"RegisterN\" for hierarchy \"RegisterN:REG_IR\"" {  } { { "memento.vhd" "REG_IR" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652591838553 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Rout_3bit\[0\] " "Converted tri-state buffer \"Rout_3bit\[0\]\" feeding internal logic into a wire" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Rout_3bit\[1\] " "Converted tri-state buffer \"Rout_3bit\[1\]\" feeding internal logic into a wire" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Rout_3bit\[2\] " "Converted tri-state buffer \"Rout_3bit\[2\]\" feeding internal logic into a wire" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Rin_3bit\[0\] " "Converted tri-state buffer \"Rin_3bit\[0\]\" feeding internal logic into a wire" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Rin_3bit\[1\] " "Converted tri-state buffer \"Rin_3bit\[1\]\" feeding internal logic into a wire" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Rin_3bit\[2\] " "Converted tri-state buffer \"Rin_3bit\[2\]\" feeding internal logic into a wire" {  } { { "memento.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/memento.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[0\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[0\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[1\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[1\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[2\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[2\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[3\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[3\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[4\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[4\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[5\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[5\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[6\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[6\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[7\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[7\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[8\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[8\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[9\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[9\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[10\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[10\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[11\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[11\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[12\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[12\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[13\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[13\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[14\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[14\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AddSub:ALU\|Z\[15\] " "Converted tri-state buffer \"AddSub:ALU\|Z\[15\]\" feeding internal logic into a wire" {  } { { "addsub.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/addsub.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1652591838683 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1652591838683 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[0\] BusWires\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[0\]\" to the node \"BusWires\[0\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[1\] BusWires\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[1\]\" to the node \"BusWires\[1\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[2\] BusWires\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[2\]\" to the node \"BusWires\[2\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[3\] BusWires\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[3\]\" to the node \"BusWires\[3\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[4\] BusWires\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[4\]\" to the node \"BusWires\[4\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[5\] BusWires\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[5\]\" to the node \"BusWires\[5\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[6\] BusWires\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[6\]\" to the node \"BusWires\[6\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[7\] BusWires\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[7\]\" to the node \"BusWires\[7\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[8\] BusWires\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[8\]\" to the node \"BusWires\[8\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[9\] BusWires\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[9\]\" to the node \"BusWires\[9\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[10\] BusWires\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[10\]\" to the node \"BusWires\[10\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[11\] BusWires\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[11\]\" to the node \"BusWires\[11\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[12\] BusWires\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[12\]\" to the node \"BusWires\[12\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[13\] BusWires\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[13\]\" to the node \"BusWires\[13\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[14\] BusWires\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[14\]\" to the node \"BusWires\[14\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MultiplexerN:MUX\|y\[15\] BusWires\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"MultiplexerN:MUX\|y\[15\]\" to the node \"BusWires\[15\]\" into a wire" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1652591839363 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1652591839363 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[0\] RegisterN:REG_0\|Q\[0\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[0\]\" to the node \"RegisterN:REG_0\|Q\[0\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[1\] RegisterN:REG_0\|Q\[1\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[1\]\" to the node \"RegisterN:REG_0\|Q\[1\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[2\] RegisterN:REG_0\|Q\[2\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[2\]\" to the node \"RegisterN:REG_0\|Q\[2\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[3\] RegisterN:REG_0\|Q\[3\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[3\]\" to the node \"RegisterN:REG_0\|Q\[3\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[4\] RegisterN:REG_0\|Q\[4\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[4\]\" to the node \"RegisterN:REG_0\|Q\[4\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[5\] RegisterN:REG_0\|Q\[5\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[5\]\" to the node \"RegisterN:REG_0\|Q\[5\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[6\] RegisterN:REG_0\|Q\[6\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[6\]\" to the node \"RegisterN:REG_0\|Q\[6\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[7\] RegisterN:REG_0\|Q\[7\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[7\]\" to the node \"RegisterN:REG_0\|Q\[7\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[8\] RegisterN:REG_0\|Q\[8\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[8\]\" to the node \"RegisterN:REG_0\|Q\[8\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[9\] RegisterN:REG_0\|Q\[9\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[9\]\" to the node \"RegisterN:REG_0\|Q\[9\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[10\] RegisterN:REG_0\|Q\[10\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[10\]\" to the node \"RegisterN:REG_0\|Q\[10\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[11\] RegisterN:REG_0\|Q\[11\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[11\]\" to the node \"RegisterN:REG_0\|Q\[11\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[12\] RegisterN:REG_0\|Q\[12\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[12\]\" to the node \"RegisterN:REG_0\|Q\[12\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[13\] RegisterN:REG_0\|Q\[13\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[13\]\" to the node \"RegisterN:REG_0\|Q\[13\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[14\] RegisterN:REG_0\|Q\[14\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[14\]\" to the node \"RegisterN:REG_0\|Q\[14\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MultiplexerN:MUX\|y\[15\] RegisterN:REG_0\|Q\[15\] " "Converted the fan-out from the tri-state buffer \"MultiplexerN:MUX\|y\[15\]\" to the node \"RegisterN:REG_0\|Q\[15\]\" into an OR gate" {  } { { "multiplexern.vhd" "" { Text "C:/Users/levyg/Documents/MEGA/Repositories/TopicosEmSistemasDigitais/atividades/atividade3/Memento/multiplexern.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1652591839364 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1652591839364 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652591840083 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652591840083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652591840146 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652591840146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "338 " "Implemented 338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652591840146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652591840146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652591840179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 02:17:20 2022 " "Processing ended: Sun May 15 02:17:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652591840179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652591840179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652591840179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652591840179 ""}
