version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/memory_256x24_testwave/clk
/memory_256x24_testwave/wr_enable
/memory_256x24_testwave/UUT/addr_bus_rd
/memory_256x24_testwave/UUT/addr_bus_wr
/memory_256x24_testwave/data_bus_in
/memory_256x24_testwave/data_bus_out
/memory_256x24_testwave/period
/memory_256x24_testwave/duty_cycle
/memory_256x24_testwave/offset
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/memory_256x24_testwave/clk
2
0
/memory_256x24_testwave/wr_enable
2
0
/memory_256x24_testwave/UUT/addr_bus_rd
2
2
/memory_256x24_testwave/UUT/addr_bus_wr
2
2
/memory_256x24_testwave/data_bus_in
2
2
/memory_256x24_testwave/data_bus_out
2
2
/memory_256x24_testwave/period
2
0
/memory_256x24_testwave/duty_cycle
2
0
/memory_256x24_testwave/offset
2
0
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
