

================================================================
== Vivado HLS Report for 'loadInReg9_8u_s'
================================================================
* Date:           Tue May 10 21:15:49 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns |   0 ns   |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|      0|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|      0|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------+-----+-----+------------+----------------+--------------+
|ap_ready     | out |    1| ap_ctrl_hs | loadInReg9<8u> | return value |
|ap_return_0  | out |    8| ap_ctrl_hs | loadInReg9<8u> | return value |
|ap_return_1  | out |    8| ap_ctrl_hs | loadInReg9<8u> | return value |
|ap_return_2  | out |    8| ap_ctrl_hs | loadInReg9<8u> | return value |
|ap_return_3  | out |    8| ap_ctrl_hs | loadInReg9<8u> | return value |
|ap_return_4  | out |    8| ap_ctrl_hs | loadInReg9<8u> | return value |
|ap_return_5  | out |    8| ap_ctrl_hs | loadInReg9<8u> | return value |
|ap_return_6  | out |    8| ap_ctrl_hs | loadInReg9<8u> | return value |
|ap_return_7  | out |    8| ap_ctrl_hs | loadInReg9<8u> | return value |
|ap_return_8  | out |    8| ap_ctrl_hs | loadInReg9<8u> | return value |
|inData_V     |  in |   72|   ap_none  |    inData_V    |    scalar    |
+-------------+-----+-----+------------+----------------+--------------+

