Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Tue Jun 27 10:02:01 2017
| Host         : HyperSilicon running 64-bit CentOS release 6.4 (Final)
| Command      : report_control_sets -verbose -file dut_120_control_sets_placed.rpt
| Design       : dut_120
| Device       : xc7v2000t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   105 |
| Unused register locations in slices containing registers |   674 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              62 |           23 |
| No           | Yes                   | No                     |              32 |           32 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             496 |          247 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------+--------------------------------+------------------+----------------+
|           Clock Signal          |         Enable Signal        |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------------+------------------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  data_bin_5_reg[13]_LDC_i_1_n_0 |                              | data_bin_5_reg[13]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[11]_LDC_i_1_n_0 |                              | data_bin_5_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[0]_LDC_i_1_n_0  |                              | data_bin_5_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  data_bin_5_reg[10]_LDC_i_1_n_0 |                              | data_bin_5_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[12]_LDC_i_1_n_0 |                              | data_bin_5_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[16]_LDC_i_1_n_0 |                              | data_bin_5_reg[16]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[17]_LDC_i_1_n_0 |                              | data_bin_5_reg[17]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[9]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[8]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[7]_LDC_i_1_n_0  |                1 |              1 |
|  data_bin_5_reg[14]_LDC_i_1_n_0 |                              | data_bin_5_reg[14]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[6]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[5]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[4]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[31]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[31]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[30]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[30]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  data_bin_5_reg[27]_LDC_i_1_n_0 |                              | data_bin_5_reg[27]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[9]_LDC_i_1_n_0  |                              | data_bin_5_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  data_bin_5_reg[8]_LDC_i_1_n_0  |                              | data_bin_5_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  data_bin_5_reg[7]_LDC_i_1_n_0  |                              | data_bin_5_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  data_bin_5_reg[6]_LDC_i_1_n_0  |                              | data_bin_5_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  data_bin_5_reg[5]_LDC_i_1_n_0  |                              | data_bin_5_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  data_bin_5_reg[4]_LDC_i_1_n_0  |                              | data_bin_5_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  data_bin_5_reg[3]_LDC_i_1_n_0  |                              | data_bin_5_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  data_bin_5_reg[31]_LDC_i_1_n_0 |                              | data_bin_5_reg[31]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[30]_LDC_i_1_n_0 |                              | data_bin_5_reg[30]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[2]_LDC_i_1_n_0  |                              | data_bin_5_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  data_bin_5_reg[29]_LDC_i_1_n_0 |                              | data_bin_5_reg[29]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[28]_LDC_i_1_n_0 |                              | data_bin_5_reg[28]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  data_bin_5_reg[26]_LDC_i_1_n_0 |                              | data_bin_5_reg[26]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[25]_LDC_i_1_n_0 |                              | data_bin_5_reg[25]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[24]_LDC_i_1_n_0 |                              | data_bin_5_reg[24]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[23]_LDC_i_1_n_0 |                              | data_bin_5_reg[23]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[22]_LDC_i_1_n_0 |                              | data_bin_5_reg[22]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[21]_LDC_i_1_n_0 |                              | data_bin_5_reg[21]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[20]_LDC_i_1_n_0 |                              | data_bin_5_reg[20]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[1]_LDC_i_1_n_0  |                              | data_bin_5_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  data_bin_5_reg[19]_LDC_i_1_n_0 |                              | data_bin_5_reg[19]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[18]_LDC_i_1_n_0 |                              | data_bin_5_reg[18]_LDC_i_2_n_0 |                1 |              1 |
|  data_bin_5_reg[15]_LDC_i_1_n_0 |                              | data_bin_5_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[19]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[19]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[18]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[18]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[15]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[14]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[14]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[13]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[13]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[29]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[11]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[10]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[12]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[17]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[16]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[16]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[17]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[29]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[28]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[28]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[27]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[27]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[26]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[26]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[25]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[25]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[24]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[24]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[23]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[22]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[22]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[21]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[21]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[23]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[20]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_bin_5[31]_C_i_1_n_0     | data_bin_5_reg[20]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  | data_ain_0[31]_i_1_n_0       | rst_IBUF                       |                8 |             32 |
|  clk_IBUF_BUFG                  | FSM_onehot_state_reg_n_0_[3] | rst_IBUF                       |                8 |             32 |
|  clk_IBUF_BUFG                  | FSM_onehot_state_reg_n_0_[1] | rst_IBUF                       |                6 |             32 |
|  clk_IBUF_BUFG                  | data_ain_5[31]_i_1_n_0       | rst_IBUF                       |                6 |             32 |
|  clk_IBUF_BUFG                  | data_bin_0[31]_i_1_n_0       | rst_IBUF                       |                8 |             32 |
|  clk_IBUF_BUFG                  | data_out0                    | rst_IBUF                       |               25 |             32 |
|  clk_IBUF_BUFG                  |                              | rst_IBUF                       |               23 |             62 |
|  clk_IBUF_BUFG                  | a_oe_i_1_n_0                 | rst_IBUF                       |               61 |            120 |
|  clk_IBUF_BUFG                  | b_oe_i_1_n_0                 | rst_IBUF                       |               61 |            120 |
+---------------------------------+------------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    96 |
| 16+    |                     9 |
+--------+-----------------------+


