PLL_Name	DdrSdramIf:DdrSdramIf_inst|DdrSdramIf_controller_phy:DdrSdramIf_controller_phy_inst|DdrSdramIf_phy:DdrSdramIf_phy_inst|DdrSdramIf_phy_alt_mem_phy:DdrSdramIf_phy_alt_mem_phy_inst|DdrSdramIf_phy_alt_mem_phy_clk_reset:clk|DdrSdramIf_phy_alt_mem_phy_pll:pll|altpll:altpll_component|pll
PLLJITTER	48
PLLSPEmax	30
PLLSPEmin	-72

PLL_Name	GlobalPll:ClockGenerator|altpll:altpll_component|pll
PLLJITTER	48
PLLSPEmax	30
PLLSPEmin	-72

PLL_Name	Gxb:OpticalLinkIf|alt2gxb:alt2gxb_component|channel_quad[0].pll0
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	Gxb:OpticalLinkIf|alt2gxb:alt2gxb_component|channel_tx[0].transmit
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

