#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Oct 19 15:19:47 2022
# Process ID: 1288
# Current directory: C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15444 C:\SoC_FPGA_Design_Lab_525.742\Lab7B_Full\vivado\radio_periph_lab.xpr
# Log file: C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/vivado.log
# Journal file: C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado\vivado.jou
# Running On: Nikolaus, OS: Windows, CPU Frequency: 2394 MHz, CPU Physical cores: 4, Host memory: 16971 MB
#-----------------------------------------------------------
start_gui
open_project C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
open_bd_design {C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd}
upgrade_ip [get_ips  {design_1_axis_broadcaster_0_0 design_1_full_radio_0_0 design_1_ps7_0_axi_periph_0 design_1_axi_iic_0_0 design_1_simple_fifo_0_0 design_1_system_ila_0_1}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_axis_broadcaster_0_0 design_1_full_radio_0_0 design_1_ps7_0_axi_periph_0 design_1_axi_iic_0_0 design_1_simple_fifo_0_0 design_1_system_ila_0_1}] -no_script -sync -force -quiet
generate_target all [get_files  C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_iic_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_lowlevel_dac_intfc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_125M_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axis_broadcaster_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_full_radio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_simple_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_iic_0_0_synth_1 design_1_lowlevel_dac_intfc_0_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_rst_ps7_0_125M_0_synth_1 design_1_system_ila_0_1_synth_1 design_1_axis_broadcaster_0_0_synth_1 design_1_full_radio_0_0_synth_1 design_1_simple_fifo_0_0_synth_1 design_1_xbar_0_synth_1 design_1_auto_pc_0_synth_1 -jobs 4
wait_on_run design_1_axi_iic_0_0_synth_1
wait_on_run design_1_lowlevel_dac_intfc_0_0_synth_1
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_rst_ps7_0_125M_0_synth_1
wait_on_run design_1_system_ila_0_1_synth_1
wait_on_run design_1_axis_broadcaster_0_0_synth_1
wait_on_run design_1_full_radio_0_0_synth_1
wait_on_run design_1_simple_fifo_0_0_synth_1
wait_on_run design_1_xbar_0_synth_1
wait_on_run design_1_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_full_radio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_simple_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_system_ila_0_1_synth_1 design_1_full_radio_0_0_synth_1 design_1_simple_fifo_0_0_synth_1 design_1_xbar_0_synth_1 design_1_auto_pc_0_synth_1 -jobs 4
wait_on_run design_1_system_ila_0_1_synth_1
wait_on_run design_1_full_radio_0_0_synth_1
wait_on_run design_1_simple_fifo_0_0_synth_1
wait_on_run design_1_xbar_0_synth_1
wait_on_run design_1_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/SoC_FPGA_Design_Lab_525.742/Lab7B_Full/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
