This is a very simple version of HDL provided by the autors of the nand2tetris course which doesn't have the industrial strength of languages like VERILOG and VHDL but has enough capabilities to complete the projects

That's why sometimes it'll have reptitive code :)
