vendor_name = ModelSim
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/binary_to_bcd.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/bin_7seg.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/somador.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/circuit_subtrator_complete.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/adder.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/Waveform1.vwf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/full_adder.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/circuit_adder_complete.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/C2.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/equal.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/bitcmp.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/cmp.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/comparison_MT.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/comparison_LT.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/our_mux.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/teste.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/ula.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/and_bitbit.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/xor_bitbit.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/dabble.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/teste_buffer.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/bin_to_bcd.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/module_adder.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/decoder.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/fivebitstosixbits.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/c2_module.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/Comparison_module.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/equal_module.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/set_v.bdf
source_file = 1, D:/Users/apsbpc/Downloads/ULA-main/ULA-main/adder/db/adder.cbx.xml
design_name = set_v
instance = comp, \A_l[4]~output , A_l[4]~output, set_v, 1
instance = comp, \A_l[3]~output , A_l[3]~output, set_v, 1
instance = comp, \A_l[2]~output , A_l[2]~output, set_v, 1
instance = comp, \A_l[1]~output , A_l[1]~output, set_v, 1
instance = comp, \A_l[0]~output , A_l[0]~output, set_v, 1
instance = comp, \B_l[4]~output , B_l[4]~output, set_v, 1
instance = comp, \B_l[3]~output , B_l[3]~output, set_v, 1
instance = comp, \B_l[2]~output , B_l[2]~output, set_v, 1
instance = comp, \B_l[1]~output , B_l[1]~output, set_v, 1
instance = comp, \B_l[0]~output , B_l[0]~output, set_v, 1
instance = comp, \B4~input , B4~input, set_v, 1
instance = comp, \A[4]~input , A[4]~input, set_v, 1
instance = comp, \inst9878[4]~0 , inst9878[4]~0, set_v, 1
instance = comp, \B3~input , B3~input, set_v, 1
instance = comp, \A[3]~input , A[3]~input, set_v, 1
instance = comp, \inst12[3]~0 , inst12[3]~0, set_v, 1
instance = comp, \B2~input , B2~input, set_v, 1
instance = comp, \A[2]~input , A[2]~input, set_v, 1
instance = comp, \inst12[2]~1 , inst12[2]~1, set_v, 1
instance = comp, \B1~input , B1~input, set_v, 1
instance = comp, \A[1]~input , A[1]~input, set_v, 1
instance = comp, \inst12[1]~2 , inst12[1]~2, set_v, 1
instance = comp, \B0~input , B0~input, set_v, 1
instance = comp, \A[0]~input , A[0]~input, set_v, 1
instance = comp, \inst12[0]~3 , inst12[0]~3, set_v, 1
instance = comp, \inst15[4] , inst15[4], set_v, 1
instance = comp, \inst15[3]~0 , inst15[3]~0, set_v, 1
instance = comp, \inst15[2]~1 , inst15[2]~1, set_v, 1
instance = comp, \inst15[1]~2 , inst15[1]~2, set_v, 1
instance = comp, \inst15[0]~3 , inst15[0]~3, set_v, 1
