<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter00_99.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Counter00_99.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Counter00_99_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter0_9.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Counter0_9.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Counter0_9_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Dec1_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Dec1_2.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Dec1_2_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Displayer.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Displayer.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Displayer_drc.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LEDsDriver.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LEDsDriver.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="LEDsDriver.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LEDsDriver.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LEDsDriver.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LEDsDriver.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LEDsDriver.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LEDsDriver.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LEDsDriver.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LEDsDriver.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LEDsDriver.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="LEDsDriver.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LEDsDriver.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="LEDsDriver_drc.vf"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LEDsDriver_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LEDsDriver_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LEDsDriver_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab6.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Lab6.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab6.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab6.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Lab6.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Lab6.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab6.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab6.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab6.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab6.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab6.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab6.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab6.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab6.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab6.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab6.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab6.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Lab6.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab6.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab6.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab6.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab6.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab6.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Lab6.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab6.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab6.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab6_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Lab6_drc.vf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab6_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab6_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab6_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab6_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab6_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab6_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab6_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab6_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab6_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab6_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab6_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab6_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab6_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab6_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux2_Bus4_1E.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mux2_Bus4_1E.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mux2_Bus4_1E_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux4_Bus4_1E.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mux4_Bus4_1E.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mux4_Bus4_1E_drc.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SSEG_A.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SSEG_B.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SSEG_C.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SSEG_D.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SSEG_DEC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SSEG_DEC.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SSEG_E.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SSEG_F.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SSEG_G.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="VirtualDice.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="VirtualDice.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="VirtualDice_drc.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1724424678" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1724424678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724424678" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1724424678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724599827" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4594989504872067208" xil_pn:start_ts="1724599827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724599830" xil_pn:in_ck="6522971729491473835" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4478976206969084854" xil_pn:start_ts="1724599827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="Counter00_99.vf"/>
      <outfile xil_pn:name="Counter0_9.vf"/>
      <outfile xil_pn:name="Dec1_2.vf"/>
      <outfile xil_pn:name="Displayer.vf"/>
      <outfile xil_pn:name="LEDsDriver.vf"/>
      <outfile xil_pn:name="Lab6.vf"/>
      <outfile xil_pn:name="Mux2_Bus4_1E.vf"/>
      <outfile xil_pn:name="Mux4_Bus4_1E.vf"/>
      <outfile xil_pn:name="SSEG_A.vf"/>
      <outfile xil_pn:name="SSEG_B.vf"/>
      <outfile xil_pn:name="SSEG_C.vf"/>
      <outfile xil_pn:name="SSEG_D.vf"/>
      <outfile xil_pn:name="SSEG_DEC.vf"/>
      <outfile xil_pn:name="SSEG_E.vf"/>
      <outfile xil_pn:name="SSEG_F.vf"/>
      <outfile xil_pn:name="SSEG_G.vf"/>
    </transform>
    <transform xil_pn:end_ts="1724424680" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2791967801342017750" xil_pn:start_ts="1724424680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724599786" xil_pn:in_ck="8806196832790443937" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1724599786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1724599832" xil_pn:in_ck="8806196832790443937" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2901021678906667478" xil_pn:start_ts="1724599830">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1724573968" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1724573968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725286610" xil_pn:in_ck="6522971729491473835" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="361015810803157107" xil_pn:start_ts="1725286607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Counter00_99.vf"/>
      <outfile xil_pn:name="Counter0_9.vf"/>
      <outfile xil_pn:name="Dec1_2.vf"/>
      <outfile xil_pn:name="Displayer.vf"/>
      <outfile xil_pn:name="LEDsDriver.vf"/>
      <outfile xil_pn:name="Lab6.vf"/>
      <outfile xil_pn:name="Mux2_Bus4_1E.vf"/>
      <outfile xil_pn:name="Mux4_Bus4_1E.vf"/>
      <outfile xil_pn:name="SSEG_A.vf"/>
      <outfile xil_pn:name="SSEG_B.vf"/>
      <outfile xil_pn:name="SSEG_C.vf"/>
      <outfile xil_pn:name="SSEG_D.vf"/>
      <outfile xil_pn:name="SSEG_DEC.vf"/>
      <outfile xil_pn:name="SSEG_E.vf"/>
      <outfile xil_pn:name="SSEG_F.vf"/>
      <outfile xil_pn:name="SSEG_G.vf"/>
      <outfile xil_pn:name="VirtualDice.vf"/>
    </transform>
    <transform xil_pn:end_ts="1724573970" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2791967801342017750" xil_pn:start_ts="1724573970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724573970" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1724573970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724573970" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-103687266737442059" xil_pn:start_ts="1724573970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724573970" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1724573970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724573970" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1985926898181632524" xil_pn:start_ts="1724573970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725286614" xil_pn:in_ck="8806196832790443937" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8314317816258027182" xil_pn:start_ts="1725286610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LEDsDriver.ngr"/>
      <outfile xil_pn:name="Lab6.jhd"/>
      <outfile xil_pn:name="Lab6.lso"/>
      <outfile xil_pn:name="Lab6.ngc"/>
      <outfile xil_pn:name="Lab6.ngr"/>
      <outfile xil_pn:name="Lab6.prj"/>
      <outfile xil_pn:name="Lab6.stx"/>
      <outfile xil_pn:name="Lab6.syr"/>
      <outfile xil_pn:name="Lab6.xst"/>
      <outfile xil_pn:name="Lab6_beh.prj"/>
      <outfile xil_pn:name="Lab6_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1725285911" xil_pn:in_ck="3368175151377" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027434741447" xil_pn:start_ts="1725285911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725286618" xil_pn:in_ck="8524572102731408854" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2453177354844165237" xil_pn:start_ts="1725286614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab6.bld"/>
      <outfile xil_pn:name="Lab6.ngd"/>
      <outfile xil_pn:name="Lab6_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1725286623" xil_pn:in_ck="4699244413926832344" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1725286618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab6.pcf"/>
      <outfile xil_pn:name="Lab6_map.map"/>
      <outfile xil_pn:name="Lab6_map.mrp"/>
      <outfile xil_pn:name="Lab6_map.ncd"/>
      <outfile xil_pn:name="Lab6_map.ngm"/>
      <outfile xil_pn:name="Lab6_map.xrpt"/>
      <outfile xil_pn:name="Lab6_summary.xml"/>
      <outfile xil_pn:name="Lab6_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1725286631" xil_pn:in_ck="1052712339719531382" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1725286623">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab6.ncd"/>
      <outfile xil_pn:name="Lab6.pad"/>
      <outfile xil_pn:name="Lab6.par"/>
      <outfile xil_pn:name="Lab6.ptwx"/>
      <outfile xil_pn:name="Lab6.unroutes"/>
      <outfile xil_pn:name="Lab6.xpi"/>
      <outfile xil_pn:name="Lab6_pad.csv"/>
      <outfile xil_pn:name="Lab6_pad.txt"/>
      <outfile xil_pn:name="Lab6_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1725286639" xil_pn:in_ck="3368175143752" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1725286631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab6.bgn"/>
      <outfile xil_pn:name="Lab6.bit"/>
      <outfile xil_pn:name="Lab6.drc"/>
      <outfile xil_pn:name="Lab6.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1725286631" xil_pn:in_ck="-1094486944267699111" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1725286627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab6.twr"/>
      <outfile xil_pn:name="Lab6.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
