{
  "module_name": "dcn21_link_encoder.h",
  "hash_id": "be48b09efb7b03854633bcf6bec1d8406bc4003dbb4ad59cf85b96351ea06d07",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn21/dcn21_link_encoder.h",
  "human_readable_source": " \n\n#ifndef __DC_LINK_ENCODER__DCN21_H__\n#define __DC_LINK_ENCODER__DCN21_H__\n\n#include \"dcn20/dcn20_link_encoder.h\"\n\nstruct dcn21_link_encoder {\n\tstruct dcn10_link_encoder enc10;\n\tstruct dpcssys_phy_seq_cfg phy_seq_cfg;\n};\n\n#define DPCS_DCN21_MASK_SH_LIST(mask_sh)\\\n\tDPCS_DCN2_MASK_SH_LIST(mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE3, RDPCS_PHY_TX_VBOOST_LVL, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE2, RDPCS_PHY_DP_MPLLB_CP_PROP_GS, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE0, RDPCS_PHY_RX_VREF_CTRL, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE0, RDPCS_PHY_DP_MPLLB_CP_INT_GS, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG, RDPCS_DMCU_DPALT_DIS_BLOCK_REG, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL15, RDPCS_PHY_SUP_PRE_HP, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL15, RDPCS_PHY_DP_TX0_VREGDRV_BYP, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL15, RDPCS_PHY_DP_TX1_VREGDRV_BYP, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL15, RDPCS_PHY_DP_TX2_VREGDRV_BYP, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL15, RDPCS_PHY_DP_TX3_VREGDRV_BYP, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DPALT_DP4, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DPALT_DISABLE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE0, RDPCS_PHY_DP_TX0_EQ_MAIN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE0, RDPCS_PHY_DP_TX0_EQ_PRE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE0, RDPCS_PHY_DP_TX0_EQ_POST, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE1, RDPCS_PHY_DP_TX1_EQ_MAIN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE1, RDPCS_PHY_DP_TX1_EQ_PRE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE1, RDPCS_PHY_DP_TX1_EQ_POST, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE2, RDPCS_PHY_DP_TX2_EQ_MAIN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE2, RDPCS_PHY_DP_TX2_EQ_PRE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE2, RDPCS_PHY_DP_TX2_EQ_POST, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE3, RDPCS_PHY_DP_TX3_EQ_MAIN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE3, RDPCS_PHY_DCO_FINETUNE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE3, RDPCS_PHY_DCO_RANGE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE3, RDPCS_PHY_DP_TX3_EQ_PRE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE3, RDPCS_PHY_DP_TX3_EQ_POST, mask_sh),\\\n\tLE_SF(DCIO_SOFT_RESET, UNIPHYA_SOFT_RESET, mask_sh),\\\n\tLE_SF(DCIO_SOFT_RESET, UNIPHYB_SOFT_RESET, mask_sh),\\\n\tLE_SF(DCIO_SOFT_RESET, UNIPHYC_SOFT_RESET, mask_sh),\\\n\tLE_SF(DCIO_SOFT_RESET, UNIPHYD_SOFT_RESET, mask_sh),\\\n\tLE_SF(DCIO_SOFT_RESET, UNIPHYE_SOFT_RESET, mask_sh)\n\n#define DPCS_DCN21_REG_LIST(id) \\\n\tDPCS_DCN2_REG_LIST(id),\\\n\tSRI(RDPCSTX_PHY_CNTL15, RDPCSTX, id),\\\n\tSRI(RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG, RDPCSTX, id)\n\n#define LINK_ENCODER_MASK_SH_LIST_DCN21(mask_sh)\\\n\tLINK_ENCODER_MASK_SH_LIST_DCN20(mask_sh),\\\n\tLE_SF(UNIPHYA_CHANNEL_XBAR_CNTL, UNIPHY_CHANNEL0_XBAR_SOURCE, mask_sh),\\\n\tLE_SF(UNIPHYA_CHANNEL_XBAR_CNTL, UNIPHY_CHANNEL1_XBAR_SOURCE, mask_sh),\\\n\tLE_SF(UNIPHYA_CHANNEL_XBAR_CNTL, UNIPHY_CHANNEL2_XBAR_SOURCE, mask_sh),\\\n\tLE_SF(UNIPHYA_CHANNEL_XBAR_CNTL, UNIPHY_CHANNEL3_XBAR_SOURCE, mask_sh), \\\n\tSRI(RDPCSTX_PHY_FUSE2, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_FUSE3, RDPCSTX, id), \\\n\tSR(RDPCSTX0_RDPCSTX_SCRATCH)\n\nvoid dcn21_link_encoder_enable_dp_output(\n\tstruct link_encoder *enc,\n\tconst struct dc_link_settings *link_settings,\n\tenum clock_source_id clock_source);\n\nvoid dcn21_link_encoder_construct(\n\tstruct dcn21_link_encoder *enc21,\n\tconst struct encoder_init_data *init_data,\n\tconst struct encoder_feature_support *enc_features,\n\tconst struct dcn10_link_enc_registers *link_regs,\n\tconst struct dcn10_link_enc_aux_registers *aux_regs,\n\tconst struct dcn10_link_enc_hpd_registers *hpd_regs,\n\tconst struct dcn10_link_enc_shift *link_shift,\n\tconst struct dcn10_link_enc_mask *link_mask);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}