**Truth Table**: Specifies the value of a logic function(s) for all combinations of its inputs

### 1. Adders
#### 1.1 Multibit Adder
$$
\begin{aligned}
C_{out}S = X+Y+C_{in}\\
where,\\
X &= x_{n-1}, ..., x_1, x_0 \\
Y &= y_{n-1}, ..., y_1, y_0 \\
S &= s_{n-1}, ..., s_1, s_0 \\
\end{aligned}
$$
#### 1.2 Adder Verilog
```verilog
module addern (Cin, X, Y, S, Cout);
	parameter n = 16;
	input Cin;
	input[n-1 : 0] X, Y;
	output[n-1 : 0] S;
	output Cout;
	assign {Cout, S} = X + Y + Cin;
end module
```
### 2. Multiplexers
**Multiplexers**: Choose an output from multiple inputs, based on select input s
#### 2.1 Multiplexer Verilog
```verilog
module nbit_4tol (A, B, C, D, S, M);
	parameter n = 16;
	input[n-1 : 0] A, B, C, D;
	input[1 : 0] S;
	// reg needed because we assign a value to M inside an always block:
	output reg[n-1 : 0] m;
	// * sensitivity list:
	always@(*)
		if (s == 0) M = A;
		else if (s == 1) M = B;
		else if (s == 2) M = C;
		else M = D;
end module
```
### 3. Counter
#### 3.1 Counter Verilog
```verilog
module countn (Resetn, E, L, Clk, D, Q);
	parameter n = 16;
	input Resetn, L, E, Clk;
	input[n-1 : 0] D;
	output reg [n-1 : 0] Q;
	always@(posedge Clk)
	begin
	// <= nonblocking use for flip flops
	// use = for combination logic (eg. MUX)
		if (Resetn == 0) Q <= 0;
		else if (E == 1)
			if (L == 1) Q <= D;
			else Q <= Q + 1;
	end
end module
```
