# Generated by Yosys 0.58 (git sha1 157aabb5831cc77d08346001c4a085f188d7c736, clang++ 17.0.0 -fPIC -O3)
autoidx 7
attribute \src "display_simple.v:4.1-33.10"
attribute \top 1
attribute \keep 1
module \display_simple
  attribute \src "display_simple.v:5.16-5.19"
  wire input 1 \clk
  attribute \src "display_simple.v:6.16-6.19"
  wire input 2 \rst
  attribute \src "display_simple.v:7.22-7.29"
  wire width 8 input 3 \data_in
  attribute \src "display_simple.v:8.22-8.30"
  wire width 8 output 4 \data_out
  attribute \src "display_simple.v:12.11-12.18"
  wire width 4 \counter
  attribute \src "display_simple.v:14.1-31.4"
  wire width 8 $0\data_out[7:0]
  attribute \src "display_simple.v:14.1-31.4"
  wire width 4 $0\counter[3:0]
  attribute \src "display_simple.v:19.20-19.34"
  wire width 4 $add$display_simple.v:19$2_Y
  attribute \src "display_simple.v:23.13-23.28"
  wire $eq$display_simple.v:23$3_Y
  attribute \src "display_simple.v:24.13-24.66"
  wire $display$0x60000016fc78:24$4_EN
  attribute \src "display_simple.v:27.13-27.29"
  wire $eq$display_simple.v:27$5_Y
  attribute \src "display_simple.v:28.13-28.92"
  wire $display$0x60000016fc78:28$6_EN
  attribute \src "display_simple.v:19.20-19.34"
  cell $add $add$display_simple.v:19$2
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \counter
    connect \B 1'1
    connect \Y $add$display_simple.v:19$2_Y
  end
  attribute \src "display_simple.v:23.13-23.28"
  cell $eq $eq$display_simple.v:23$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 4'0101
    connect \Y $eq$display_simple.v:23$3_Y
  end
  attribute \src "display_simple.v:24.13-24.66"
  cell $print $display$0x60000016fc78:24$4
    parameter \TRG_WIDTH 1
    parameter \TRG_ENABLE 1
    parameter \TRG_POLARITY 1'1
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \FORMAT "Counter reached 5, data_in = {8:>02h-u}\n"
    parameter \ARGS_WIDTH 8
    connect \TRG \clk
    connect \EN $display$0x60000016fc78:24$4_EN
    connect \ARGS \data_in
  end
  attribute \src "display_simple.v:27.13-27.29"
  cell $eq $eq$display_simple.v:27$5
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 4'1010
    connect \Y $eq$display_simple.v:27$5_Y
  end
  attribute \src "display_simple.v:28.13-28.92"
  cell $print $display$0x60000016fc78:28$6
    parameter \TRG_WIDTH 1
    parameter \TRG_ENABLE 1
    parameter \TRG_POLARITY 1'1
    parameter \PRIORITY 32'11111111111111111111111111111110
    parameter \FORMAT "Counter reached 10, data_in = {8:>02h-u}, data_out = {8:>02h-u}\n"
    parameter \ARGS_WIDTH 16
    connect \TRG \clk
    connect \EN $display$0x60000016fc78:28$6_EN
    connect \ARGS { \data_out \data_in }
  end
  attribute \src "display_simple.v:14.1-31.4"
  process $proc$display_simple.v:14$1
    assign $0\data_out[7:0] \data_out
    assign $0\counter[3:0] \counter
    assign $display$0x60000016fc78:24$4_EN 1'0
    assign $display$0x60000016fc78:28$6_EN 1'0
    attribute \src "display_simple.v:15.5-30.8"
    switch \rst
    attribute \src "display_simple.v:15.9-15.12"
      case 1'1
        assign $0\counter[3:0] 4'0000
        assign $0\data_out[7:0] 8'00000000
    attribute \src "display_simple.v:18.9-18.13"
      case 
        assign $0\counter[3:0] $add$display_simple.v:19$2_Y
        assign $0\data_out[7:0] \data_in
        attribute \src "display_simple.v:23.9-25.12"
        switch $eq$display_simple.v:23$3_Y
        attribute \src "display_simple.v:23.13-23.28"
          case 1'1
            assign $display$0x60000016fc78:24$4_EN 1'1
          case 
        end
        attribute \src "display_simple.v:27.9-29.12"
        switch $eq$display_simple.v:27$5_Y
        attribute \src "display_simple.v:27.13-27.29"
          case 1'1
            assign $display$0x60000016fc78:28$6_EN 1'1
          case 
        end
    end
    sync posedge \clk
      update \data_out $0\data_out[7:0]
      update \counter $0\counter[3:0]
  end
end
