

================================================================
== Vitis HLS Report for 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys'
================================================================
* Date:           Sat Dec 10 15:24:51 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.086 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82|  0.820 us|  0.820 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_aes_generate_round_keys  |       80|       80|         9|          8|          1|    10|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.05>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_round_key_V_1 = alloca i32 1"   --->   Operation 13 'alloca' 'p_round_key_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_round_key_V_read = read i1408 @_ssdm_op_Read.ap_auto.i1408, i1408 %p_round_key_V"   --->   Operation 14 'read' 'p_round_key_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i1408 %p_round_key_V_read, i1408 %p_round_key_V_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 4, i6 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_2 = load i6 %i" [hw-impl/src/pynqrypt.cpp:144]   --->   Operation 18 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.42ns)   --->   "%icmp_ln144 = icmp_ult  i6 %i_2, i6 44" [hw-impl/src/pynqrypt.cpp:144]   --->   Operation 20 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc92.preheader.exitStub, void %for.inc.split" [hw-impl/src/pynqrypt.cpp:144]   --->   Operation 22 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_2, i5 0" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.63ns)   --->   "%add_ln145 = add i11 %shl_ln, i11 2016" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 24 'add' 'add_ln145' <Predicate = (icmp_ln144)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i_2, i32 2, i32 5" [hw-impl/src/pynqrypt.cpp:149]   --->   Operation 25 'partselect' 'trunc_ln' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln149 = add i4 %trunc_ln, i4 15" [hw-impl/src/pynqrypt.cpp:149]   --->   Operation 26 'add' 'add_ln149' <Predicate = (icmp_ln144)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln186_4 = zext i4 %add_ln149"   --->   Operation 27 'zext' 'zext_ln186_4' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%crypto_aes_rcon_V_addr = getelementptr i8 %crypto_aes_rcon_V, i64 0, i64 %zext_ln186_4"   --->   Operation 28 'getelementptr' 'crypto_aes_rcon_V_addr' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%crypto_aes_rcon_V_load = load i4 %crypto_aes_rcon_V_addr"   --->   Operation 29 'load' 'crypto_aes_rcon_V_load' <Predicate = (icmp_ln144)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_round_key_V_1_load_1 = load i1408 %p_round_key_V_1"   --->   Operation 109 'load' 'p_round_key_V_1_load_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1408P0A, i1408 %p_round_key_V_1_out, i1408 %p_round_key_V_1_load_1"   --->   Operation 110 'write' 'write_ln0' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.94>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_round_key_V_1_load = load i1408 %p_round_key_V_1" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 30 'load' 'p_round_key_V_1_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i11 %add_ln145" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 31 'zext' 'zext_ln145' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (5.94ns)   --->   "%lshr_ln145 = lshr i1408 %p_round_key_V_1_load, i1408 %zext_ln145" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 32 'lshr' 'lshr_ln145' <Predicate = (icmp_ln144)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%crypto_aes_rcon_V_load = load i4 %crypto_aes_rcon_V_addr"   --->   Operation 33 'load' 'crypto_aes_rcon_V_load' <Predicate = (icmp_ln144)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_2 : Operation 34 [1/1] (1.63ns)   --->   "%add_ln151 = add i11 %shl_ln, i11 1920" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 34 'add' 'add_ln151' <Predicate = (icmp_ln144)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.94>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%r_p = partselect i8 @_ssdm_op_PartSelect.i8.i1408.i32.i32, i1408 %lshr_ln145, i32 24, i32 31"   --->   Operation 35 'partselect' 'r_p' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %r_p, i3 0"   --->   Operation 36 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186 = zext i11 %shl_ln1"   --->   Operation 37 'zext' 'zext_ln186' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186"   --->   Operation 38 'lshr' 'lshr_ln186' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186 = trunc i2048 %lshr_ln186"   --->   Operation 39 'trunc' 'trunc_ln186' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_1 = trunc i1408 %lshr_ln145"   --->   Operation 40 'trunc' 'trunc_ln186_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln186_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln186_1, i3 0"   --->   Operation 41 'bitconcatenate' 'shl_ln186_4' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186_1 = zext i11 %shl_ln186_4"   --->   Operation 42 'zext' 'zext_ln186_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186_1 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_1"   --->   Operation 43 'lshr' 'lshr_ln186_1' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_2 = trunc i2048 %lshr_ln186_1"   --->   Operation 44 'trunc' 'trunc_ln186_2' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i1408.i32.i32, i1408 %lshr_ln145, i32 8, i32 15"   --->   Operation 45 'partselect' 'tmp_s' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln186_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_s, i3 0"   --->   Operation 46 'bitconcatenate' 'shl_ln186_2' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186_2 = zext i11 %shl_ln186_2"   --->   Operation 47 'zext' 'zext_ln186_2' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186_2 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_2"   --->   Operation 48 'lshr' 'lshr_ln186_2' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_3 = trunc i2048 %lshr_ln186_2"   --->   Operation 49 'trunc' 'trunc_ln186_3' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i1408.i32.i32, i1408 %lshr_ln145, i32 16, i32 23"   --->   Operation 50 'partselect' 'tmp_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln186_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_1, i3 0"   --->   Operation 51 'bitconcatenate' 'shl_ln186_3' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186_3 = zext i11 %shl_ln186_3"   --->   Operation 52 'zext' 'zext_ln186_3' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186_3 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_3"   --->   Operation 53 'lshr' 'lshr_ln186_3' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_4 = trunc i2048 %lshr_ln186_3"   --->   Operation 54 'trunc' 'trunc_ln186_4' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%xor_ln1499 = xor i8 %crypto_aes_rcon_V_load, i8 %trunc_ln186_4"   --->   Operation 55 'xor' 'xor_ln1499' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %xor_ln1499, i8 %trunc_ln186_3, i8 %trunc_ln186_2, i8 %trunc_ln186"   --->   Operation 56 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln1499 = zext i11 %add_ln151"   --->   Operation 57 'zext' 'zext_ln1499' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln1499 = lshr i1408 %p_round_key_V_1_load, i1408 %zext_ln1499"   --->   Operation 58 'lshr' 'lshr_ln1499' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lhs_V = trunc i1408 %lshr_ln1499"   --->   Operation 59 'trunc' 'lhs_V' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (5.94ns) (out node of the LUT)   --->   "%ret_V_4 = xor i32 %lhs_V, i32 %p_Result_s"   --->   Operation 60 'xor' 'ret_V_4' <Predicate = (icmp_ln144)> <Delay = 5.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.44>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i11 %shl_ln" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 61 'zext' 'zext_ln151' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln151)   --->   "%shl_ln151 = shl i1408 4294967295, i1408 %zext_ln151" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 62 'shl' 'shl_ln151' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln151)   --->   "%xor_ln151 = xor i1408 %shl_ln151, i1408 7083271603906078757501937199839970337237042072752024044272935252133021449487672037753077279976540494138725768234495819230178699615482523444525217326451885295083794903354995236859949814158861106339793498427520403285563504697437506153794873484561573759163876734171825622767620957924878367969185009358384129424236514293956457858505582263102570156257796764049361854053114869322098725721757629614488965634874516982012228724064255" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 63 'xor' 'xor_ln151' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln151)   --->   "%and_ln151 = and i1408 %p_round_key_V_1_load, i1408 %xor_ln151" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 64 'and' 'and_ln151' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln151)   --->   "%zext_ln151_1 = zext i32 %ret_V_4" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 65 'zext' 'zext_ln151_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln151)   --->   "%shl_ln151_1 = shl i1408 %zext_ln151_1, i1408 %zext_ln151" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 66 'shl' 'shl_ln151_1' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (4.44ns) (out node of the LUT)   --->   "%or_ln151 = or i1408 %and_ln151, i1408 %shl_ln151_1" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 67 'or' 'or_ln151' <Predicate = (icmp_ln144)> <Delay = 4.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.63ns)   --->   "%add_ln152 = add i11 %shl_ln, i11 1952" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 68 'add' 'add_ln152' <Predicate = (icmp_ln144)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.94>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%zext_ln1499_1 = zext i11 %add_ln152"   --->   Operation 69 'zext' 'zext_ln1499_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%lshr_ln1499_1 = lshr i1408 %or_ln151, i1408 %zext_ln1499_1"   --->   Operation 70 'lshr' 'lshr_ln1499_1' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%lhs_V_1 = trunc i1408 %lshr_ln1499_1"   --->   Operation 71 'trunc' 'lhs_V_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (5.94ns) (out node of the LUT)   --->   "%ret_V_5 = xor i32 %lhs_V_1, i32 %ret_V_4"   --->   Operation 72 'xor' 'ret_V_5' <Predicate = (icmp_ln144)> <Delay = 5.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.44>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln152 = or i11 %shl_ln, i11 32" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 73 'or' 'or_ln152' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i11 %or_ln152" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 74 'zext' 'zext_ln152' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_1)   --->   "%shl_ln152 = shl i1408 4294967295, i1408 %zext_ln152" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 75 'shl' 'shl_ln152' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_1)   --->   "%xor_ln152 = xor i1408 %shl_ln152, i1408 7083271603906078757501937199839970337237042072752024044272935252133021449487672037753077279976540494138725768234495819230178699615482523444525217326451885295083794903354995236859949814158861106339793498427520403285563504697437506153794873484561573759163876734171825622767620957924878367969185009358384129424236514293956457858505582263102570156257796764049361854053114869322098725721757629614488965634874516982012228724064255" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 76 'xor' 'xor_ln152' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_1)   --->   "%and_ln152 = and i1408 %or_ln151, i1408 %xor_ln152" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 77 'and' 'and_ln152' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_1)   --->   "%zext_ln152_1 = zext i32 %ret_V_5" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 78 'zext' 'zext_ln152_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_1)   --->   "%shl_ln152_1 = shl i1408 %zext_ln152_1, i1408 %zext_ln152" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 79 'shl' 'shl_ln152_1' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (4.44ns) (out node of the LUT)   --->   "%or_ln152_1 = or i1408 %and_ln152, i1408 %shl_ln152_1" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 80 'or' 'or_ln152_1' <Predicate = (icmp_ln144)> <Delay = 4.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.63ns)   --->   "%add_ln153 = add i11 %shl_ln, i11 1984" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 81 'add' 'add_ln153' <Predicate = (icmp_ln144)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.94>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%zext_ln1499_2 = zext i11 %add_ln153"   --->   Operation 82 'zext' 'zext_ln1499_2' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%lshr_ln1499_2 = lshr i1408 %or_ln152_1, i1408 %zext_ln1499_2"   --->   Operation 83 'lshr' 'lshr_ln1499_2' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%lhs_V_2 = trunc i1408 %lshr_ln1499_2"   --->   Operation 84 'trunc' 'lhs_V_2' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (5.94ns) (out node of the LUT)   --->   "%ret_V_6 = xor i32 %lhs_V_2, i32 %ret_V_5"   --->   Operation 85 'xor' 'ret_V_6' <Predicate = (icmp_ln144)> <Delay = 5.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.08>
ST_8 : Operation 86 [1/1] (1.63ns)   --->   "%add_ln153_1 = add i11 %or_ln152, i11 32" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 86 'add' 'add_ln153_1' <Predicate = (icmp_ln144)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i11 %add_ln153_1" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 87 'zext' 'zext_ln153' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%shl_ln153 = shl i1408 4294967295, i1408 %zext_ln153" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 88 'shl' 'shl_ln153' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%xor_ln153 = xor i1408 %shl_ln153, i1408 7083271603906078757501937199839970337237042072752024044272935252133021449487672037753077279976540494138725768234495819230178699615482523444525217326451885295083794903354995236859949814158861106339793498427520403285563504697437506153794873484561573759163876734171825622767620957924878367969185009358384129424236514293956457858505582263102570156257796764049361854053114869322098725721757629614488965634874516982012228724064255" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 89 'xor' 'xor_ln153' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%and_ln153 = and i1408 %or_ln152_1, i1408 %xor_ln153" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 90 'and' 'and_ln153' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%zext_ln153_1 = zext i32 %ret_V_6" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 91 'zext' 'zext_ln153_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%shl_ln153_1 = shl i1408 %zext_ln153_1, i1408 %zext_ln153" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 92 'shl' 'shl_ln153_1' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%or_ln153 = or i1408 %and_ln153, i1408 %shl_ln153_1" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 93 'or' 'or_ln153' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln154 = or i11 %shl_ln, i11 96" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 94 'or' 'or_ln154' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i11 %or_ln154" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 95 'zext' 'zext_ln154' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%shl_ln154 = shl i1408 4294967295, i1408 %zext_ln154" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 96 'shl' 'shl_ln154' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%xor_ln154 = xor i1408 %shl_ln154, i1408 7083271603906078757501937199839970337237042072752024044272935252133021449487672037753077279976540494138725768234495819230178699615482523444525217326451885295083794903354995236859949814158861106339793498427520403285563504697437506153794873484561573759163876734171825622767620957924878367969185009358384129424236514293956457858505582263102570156257796764049361854053114869322098725721757629614488965634874516982012228724064255" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 97 'xor' 'xor_ln154' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (4.44ns) (out node of the LUT)   --->   "%and_ln154 = and i1408 %or_ln153, i1408 %xor_ln154" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 98 'and' 'and_ln154' <Predicate = (icmp_ln144)> <Delay = 4.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.82ns)   --->   "%add_ln144 = add i6 %i_2, i6 4" [hw-impl/src/pynqrypt.cpp:144]   --->   Operation 99 'add' 'add_ln144' <Predicate = (icmp_ln144)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln144 = store i6 %add_ln144, i6 %i" [hw-impl/src/pynqrypt.cpp:144]   --->   Operation 100 'store' 'store_ln144' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [hw-impl/src/pynqrypt.cpp:135]   --->   Operation 101 'specloopname' 'specloopname_ln135' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_round_key_V_2)   --->   "%temp_V = trunc i1408 %lshr_ln145" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 102 'trunc' 'temp_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_round_key_V_2)   --->   "%ret_V = xor i32 %ret_V_6, i32 %temp_V"   --->   Operation 103 'xor' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_round_key_V_2)   --->   "%zext_ln154_1 = zext i32 %ret_V" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 104 'zext' 'zext_ln154_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_round_key_V_2)   --->   "%shl_ln154_1 = shl i1408 %zext_ln154_1, i1408 %zext_ln154" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 105 'shl' 'shl_ln154_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_round_key_V_2 = or i1408 %and_ln154, i1408 %shl_ln154_1" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 106 'or' 'p_round_key_V_2' <Predicate = true> <Delay = 4.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln144 = store i1408 %p_round_key_V_2, i1408 %p_round_key_V_1" [hw-impl/src/pynqrypt.cpp:144]   --->   Operation 107 'store' 'store_ln144' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [hw-impl/src/pynqrypt.cpp:144]   --->   Operation 108 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.06ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', hw-impl/src/pynqrypt.cpp:144) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln149', hw-impl/src/pynqrypt.cpp:149) [45]  (1.74 ns)
	'getelementptr' operation ('crypto_aes_rcon_V_addr') [47]  (0 ns)
	'load' operation ('crypto_aes_rcon_V_load') on array 'crypto_aes_rcon_V' [48]  (2.32 ns)

 <State 2>: 5.94ns
The critical path consists of the following:
	'load' operation ('p_round_key_V_1_load', hw-impl/src/pynqrypt.cpp:151) on local variable '_round_key.V' [17]  (0 ns)
	'lshr' operation ('lshr_ln145', hw-impl/src/pynqrypt.cpp:145) [22]  (5.94 ns)

 <State 3>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln186') [27]  (0 ns)
	'xor' operation ('ret.V') [55]  (5.94 ns)

 <State 4>: 4.45ns
The critical path consists of the following:
	'shl' operation ('shl_ln151', hw-impl/src/pynqrypt.cpp:151) [57]  (0 ns)
	'xor' operation ('xor_ln151', hw-impl/src/pynqrypt.cpp:151) [58]  (0 ns)
	'and' operation ('and_ln151', hw-impl/src/pynqrypt.cpp:151) [59]  (0 ns)
	'or' operation ('or_ln151', hw-impl/src/pynqrypt.cpp:151) [62]  (4.45 ns)

 <State 5>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln1499_1') [65]  (0 ns)
	'xor' operation ('ret.V') [67]  (5.94 ns)

 <State 6>: 4.45ns
The critical path consists of the following:
	'or' operation ('or_ln152', hw-impl/src/pynqrypt.cpp:152) [68]  (0 ns)
	'shl' operation ('shl_ln152', hw-impl/src/pynqrypt.cpp:152) [70]  (0 ns)
	'xor' operation ('xor_ln152', hw-impl/src/pynqrypt.cpp:152) [71]  (0 ns)
	'and' operation ('and_ln152', hw-impl/src/pynqrypt.cpp:152) [72]  (0 ns)
	'or' operation ('or_ln152_1', hw-impl/src/pynqrypt.cpp:152) [75]  (4.45 ns)

 <State 7>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln1499_2') [78]  (0 ns)
	'xor' operation ('ret.V') [80]  (5.94 ns)

 <State 8>: 6.09ns
The critical path consists of the following:
	'add' operation ('add_ln153_1', hw-impl/src/pynqrypt.cpp:153) [81]  (1.64 ns)
	'shl' operation ('shl_ln153', hw-impl/src/pynqrypt.cpp:153) [83]  (0 ns)
	'xor' operation ('xor_ln153', hw-impl/src/pynqrypt.cpp:153) [84]  (0 ns)
	'and' operation ('and_ln153', hw-impl/src/pynqrypt.cpp:153) [85]  (0 ns)
	'or' operation ('or_ln153', hw-impl/src/pynqrypt.cpp:153) [88]  (0 ns)
	'and' operation ('and_ln154', hw-impl/src/pynqrypt.cpp:154) [94]  (4.45 ns)

 <State 9>: 6.01ns
The critical path consists of the following:
	'xor' operation ('ret.V') [89]  (0 ns)
	'shl' operation ('shl_ln154_1', hw-impl/src/pynqrypt.cpp:154) [96]  (0 ns)
	'or' operation ('_round_key.V', hw-impl/src/pynqrypt.cpp:154) [97]  (4.42 ns)
	'store' operation ('store_ln144', hw-impl/src/pynqrypt.cpp:144) of variable '_round_key.V', hw-impl/src/pynqrypt.cpp:154 on local variable '_round_key.V' [99]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
