Fitter report for mips_cpu_one_circle
Tue Mar 25 12:00:49 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ALTSYNCRAM
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Tue Mar 25 12:00:49 2025            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; mips_cpu_one_circle                              ;
; Top-level Entity Name              ; pass_or_fail                                     ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE10F17C8                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 2,291 / 10,320 ( 22 % )                          ;
;     Total combinational functions  ; 1,822 / 10,320 ( 18 % )                          ;
;     Dedicated logic registers      ; 1,177 / 10,320 ( 11 % )                          ;
; Total registers                    ; 1177                                             ;
; Total pins                         ; 6 / 180 ( 3 % )                                  ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 16,384 / 423,936 ( 4 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 3.19        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;  43.8%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; stcp     ; Missing drive strength and slew rate ;
; shcp     ; Missing drive strength and slew rate ;
; ds       ; Missing drive strength and slew rate ;
; oe       ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 3087 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 3087 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 3077    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/output_files/mips_cpu_one_circle.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 2,291 / 10,320 ( 22 % )  ;
;     -- Combinational with no register       ; 1114                     ;
;     -- Register only                        ; 469                      ;
;     -- Combinational with a register        ; 708                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1605                     ;
;     -- 3 input functions                    ; 127                      ;
;     -- <=2 input functions                  ; 90                       ;
;     -- Register only                        ; 469                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1762                     ;
;     -- arithmetic mode                      ; 60                       ;
;                                             ;                          ;
; Total registers*                            ; 1,177 / 11,172 ( 11 % )  ;
;     -- Dedicated logic registers            ; 1,177 / 10,320 ( 11 % )  ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 184 / 645 ( 29 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 6 / 180 ( 3 % )          ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 2                        ;
; M9Ks                                        ; 2 / 46 ( 4 % )           ;
; Total block memory bits                     ; 16,384 / 423,936 ( 4 % ) ;
; Total block memory implementation bits      ; 18,432 / 423,936 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 0 / 2 ( 0 % )            ;
; Global clocks                               ; 2 / 10 ( 20 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 15% / 15% / 15%          ;
; Peak interconnect usage (total/H/V)         ; 35% / 35% / 36%          ;
; Maximum fan-out                             ; 1181                     ;
; Highest non-global fan-out                  ; 242                      ;
; Total fan-out                               ; 10464                    ;
; Average fan-out                             ; 3.00                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2291 / 10320 ( 22 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 1114                  ; 0                              ;
;     -- Register only                        ; 469                   ; 0                              ;
;     -- Combinational with a register        ; 708                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1605                  ; 0                              ;
;     -- 3 input functions                    ; 127                   ; 0                              ;
;     -- <=2 input functions                  ; 90                    ; 0                              ;
;     -- Register only                        ; 469                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1762                  ; 0                              ;
;     -- arithmetic mode                      ; 60                    ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 1177                  ; 0                              ;
;     -- Dedicated logic registers            ; 1177 / 10320 ( 11 % ) ; 0 / 10320 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 184 / 645 ( 29 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 6                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 16384                 ; 0                              ;
; Total RAM block bits                        ; 18432                 ; 0                              ;
; M9K                                         ; 2 / 46 ( 4 % )        ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )       ; 0 / 12 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 11165                 ; 5                              ;
;     -- Registered Connections               ; 2534                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 2                     ; 0                              ;
;     -- Output Ports                         ; 4                     ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk  ; E1    ; 1        ; 0            ; 11           ; 7            ; 1181                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst  ; M15   ; 5        ; 34           ; 12           ; 14           ; 157                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ds   ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oe   ; L11   ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; shcp ; B1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; stcp ; K9    ; 4        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 6 / 17 ( 35 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 19 ( 5 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 2 / 27 ( 7 % )  ; 2.5V          ; --           ;
; 5        ; 1 / 25 ( 4 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; shcp                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; stcp                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; oe                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; rst                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; ds                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                  ; Library Name ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pass_or_fail                                      ; 2291 (14)   ; 1177 (1)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 6    ; 0            ; 1114 (13)    ; 469 (0)           ; 708 (2)          ; |pass_or_fail                                                                                                                        ; work         ;
;    |seg_595_dynamic:seg_595_dynamic_inst|          ; 216 (0)     ; 146 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (0)       ; 23 (0)            ; 123 (0)          ; |pass_or_fail|seg_595_dynamic:seg_595_dynamic_inst                                                                                   ; work         ;
;       |hc595_ctrl:hc595_ctrl_inst|                 ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 12 (12)          ; |pass_or_fail|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst                                                        ; work         ;
;       |seg_dynamic:seg_dynamic_inst|               ; 199 (87)    ; 137 (65)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (20)      ; 22 (5)            ; 116 (67)         ; |pass_or_fail|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst                                                      ; work         ;
;          |bcd_8421:bcd_8421_inst|                  ; 114 (114)   ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 17 (17)           ; 56 (56)          ; |pass_or_fail|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst                               ; work         ;
;    |top:top_inst|                                  ; 2061 (0)    ; 1030 (0)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1031 (0)     ; 446 (0)           ; 584 (0)          ; |pass_or_fail|top:top_inst                                                                                                           ; work         ;
;       |data_memory:data_memory_inst|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pass_or_fail|top:top_inst|data_memory:data_memory_inst                                                                              ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pass_or_fail|top:top_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component                                              ; work         ;
;             |altsyncram_dqg1:auto_generated|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pass_or_fail|top:top_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_dqg1:auto_generated               ; work         ;
;       |instruction_memory:instruction_memory_inst| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst                                                                ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0ij1:auto_generated|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated ; work         ;
;       |mips:mips_inst|                             ; 2061 (0)    ; 1030 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1031 (0)     ; 446 (0)           ; 584 (0)          ; |pass_or_fail|top:top_inst|mips:mips_inst                                                                                            ; work         ;
;          |controller:controller_inst|              ; 33 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (17)      ; 0 (0)             ; 3 (0)            ; |pass_or_fail|top:top_inst|mips:mips_inst|controller:controller_inst                                                                 ; work         ;
;             |aludec:aludec_inst|                   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |pass_or_fail|top:top_inst|mips:mips_inst|controller:controller_inst|aludec:aludec_inst                                              ; work         ;
;             |maindec:maindec_inst|                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |pass_or_fail|top:top_inst|mips:mips_inst|controller:controller_inst|maindec:maindec_inst                                            ; work         ;
;          |datapath:datapath_inst|                  ; 2031 (0)    ; 1030 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1001 (0)     ; 446 (0)           ; 584 (0)          ; |pass_or_fail|top:top_inst|mips:mips_inst|datapath:datapath_inst                                                                     ; work         ;
;             |adder:pc_branch_adder_inst|           ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |pass_or_fail|top:top_inst|mips:mips_inst|datapath:datapath_inst|adder:pc_branch_adder_inst                                          ; work         ;
;             |adder:pc_plus_4_adder_inst|           ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |pass_or_fail|top:top_inst|mips:mips_inst|datapath:datapath_inst|adder:pc_plus_4_adder_inst                                          ; work         ;
;             |alu:alu_inst|                         ; 130 (130)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 128 (128)    ; 0 (0)             ; 2 (2)            ; |pass_or_fail|top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst                                                        ; work         ;
;             |flopr:flopr_inst|                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |pass_or_fail|top:top_inst|mips:mips_inst|datapath:datapath_inst|flopr:flopr_inst                                                    ; work         ;
;             |mux2:resmux_inst|                     ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 31 (31)          ; |pass_or_fail|top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst                                                    ; work         ;
;             |mux2:wr_mux_inst|                     ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |pass_or_fail|top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:wr_mux_inst                                                    ; work         ;
;             |regfile:rf|                           ; 1881 (1881) ; 1024 (1024)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 857 (857)    ; 446 (446)         ; 578 (578)        ; |pass_or_fail|top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf                                                          ; work         ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+------+----------+---------------+---------------+-----------------------+-----+------+
; Name ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------+----------+---------------+---------------+-----------------------+-----+------+
; stcp ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; shcp ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ds   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oe   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rst  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; rst                 ;                   ;         ;
; clk                 ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                       ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                        ; PIN_E1             ; 1181    ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; rst                                                                                                        ; PIN_M15            ; 156     ; Async. clear ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Equal1~0          ; LCCOMB_X5_Y19_N2   ; 27      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20]~46 ; LCCOMB_X7_Y20_N16  ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25]~38 ; LCCOMB_X8_Y19_N0   ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28]~6  ; LCCOMB_X8_Y19_N6   ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35]~24 ; LCCOMB_X6_Y19_N28  ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39]~8  ; LCCOMB_X6_Y19_N2   ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43]~15 ; LCCOMB_X7_Y20_N14  ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[4]~73  ; LCCOMB_X5_Y19_N6   ; 19      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|flag_1ms                                 ; FF_X7_Y18_N29      ; 14      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|controller:controller_inst|maindec:maindec_inst|Decoder0~3                     ; LCCOMB_X16_Y15_N14 ; 4       ; Write enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|controller:controller_inst|maindec:maindec_inst|Decoder0~5                     ; LCCOMB_X14_Y13_N14 ; 6       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2306                                      ; LCCOMB_X23_Y15_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2308                                      ; LCCOMB_X26_Y9_N30  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2310                                      ; LCCOMB_X10_Y11_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2312                                      ; LCCOMB_X10_Y11_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2314                                      ; LCCOMB_X18_Y6_N8   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2316                                      ; LCCOMB_X16_Y15_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2318                                      ; LCCOMB_X25_Y11_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2320                                      ; LCCOMB_X25_Y11_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2322                                      ; LCCOMB_X19_Y12_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2324                                      ; LCCOMB_X22_Y15_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2326                                      ; LCCOMB_X13_Y13_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2328                                      ; LCCOMB_X18_Y8_N30  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2330                                      ; LCCOMB_X16_Y8_N10  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2332                                      ; LCCOMB_X24_Y10_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2334                                      ; LCCOMB_X21_Y9_N30  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2336                                      ; LCCOMB_X24_Y10_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2338                                      ; LCCOMB_X26_Y9_N16  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2339                                      ; LCCOMB_X16_Y15_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2340                                      ; LCCOMB_X18_Y17_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2341                                      ; LCCOMB_X19_Y8_N22  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2342                                      ; LCCOMB_X16_Y15_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2343                                      ; LCCOMB_X16_Y9_N28  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2344                                      ; LCCOMB_X24_Y10_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2345                                      ; LCCOMB_X24_Y10_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2346                                      ; LCCOMB_X18_Y7_N4   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2347                                      ; LCCOMB_X22_Y14_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2348                                      ; LCCOMB_X16_Y13_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2349                                      ; LCCOMB_X19_Y8_N20  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2350                                      ; LCCOMB_X25_Y11_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2351                                      ; LCCOMB_X18_Y13_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2352                                      ; LCCOMB_X17_Y17_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2353                                      ; LCCOMB_X23_Y13_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; PIN_E1   ; 1181    ; 573                                  ; Global Clock         ; GCLK2            ; --                        ;
; rst  ; PIN_M15  ; 156     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                           ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[16] ; 242     ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[17] ; 242     ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[18] ; 242     ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[19] ; 242     ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[21] ; 241     ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[22] ; 241     ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[23] ; 241     ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[24] ; 241     ;
; top:top_inst|mips:mips_inst|controller:controller_inst|aludec:aludec_inst|alucontrol[1]~0                                      ; 65      ;
; top:top_inst|mips:mips_inst|controller:controller_inst|aludec:aludec_inst|alucontrol[0]~2                                      ; 64      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Equal0~1                              ; 52      ;
; ~GND                                                                                                                           ; 36      ;
; top:top_inst|mips:mips_inst|controller:controller_inst|aludec:aludec_inst|Selector0~2                                          ; 33      ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[20] ; 33      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[1]~31                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[2]~30                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[3]~29                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[4]~28                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[5]~27                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[6]~26                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[7]~25                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[8]~24                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[9]~23                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[10]~22                                                   ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[11]~21                                                   ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[12]~20                                                   ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[13]~19                                                   ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[14]~18                                                   ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[15]~17                                                   ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[16]~16                                                   ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[17]~15                                                   ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[18]~14                                                   ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[19]~13                                                   ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[20]~12                                                   ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[21]~11                                                   ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[22]~10                                                   ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[23]~9                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[24]~8                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[25]~7                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[26]~6                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[27]~5                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[28]~4                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[29]~3                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[30]~2                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[31]~1                                                    ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2353                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2352                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2351                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2350                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2349                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2348                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2347                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2346                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2345                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2344                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2343                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2342                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2341                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2340                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2339                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2338                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2336                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2334                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2332                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2330                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2328                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2326                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2324                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2322                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2320                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2318                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2316                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2314                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2312                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2310                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2308                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2306                                                          ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:resmux_inst|y[0]~0                                                     ; 32      ;
; top:top_inst|mips:mips_inst|controller:controller_inst|maindec:maindec_inst|Decoder0~4                                         ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|Equal0~0                                                         ; 32      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|Equal1~0                                                         ; 32      ;
; top:top_inst|mips:mips_inst|controller:controller_inst|maindec:maindec_inst|WideOr1~1                                          ; 32      ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[25] ; 32      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Equal1~0                              ; 27      ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                                       ; 26      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|always1~0                             ; 24      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[4]~73                      ; 19      ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[15] ; 18      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2337                                                          ; 16      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2305                                                          ; 16      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:wr_mux_inst|y[3]~3                                                     ; 16      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:wr_mux_inst|y[2]~2                                                     ; 16      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:wr_mux_inst|y[1]~1                                                     ; 16      ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:wr_mux_inst|y[0]~0                                                     ; 16      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|flag_1ms                                                     ; 14      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                                                   ; 14      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                                                   ; 13      ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[1]                                                       ; 11      ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                                                     ; 10      ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                                                     ; 9       ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[28] ; 8       ;
; top:top_inst|mips:mips_inst|controller:controller_inst|maindec:maindec_inst|Decoder0~1                                         ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|LessThan6~1                           ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Equal0~4                                                     ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                                                   ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[3]                                                 ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[2]                                                 ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[1]                                                 ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[0]                                                 ; 7       ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[27] ; 7       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux29~3                                                        ; 6       ;
; top:top_inst|mips:mips_inst|controller:controller_inst|maindec:maindec_inst|Decoder0~5                                         ; 6       ;
; top:top_inst|mips:mips_inst|controller:controller_inst|pcsrc~16                                                                ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20]                        ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26]                        ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24]                        ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30]                        ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32]                        ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34]                        ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42]                        ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40]                        ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36]                        ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38]                        ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[4]                          ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28]                        ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|always4~0                                                    ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                                                     ; 6       ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[4]  ; 6       ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[2]  ; 6       ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[1]  ; 6       ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[5]  ; 6       ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[0]  ; 6       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux27~3                                                        ; 5       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux17~2                                                        ; 5       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux31~1                                                        ; 5       ;
; data[2]                                                                                                                        ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23]                        ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22]                        ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21]                        ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25]                        ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27]                        ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29]                        ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31]                        ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33]                        ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35]                        ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39]                        ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41]                        ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37]                        ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[1]                                ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]                              ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                                                     ; 5       ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[3]  ; 5       ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[29] ; 5       ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[30] ; 5       ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[31] ; 5       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux25~3                                                        ; 4       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux30~3                                                        ; 4       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux28~3                                                        ; 4       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux26~3                                                        ; 4       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux24~3                                                        ; 4       ;
; top:top_inst|mips:mips_inst|controller:controller_inst|maindec:maindec_inst|Decoder0~3                                         ; 4       ;
; top:top_inst|mips:mips_inst|controller:controller_inst|maindec:maindec_inst|Decoder0~0                                         ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20]~46                     ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25]~38                     ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35]~24                     ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43]~15                     ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39]~8                      ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28]~6                      ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43]                        ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]                          ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[1]                                ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[3]                                ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[0]                                ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[3]                                ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~1                                                   ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]                              ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[0]                              ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]                              ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|always2~1                                                      ; 4       ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|q_a[26] ; 4       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux2~3                                                         ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[1]~31                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[2]~30                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[3]~29                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[4]~28                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[5]~27                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[6]~26                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[7]~25                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[8]~24                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[9]~23                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[10]~22                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[11]~21                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[12]~20                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[13]~19                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[14]~18                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[15]~17                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[16]~16                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[17]~15                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[18]~14                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[19]~13                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[20]~12                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[21]~11                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[22]~10                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[23]~9                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[24]~8                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[25]~7                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[26]~6                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[27]~5                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[28]~4                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[29]~3                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[30]~2                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[31]~1                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd2[0]~0                                                         ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|LessThan6~0                           ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]                          ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]                          ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[1]                                ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[3]                                ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr3~3                                                    ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr3~2                                                    ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[0]                                ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[2]                                ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3]                              ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr0                                                      ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]                              ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[1]                              ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[2]                              ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                                                   ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|Equal1~0                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|flopr:flopr_inst|q[7]                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|flopr:flopr_inst|q[6]                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|flopr:flopr_inst|q[5]                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|flopr:flopr_inst|q[4]                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|flopr:flopr_inst|q[3]                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|flopr:flopr_inst|q[2]                                                       ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Add0~64                                                        ; 3       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux6~3                                                         ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux23~3                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux22~3                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux21~3                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux20~3                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux19~3                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux18~3                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux16~3                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux15~3                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux14~3                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux13~3                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux12~3                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux11~3                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux9~3                                                         ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux10~3                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux8~3                                                         ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux17~4                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux0~3                                                         ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux7~3                                                         ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2335                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2333                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2331                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2329                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2327                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2325                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2323                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2321                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2319                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2317                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2315                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2313                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2311                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2309                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2307                                                          ; 2       ;
; top:top_inst|mips:mips_inst|controller:controller_inst|maindec:maindec_inst|WideOr0~0                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|mux2:wr_mux_inst|y[4]~4                                                     ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2304                                                          ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]                         ; 2       ;
; top:top_inst|mips:mips_inst|controller:controller_inst|maindec:maindec_inst|Decoder0~2                                         ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux25~2                                                        ; 2       ;
; top:top_inst|mips:mips_inst|controller:controller_inst|pcsrc~9                                                                 ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux5~2                                                         ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux4~2                                                         ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux3~2                                                         ; 2       ;
; top:top_inst|mips:mips_inst|controller:controller_inst|pcsrc~6                                                                 ; 2       ;
; top:top_inst|mips:mips_inst|controller:controller_inst|pcsrc~5                                                                 ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux0~2                                                         ; 2       ;
; top:top_inst|mips:mips_inst|controller:controller_inst|pcsrc~0                                                                 ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|Mux1~0                                                         ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[1]~31                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[1]~31                                                     ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~481                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~385                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~417                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~449                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~97                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~1                                                             ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~65                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~33                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~353                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~257                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~321                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~289                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~225                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~129                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~161                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~193                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~993                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~609                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~865                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~737                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~897                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~513                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~641                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~769                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~961                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~577                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~705                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~833                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~929                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~545                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~801                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~673                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[2]~30                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[2]~30                                                     ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~482                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~386                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~450                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~418                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~98                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~2                                                             ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~34                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~66                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~226                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~130                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~194                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~162                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~354                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~258                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~290                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~322                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~994                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~610                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~738                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~866                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~898                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~514                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~770                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~642                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~930                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~546                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~674                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~802                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~962                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~578                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~834                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~706                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[3]~29                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[3]~29                                                     ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~483                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~387                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~419                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~451                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~99                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~3                                                             ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~67                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~35                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~355                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~259                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~323                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~291                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~227                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~131                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~163                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~195                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~995                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~611                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~867                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~739                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~899                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~515                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~643                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~771                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~963                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~579                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~707                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~835                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~931                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~547                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~803                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~675                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[4]~28                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[4]~28                                                     ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~484                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~388                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~452                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~420                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~100                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~4                                                             ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~36                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~68                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~228                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~132                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~196                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~164                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~356                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~260                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~292                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~324                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~996                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~612                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~740                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~868                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~900                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~516                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~772                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~644                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~932                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~548                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~676                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~804                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~964                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~580                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~836                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~708                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[5]~27                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[5]~27                                                     ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~485                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~389                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~421                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~453                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~101                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~5                                                             ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~69                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~37                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~357                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~261                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~325                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~293                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~229                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~133                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~165                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~197                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~997                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~613                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~869                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~741                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~901                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~517                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~645                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~773                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~965                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~581                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~709                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~837                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~933                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~549                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~805                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~677                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[6]~26                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[6]~26                                                     ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~486                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~390                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~454                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~422                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~102                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~6                                                             ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~38                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~70                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~230                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~134                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~198                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~166                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~358                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~262                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~294                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~326                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~998                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~614                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~742                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~870                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~902                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~518                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~774                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~646                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~934                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~550                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~678                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~806                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~966                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~582                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~838                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~710                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[7]~25                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[7]~25                                                     ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~487                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~391                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~423                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~455                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~103                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~7                                                             ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~71                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~39                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~359                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~263                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~327                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~295                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~231                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~135                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~167                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~199                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~999                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~615                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~871                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~743                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~903                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~519                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~647                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~775                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~967                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~583                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~711                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~839                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~935                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~551                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~807                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~679                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[8]~24                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[8]~24                                                     ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~488                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~392                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~456                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~424                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~104                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~8                                                             ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~40                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~72                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~232                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~136                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~200                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~168                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~360                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~264                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~296                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~328                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~1000                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~616                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~744                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~872                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~904                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~520                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~776                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~648                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~936                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~552                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~680                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~808                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~968                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~584                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~840                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~712                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[9]~23                                                        ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[9]~23                                                     ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~489                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~393                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~425                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~457                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~105                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~9                                                             ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~73                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~41                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~361                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~265                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~329                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~297                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~233                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~137                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~169                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~201                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~1001                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~617                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~873                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~745                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~905                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~521                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~649                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~777                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~969                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~585                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~713                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~841                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~937                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~553                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~809                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~681                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[10]~22                                                       ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[10]~22                                                    ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~490                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~394                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~458                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~426                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~106                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~10                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~42                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~74                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~234                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~138                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~202                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~170                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~362                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~266                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~298                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~330                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~1002                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~618                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~746                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~874                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~906                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~522                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~778                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~650                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~938                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~554                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~682                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~810                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~970                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~586                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~842                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~714                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[11]~21                                                       ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[11]~21                                                    ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~491                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~395                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~427                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~459                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~107                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~11                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~75                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~43                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~363                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~267                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~331                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~299                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~235                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~139                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~171                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~203                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~1003                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~619                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~875                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~747                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~907                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~523                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~651                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~779                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~971                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~587                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~715                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~843                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~939                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~555                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~811                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~683                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[12]~20                                                       ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[12]~20                                                    ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~492                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~396                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~460                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~428                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~108                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~12                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~44                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~76                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~236                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~140                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~204                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~172                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~364                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~268                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~300                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~332                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~1004                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~620                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~748                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~876                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~908                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~524                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~780                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~652                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~940                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~556                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~684                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~812                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~972                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~588                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~844                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~716                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[13]~19                                                       ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[13]~19                                                    ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~493                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~397                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~429                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~461                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~109                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~13                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~77                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~45                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~365                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~269                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~333                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~301                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~237                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~141                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~173                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~205                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~1005                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~621                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~877                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~749                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~909                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~525                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~653                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~781                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~973                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~589                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~717                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~845                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~941                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~557                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~813                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~685                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[14]~18                                                       ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[14]~18                                                    ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~494                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~398                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~462                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~430                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~110                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~14                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~46                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~78                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~238                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~142                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~206                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~174                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~366                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~270                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~302                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~334                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~1006                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~622                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~750                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~878                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~910                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~526                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~782                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~654                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~942                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~558                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~686                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~814                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~974                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~590                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~846                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~718                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[15]~17                                                       ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[15]~17                                                    ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~495                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~399                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~431                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~463                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~111                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~15                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~79                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~47                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~367                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~271                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~335                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~303                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~239                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~143                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~175                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~207                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~1007                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~623                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~879                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~751                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~911                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~527                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~655                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~783                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~975                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~591                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~719                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~847                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~943                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~559                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~815                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~687                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[16]~16                                                       ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[16]~16                                                    ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~496                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~400                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~464                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~432                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~112                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~16                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~48                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~80                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~240                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~144                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~208                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~176                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~368                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~272                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~304                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~336                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~1008                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~624                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~752                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~880                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~912                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~528                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~784                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~656                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~944                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~560                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~688                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~816                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~976                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~592                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~848                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~720                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[17]~15                                                       ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[17]~15                                                    ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~497                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~401                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~433                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~465                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~113                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~17                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~81                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~49                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~369                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~273                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~337                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~305                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~241                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~145                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~177                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~209                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~1009                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~625                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~881                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~753                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~913                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~529                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~657                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~785                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~977                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~593                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~721                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~849                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~945                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~561                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~817                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~689                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[18]~14                                                       ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[18]~14                                                    ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~498                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~402                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~466                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~434                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~114                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~18                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~50                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~82                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~242                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~146                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~210                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~178                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~370                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~274                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~306                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~338                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~1010                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~626                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~754                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~882                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~914                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~530                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~786                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~658                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~946                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~562                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~690                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~818                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~978                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~594                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~850                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~722                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[19]~13                                                       ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[19]~13                                                    ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~499                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~403                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~435                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~467                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~115                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~19                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~83                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~51                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~371                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~275                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~339                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~307                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~243                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~147                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~179                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~211                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~1011                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~627                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~883                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~755                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~915                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~531                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~659                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~787                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~979                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~595                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~723                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~851                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~947                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~563                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~819                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~691                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[20]~12                                                       ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[20]~12                                                    ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~500                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~404                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~468                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~436                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~116                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~20                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~52                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~84                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~244                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~148                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~212                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~180                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~372                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~276                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~308                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~340                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~1012                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~628                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~756                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~884                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~916                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~532                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~788                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~660                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~948                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~564                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~692                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~820                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~980                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~596                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~852                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~724                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[21]~11                                                       ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|alu:alu_inst|bout[21]~11                                                    ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~501                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~405                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~437                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~469                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~117                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~21                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~85                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~53                                                            ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~373                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~277                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~341                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~309                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~245                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~149                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~181                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~213                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~1013                                                          ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~629                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~885                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~757                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~917                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~533                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~661                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~789                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~981                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~597                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~725                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~853                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~949                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~565                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~821                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rf~693                                                           ; 2       ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|regfile:rf|rd1[22]~10                                                       ; 2       ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                                                              ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF              ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------+----------------+----------------------+-----------------+-----------------+
; top:top_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_dqg1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None             ; M9K_X15_Y12_N0 ; Don't care           ; Old data        ; Old data        ;
; top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; instructions.mif ; M9K_X15_Y11_N0 ; Don't care           ; Old data        ; Old data        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ALTSYNCRAM                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00100000000000100000000000000101) (-294567291) (537001989) (20020005)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00100000000000110000000000001100) (-294367282) (537067532) (2003000C)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00100000011001111111111111110111) (-263189529) (543686647) (2067FFF7)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000111000100010000000100101) (70420045) (14819365) (E22025)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000011001000010100000100100) (31024044) (6563876) (642824)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000101001000010100000100000) (51024040) (10758176) (A42820)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00010000101001110000000000001010) (2051600012) (279379978) (10A7000A)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000011001000010000000101010) (31020052) (6561834) (64202A)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00010000100000000000000000000001) (2040000001) (276824065) (10800001)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00100000000001010000000000000000) (-293767296) (537198592) (20050000)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000111000100010000000101010) (70420052) (14819370) (E2202A)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000100001010011100000100000) (41234040) (8730656) (853820)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000111000100011100000100010) (70434042) (14825506) (E23822)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(10101100011001110000000001000100) (-198694026) (-1402535868) (-5-3-9-8-15-15-11-12)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(10001100000000100000000001010000) (65073284) (-1946025904) (-7-3-15-13-15-15-110)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00001000000000000000000000010001) (1000000021) (134217745) (8000011)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00100000000000100000000000000001) (-294567295) (537001985) (20020001)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(10101100000000100000000001010100) (-229894006) (-1409154988) (-5-3-15-13-15-15-10-12)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 4,446 / 32,401 ( 14 % ) ;
; C16 interconnects           ; 119 / 1,326 ( 9 % )     ;
; C4 interconnects            ; 3,165 / 21,816 ( 15 % ) ;
; Direct links                ; 270 / 32,401 ( < 1 % )  ;
; Global clocks               ; 2 / 10 ( 20 % )         ;
; Local interconnects         ; 1,277 / 10,320 ( 12 % ) ;
; R24 interconnects           ; 145 / 1,289 ( 11 % )    ;
; R4 interconnects            ; 4,119 / 28,186 ( 15 % ) ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.45) ; Number of LABs  (Total = 184) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 5                             ;
; 2                                           ; 6                             ;
; 3                                           ; 7                             ;
; 4                                           ; 10                            ;
; 5                                           ; 7                             ;
; 6                                           ; 5                             ;
; 7                                           ; 1                             ;
; 8                                           ; 2                             ;
; 9                                           ; 1                             ;
; 10                                          ; 4                             ;
; 11                                          ; 5                             ;
; 12                                          ; 6                             ;
; 13                                          ; 7                             ;
; 14                                          ; 11                            ;
; 15                                          ; 8                             ;
; 16                                          ; 99                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.88) ; Number of LABs  (Total = 184) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 22                            ;
; 1 Clock                            ; 170                           ;
; 1 Clock enable                     ; 34                            ;
; 1 Sync. load                       ; 2                             ;
; 2 Clock enables                    ; 118                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.82) ; Number of LABs  (Total = 184) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 7                             ;
; 3                                            ; 0                             ;
; 4                                            ; 10                            ;
; 5                                            ; 3                             ;
; 6                                            ; 3                             ;
; 7                                            ; 4                             ;
; 8                                            ; 6                             ;
; 9                                            ; 2                             ;
; 10                                           ; 4                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 3                             ;
; 14                                           ; 6                             ;
; 15                                           ; 4                             ;
; 16                                           ; 13                            ;
; 17                                           ; 2                             ;
; 18                                           ; 3                             ;
; 19                                           ; 4                             ;
; 20                                           ; 7                             ;
; 21                                           ; 5                             ;
; 22                                           ; 20                            ;
; 23                                           ; 7                             ;
; 24                                           ; 7                             ;
; 25                                           ; 13                            ;
; 26                                           ; 5                             ;
; 27                                           ; 4                             ;
; 28                                           ; 9                             ;
; 29                                           ; 4                             ;
; 30                                           ; 8                             ;
; 31                                           ; 6                             ;
; 32                                           ; 8                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.50) ; Number of LABs  (Total = 184) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 11                            ;
; 2                                                ; 13                            ;
; 3                                                ; 8                             ;
; 4                                                ; 11                            ;
; 5                                                ; 6                             ;
; 6                                                ; 8                             ;
; 7                                                ; 15                            ;
; 8                                                ; 9                             ;
; 9                                                ; 12                            ;
; 10                                               ; 8                             ;
; 11                                               ; 7                             ;
; 12                                               ; 6                             ;
; 13                                               ; 11                            ;
; 14                                               ; 5                             ;
; 15                                               ; 5                             ;
; 16                                               ; 10                            ;
; 17                                               ; 4                             ;
; 18                                               ; 7                             ;
; 19                                               ; 6                             ;
; 20                                               ; 5                             ;
; 21                                               ; 6                             ;
; 22                                               ; 3                             ;
; 23                                               ; 5                             ;
; 24                                               ; 3                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 22.82) ; Number of LABs  (Total = 184) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 4                             ;
; 4                                            ; 4                             ;
; 5                                            ; 2                             ;
; 6                                            ; 5                             ;
; 7                                            ; 1                             ;
; 8                                            ; 8                             ;
; 9                                            ; 5                             ;
; 10                                           ; 9                             ;
; 11                                           ; 3                             ;
; 12                                           ; 2                             ;
; 13                                           ; 3                             ;
; 14                                           ; 4                             ;
; 15                                           ; 4                             ;
; 16                                           ; 2                             ;
; 17                                           ; 0                             ;
; 18                                           ; 3                             ;
; 19                                           ; 2                             ;
; 20                                           ; 2                             ;
; 21                                           ; 5                             ;
; 22                                           ; 4                             ;
; 23                                           ; 5                             ;
; 24                                           ; 2                             ;
; 25                                           ; 3                             ;
; 26                                           ; 4                             ;
; 27                                           ; 7                             ;
; 28                                           ; 14                            ;
; 29                                           ; 12                            ;
; 30                                           ; 10                            ;
; 31                                           ; 9                             ;
; 32                                           ; 19                            ;
; 33                                           ; 25                            ;
; 34                                           ; 1                             ;
; 35                                           ; 0                             ;
; 36                                           ; 0                             ;
; 37                                           ; 0                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 6         ; 0            ; 6         ; 0            ; 0            ; 6         ; 6         ; 0            ; 6         ; 6         ; 0            ; 4            ; 0            ; 0            ; 2            ; 0            ; 4            ; 2            ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 6         ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 6            ; 0         ; 6            ; 6            ; 0         ; 0         ; 6            ; 0         ; 0         ; 6            ; 2            ; 6            ; 6            ; 4            ; 6            ; 2            ; 4            ; 6            ; 6            ; 6            ; 2            ; 6            ; 6            ; 6            ; 6            ; 6            ; 0         ; 6            ; 6            ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; stcp               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; shcp               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ds                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oe                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 3.4               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                         ; Destination Register                                                                                    ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+
; top:top_inst|mips:mips_inst|datapath:datapath_inst|flopr:flopr_inst|q[2]                                ; data[2]                                                                                                 ; 0.249             ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|flopr:flopr_inst|q[3]                                ; data[2]                                                                                                 ; 0.249             ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|flopr:flopr_inst|q[5]                                ; data[2]                                                                                                 ; 0.249             ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|flopr:flopr_inst|q[6]                                ; data[2]                                                                                                 ; 0.249             ;
; top:top_inst|mips:mips_inst|datapath:datapath_inst|flopr:flopr_inst|q[7]                                ; data[2]                                                                                                 ; 0.249             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[0]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[8]                           ; 0.072             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[1]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[9]                           ; 0.072             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[3]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[15]                          ; 0.072             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[0]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[12]                          ; 0.072             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[1]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[13]                          ; 0.072             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3]       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ; 0.072             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[1]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[17]                          ; 0.072             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[16]                          ; 0.072             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21]                          ; 0.072             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[0]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                          ; 0.072             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                          ; 0.072             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[1]                            ; 0.027             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; 0.027             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[15] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[16] ; 0.014             ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 19 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "mips_cpu_one_circle"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mips_cpu_one_circle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node rst~input (placed in PIN M15 (CLK6, DIFFCLK_3p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node oe~output
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:09
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.55 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/output_files/mips_cpu_one_circle.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5475 megabytes
    Info: Processing ended: Tue Mar 25 12:00:50 2025
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:22


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/output_files/mips_cpu_one_circle.fit.smsg.


