Simulator report for a05_lab2
Sat Oct 21 13:38:12 2017
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 153 nodes    ;
; Simulation Coverage         ;      54.90 % ;
; Total Number of Transitions ; 20752        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Option                                                                                     ; Setting       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Simulation mode                                                                            ; Functional    ; Timing        ;
; Start time                                                                                 ; 0 ns          ; 0 ns          ;
; Simulation results format                                                                  ; CVWF          ;               ;
; Vector input source                                                                        ; a05_RANDU.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On            ; On            ;
; Check outputs                                                                              ; Off           ; Off           ;
; Report simulation coverage                                                                 ; On            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On            ; On            ;
; Display missing 1-value coverage report                                                    ; On            ; On            ;
; Display missing 0-value coverage report                                                    ; On            ; On            ;
; Detect setup and hold time violations                                                      ; Off           ; Off           ;
; Detect glitches                                                                            ; Off           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off           ; Off           ;
; Generate Signal Activity File                                                              ; Off           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off           ; Off           ;
; Group bus channels in simulation results                                                   ; Off           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto          ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      54.90 % ;
; Total nodes checked                                 ; 153          ;
; Total output ports checked                          ; 153          ;
; Total output ports with complete 1/0-value coverage ; 84           ;
; Total output ports with no 1/0-value coverage       ; 65           ;
; Total output ports with no 1-value coverage         ; 65           ;
; Total output ports with no 0-value coverage         ; 69           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                                    ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; |a05_RANDU|seed[0]                                                                                  ; |a05_RANDU|seed[0]                                                                                  ; out              ;
; |a05_RANDU|seed[1]                                                                                  ; |a05_RANDU|seed[1]                                                                                  ; out              ;
; |a05_RANDU|seed[2]                                                                                  ; |a05_RANDU|seed[2]                                                                                  ; out              ;
; |a05_RANDU|seed[3]                                                                                  ; |a05_RANDU|seed[3]                                                                                  ; out              ;
; |a05_RANDU|seed[4]                                                                                  ; |a05_RANDU|seed[4]                                                                                  ; out              ;
; |a05_RANDU|seed[5]                                                                                  ; |a05_RANDU|seed[5]                                                                                  ; out              ;
; |a05_RANDU|seed[6]                                                                                  ; |a05_RANDU|seed[6]                                                                                  ; out              ;
; |a05_RANDU|seed[7]                                                                                  ; |a05_RANDU|seed[7]                                                                                  ; out              ;
; |a05_RANDU|seed[8]                                                                                  ; |a05_RANDU|seed[8]                                                                                  ; out              ;
; |a05_RANDU|rand[0]                                                                                  ; |a05_RANDU|rand[0]                                                                                  ; pin_out          ;
; |a05_RANDU|rand[1]                                                                                  ; |a05_RANDU|rand[1]                                                                                  ; pin_out          ;
; |a05_RANDU|rand[2]                                                                                  ; |a05_RANDU|rand[2]                                                                                  ; pin_out          ;
; |a05_RANDU|rand[3]                                                                                  ; |a05_RANDU|rand[3]                                                                                  ; pin_out          ;
; |a05_RANDU|rand[4]                                                                                  ; |a05_RANDU|rand[4]                                                                                  ; pin_out          ;
; |a05_RANDU|rand[5]                                                                                  ; |a05_RANDU|rand[5]                                                                                  ; pin_out          ;
; |a05_RANDU|rand[6]                                                                                  ; |a05_RANDU|rand[6]                                                                                  ; pin_out          ;
; |a05_RANDU|rand[7]                                                                                  ; |a05_RANDU|rand[7]                                                                                  ; pin_out          ;
; |a05_RANDU|rand[8]                                                                                  ; |a05_RANDU|rand[8]                                                                                  ; pin_out          ;
; |a05_RANDU|rand[9]                                                                                  ; |a05_RANDU|rand[9]                                                                                  ; pin_out          ;
; |a05_RANDU|rand[10]                                                                                 ; |a05_RANDU|rand[10]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[11]                                                                                 ; |a05_RANDU|rand[11]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[16]                                                                                 ; |a05_RANDU|rand[16]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[17]                                                                                 ; |a05_RANDU|rand[17]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[18]                                                                                 ; |a05_RANDU|rand[18]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[19]                                                                                 ; |a05_RANDU|rand[19]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[20]                                                                                 ; |a05_RANDU|rand[20]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[21]                                                                                 ; |a05_RANDU|rand[21]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[22]                                                                                 ; |a05_RANDU|rand[22]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[23]                                                                                 ; |a05_RANDU|rand[23]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[24]                                                                                 ; |a05_RANDU|rand[24]                                                                                 ; pin_out          ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~170 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~170 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~172 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~172 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~177 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~177 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~179 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~179 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~181 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~181 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~183 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~183 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~185 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~185 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~187 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~187 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~189 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~189 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~170 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~170 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~171 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~171 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~172 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~172 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~173 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~173 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~174 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~174 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~175 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~175 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~176 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~176 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~177 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~177 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~178 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~178 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~179 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~179 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~180 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~180 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~181 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~181 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~182 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~182 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~183 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~183 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~184 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~184 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~185 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~185 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~186 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~186 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~187 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~187 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~188 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~188 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~189 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~189 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~190 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~190 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~191 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~191 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~192 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~192 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~193 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~193 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~194 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~194 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~195 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~195 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~196 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~196 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~197 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~197 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~198 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~198 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~199 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~199 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~200 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~200 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~201 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~201 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~202 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~202 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~203 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~203 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~204 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~204 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~205 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~205 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~206 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~206 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~207 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~207 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~208 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~208 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~209 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~209 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~211 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~211 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~212 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~212 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~213 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~213 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~214 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~214 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~217 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~217 ; out0             ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                                    ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; |a05_RANDU|seed[10]                                                                                 ; |a05_RANDU|seed[10]                                                                                 ; out              ;
; |a05_RANDU|seed[11]                                                                                 ; |a05_RANDU|seed[11]                                                                                 ; out              ;
; |a05_RANDU|seed[12]                                                                                 ; |a05_RANDU|seed[12]                                                                                 ; out              ;
; |a05_RANDU|seed[13]                                                                                 ; |a05_RANDU|seed[13]                                                                                 ; out              ;
; |a05_RANDU|seed[14]                                                                                 ; |a05_RANDU|seed[14]                                                                                 ; out              ;
; |a05_RANDU|seed[15]                                                                                 ; |a05_RANDU|seed[15]                                                                                 ; out              ;
; |a05_RANDU|rand[12]                                                                                 ; |a05_RANDU|rand[12]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[13]                                                                                 ; |a05_RANDU|rand[13]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[14]                                                                                 ; |a05_RANDU|rand[14]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[15]                                                                                 ; |a05_RANDU|rand[15]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[26]                                                                                 ; |a05_RANDU|rand[26]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[27]                                                                                 ; |a05_RANDU|rand[27]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[28]                                                                                 ; |a05_RANDU|rand[28]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[29]                                                                                 ; |a05_RANDU|rand[29]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[30]                                                                                 ; |a05_RANDU|rand[30]                                                                                 ; pin_out          ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~171 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~171 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~173 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~173 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~174 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~174 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~175 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~175 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~176 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~176 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~178 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~178 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~180 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~180 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~182 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~182 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~184 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~184 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~186 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~186 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~188 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~188 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~190 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~190 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~192 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~192 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~193 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~193 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~194 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~194 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~195 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~195 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~196 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~196 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~197 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~197 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~198 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~198 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~199 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~199 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~200 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~200 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~201 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~201 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~215 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~215 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~216 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~216 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~218 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~218 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~219 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~219 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~220 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~220 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~221 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~221 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~222 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~222 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~223 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~223 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~224 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~224 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~225 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~225 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~226 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~226 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~227 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~227 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~228 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~228 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~229 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~229 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~230 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~230 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~231 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~231 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~232 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~232 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~233 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~233 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~234 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~234 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~235 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~235 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~236 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~236 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~237 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~237 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~238 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~238 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~239 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~239 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~240 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~240 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~241 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~241 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~242 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~242 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~243 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~243 ; out0             ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                                    ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; |a05_RANDU|seed[9]                                                                                  ; |a05_RANDU|seed[9]                                                                                  ; out              ;
; |a05_RANDU|seed[10]                                                                                 ; |a05_RANDU|seed[10]                                                                                 ; out              ;
; |a05_RANDU|seed[11]                                                                                 ; |a05_RANDU|seed[11]                                                                                 ; out              ;
; |a05_RANDU|seed[12]                                                                                 ; |a05_RANDU|seed[12]                                                                                 ; out              ;
; |a05_RANDU|seed[13]                                                                                 ; |a05_RANDU|seed[13]                                                                                 ; out              ;
; |a05_RANDU|seed[14]                                                                                 ; |a05_RANDU|seed[14]                                                                                 ; out              ;
; |a05_RANDU|seed[15]                                                                                 ; |a05_RANDU|seed[15]                                                                                 ; out              ;
; |a05_RANDU|rand[12]                                                                                 ; |a05_RANDU|rand[12]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[13]                                                                                 ; |a05_RANDU|rand[13]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[14]                                                                                 ; |a05_RANDU|rand[14]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[15]                                                                                 ; |a05_RANDU|rand[15]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[25]                                                                                 ; |a05_RANDU|rand[25]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[26]                                                                                 ; |a05_RANDU|rand[26]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[27]                                                                                 ; |a05_RANDU|rand[27]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[28]                                                                                 ; |a05_RANDU|rand[28]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[29]                                                                                 ; |a05_RANDU|rand[29]                                                                                 ; pin_out          ;
; |a05_RANDU|rand[30]                                                                                 ; |a05_RANDU|rand[30]                                                                                 ; pin_out          ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~171 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~171 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~173 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~173 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~174 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~174 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~175 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~175 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~176 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~176 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~178 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~178 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~180 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~180 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~182 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~182 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~184 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~184 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~186 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~186 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~188 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~188 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~190 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~190 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~191 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~191 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~192 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~192 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~193 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~193 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~194 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~194 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~195 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~195 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~196 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~196 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~197 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~197 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~198 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~198 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~199 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~199 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~200 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~200 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~201 ; |a05_RANDU|addsub:lpm_adder_2|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~201 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~210 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~210 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~215 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~215 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~216 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~216 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~218 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~218 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~219 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~219 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~220 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~220 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~221 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~221 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~222 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~222 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~223 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~223 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~224 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~224 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~225 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~225 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~226 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~226 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~227 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~227 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~228 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~228 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~229 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~229 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~230 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~230 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~231 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~231 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~232 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~232 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~233 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~233 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~234 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~234 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~235 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~235 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~236 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~236 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~237 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~237 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~238 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~238 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~239 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~239 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~240 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~240 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~241 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~241 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~242 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~242 ; out0             ;
; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~243 ; |a05_RANDU|addsub:lpm_adder_1|lpm_add_sub:lpm_add_sub_component|add_sub_l4i:auto_generated|op_1~243 ; out0             ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Oct 21 13:38:12 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off a05_lab2 -c a05_lab2
Info: Using vector source file "C:/altera/81/quartus/lab2/a05_RANDU.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of a05_RANDU.vwf called a05_lab2.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      54.90 %
Info: Number of transitions in simulation is 20752
Info: Vector file a05_RANDU.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 141 megabytes
    Info: Processing ended: Sat Oct 21 13:38:12 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


