Info Session started: Sat Nov 11 20:09:59 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VWMACCU-VV-SEW8_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vi
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VWMACCU-VV-SEW8_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VWMACCU-VV-SEW8_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VWMACCU-VV-SEW8_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:09:59 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VWMACCU-VV-SEW8_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00004404 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000eac 0x00000eac R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00002404 0x00002404 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a20
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80003220
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VWMACCU-VV-SEW8_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a20 size 2048 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a20
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80003220
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Adding CSR fcsr
Adding CSR fflags
Adding CSR frm
Adding CSR mstatus
Adding CSR sstatus
Adding CSR vcsr
Adding CSR vl
Adding CSR vlenb
Adding CSR vstart
Adding CSR vtype
Adding CSR vxrm
Adding CSR vxsat
Adding CSR field fcsr/vxrm
Adding CSR field fcsr/vxrm
Adding CSR field fcsr/frm
Adding CSR field fcsr/fflags
Adding CSR field fcsr/vxsat
Adding CSR field fcsr/vxsat
Adding CSR field sstatus/spie
Adding CSR field sstatus/sie
Adding CSR field sstatus/ube
Adding CSR field sstatus/fs
Adding CSR field sstatus/vs
Adding CSR field sstatus/vs
Adding CSR field sstatus/mxr
Adding CSR field sstatus/sd
Adding CSR field sstatus/sum
Adding CSR field sstatus/xs
Adding CSR field sstatus/spp
Adding CSR field vxrm/vxrm
Adding CSR field frm/frm
Adding CSR field vtype/vlmul
Adding CSR field vtype/vill
Adding CSR field vtype/vsew
Adding CSR field vtype/vma
Adding CSR field vtype/vta
Adding CSR field fflags/fflags
Adding CSR field mstatus/vs
Adding CSR field mstatus/vs
Adding CSR field enum fcsr/fflags/DZ
Adding CSR field enum fcsr/fflags/NV
Adding CSR field enum fcsr/fflags/NX
Adding CSR field enum fcsr/fflags/OF
Adding CSR field enum fcsr/fflags/UF
Adding CSR field enum fcsr/frm/illegal
Adding CSR field enum fcsr/frm/rdn
Adding CSR field enum fcsr/frm/rmm
Adding CSR field enum fcsr/frm/rne
Adding CSR field enum fcsr/frm/rtz
Adding CSR field enum fcsr/frm/rup
Adding CSR field enum fcsr/vxrm/rdn
Adding CSR field enum fcsr/vxrm/rdn
Adding CSR field enum fcsr/vxrm/rne
Adding CSR field enum fcsr/vxrm/rne
Adding CSR field enum fcsr/vxrm/rnu
Adding CSR field enum fcsr/vxrm/rnu
Adding CSR field enum fcsr/vxrm/rod
Adding CSR field enum fcsr/vxrm/rod
Adding CSR field enum fcsr/vxsat/one
Adding CSR field enum fcsr/vxsat/one
Adding CSR field enum fcsr/vxsat/zero
Adding CSR field enum fcsr/vxsat/zero
Adding CSR field enum fflags/fflags/DZ
Adding CSR field enum fflags/fflags/NV
Adding CSR field enum fflags/fflags/NX
Adding CSR field enum fflags/fflags/OF
Adding CSR field enum fflags/fflags/UF
Adding CSR field enum frm/frm/illegal
Adding CSR field enum frm/frm/rdn
Adding CSR field enum frm/frm/rmm
Adding CSR field enum frm/frm/rne
Adding CSR field enum frm/frm/rtz
Adding CSR field enum frm/frm/rup
Adding CSR field enum mstatus/vs/_initial
Adding CSR field enum mstatus/vs/_initial
Adding CSR field enum mstatus/vs/clean
Adding CSR field enum mstatus/vs/clean
Adding CSR field enum mstatus/vs/dirty
Adding CSR field enum mstatus/vs/dirty
Adding CSR field enum mstatus/vs/off
Adding CSR field enum mstatus/vs/off
Adding CSR field enum sstatus/fs/_initial
Adding CSR field enum sstatus/fs/clean
Adding CSR field enum sstatus/fs/dirty
Adding CSR field enum sstatus/fs/off
Adding CSR field enum sstatus/mxr/one
Adding CSR field enum sstatus/mxr/zero
Adding CSR field enum sstatus/sd/one
Adding CSR field enum sstatus/sd/zero
Adding CSR field enum sstatus/sie/one
Adding CSR field enum sstatus/sie/zero
Adding CSR field enum sstatus/spie/one
Adding CSR field enum sstatus/spie/zero
Adding CSR field enum sstatus/spp/one
Adding CSR field enum sstatus/spp/zero
Adding CSR field enum sstatus/sum/one
Adding CSR field enum sstatus/sum/zero
Adding CSR field enum sstatus/ube/one
Adding CSR field enum sstatus/ube/zero
Adding CSR field enum sstatus/vs/_initial
Adding CSR field enum sstatus/vs/_initial
Adding CSR field enum sstatus/vs/clean
Adding CSR field enum sstatus/vs/clean
Adding CSR field enum sstatus/vs/dirty
Adding CSR field enum sstatus/vs/dirty
Adding CSR field enum sstatus/vs/off
Adding CSR field enum sstatus/vs/off
Adding CSR field enum sstatus/xs/nonedcso
Adding CSR field enum sstatus/xs/nonedsc
Adding CSR field enum sstatus/xs/off
Adding CSR field enum sstatus/xs/somed
Adding CSR field enum vtype/vill/one
Adding CSR field enum vtype/vill/zero
Adding CSR field enum vtype/vlmul/1-32
Adding CSR field enum vtype/vlmul/1/2-32
Adding CSR field enum vtype/vlmul/1/4-32
Adding CSR field enum vtype/vlmul/1/8-32
Adding CSR field enum vtype/vlmul/2-16
Adding CSR field enum vtype/vlmul/4-8
Adding CSR field enum vtype/vlmul/8-4
Adding CSR field enum vtype/vma/one
Adding CSR field enum vtype/vma/zero
Adding CSR field enum vtype/vsew/_1024
Adding CSR field enum vtype/vsew/_128
Adding CSR field enum vtype/vsew/_16
Adding CSR field enum vtype/vsew/_256
Adding CSR field enum vtype/vsew/_32
Adding CSR field enum vtype/vsew/_512
Adding CSR field enum vtype/vsew/_64
Adding CSR field enum vtype/vsew/_8
Adding CSR field enum vtype/vta/one
Adding CSR field enum vtype/vta/zero
Adding CSR field enum vxrm/vxrm/rdn
Adding CSR field enum vxrm/vxrm/rne
Adding CSR field enum vxrm/vxrm/rnu
Adding CSR field enum vxrm/vxrm/rod
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a20 bytes 2 0x2a6
Info (ICV_FN) Finishing coverage at 0x80000e90
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VWMACCU-VV-SEW8_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vi
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/137 :   0.73%
Info   Coverage points hit   : 80/12404 :   0.64%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
433b02a6
2b1fa30d
19ced5fd
e01ba179
0466385c
e31ffa64
c737ad3a
e54c8c1e
d68260db
719fdadf
2c63ce32
fbba7ae7
195b689b
f600b02b
34b8267c
3aef5ff4
3db1bc72
16863ab7
3cfb5e35
32440b12
f4e89209
7f9a99d5
2ab4e0bb
2fefd4a1
a4ac918f
c9d06968
549caa9d
34b82028
3aef5ff4
34267ad9
681454c0
67dd3492
c737ad3a
e54c9878
7ca67783
b707e188
8affcf13
adbd8b3b
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
3b12f489
9b4ff98f
4d7a39ac
1c43c16b
a050e1aa
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
78aba2d0
f600ebbf
34b80fd4
53725ff4
34267ad9
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
447c0d08
661e7ad9
6da51ed0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
8fe5d752
c54d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
e2536964
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
e0bc9308
d460d584
8042f3ed
fe5092db
8af963cd
ea6e0e02
1b21bc34
90a2f768
ecdfb523
d6005402
679d5f1e
2b8afeba
c64e55f6
5d463afa
1ab40397
347d9245
5b089d9a
3874f8a5
b222c1a2
b7f48dd1
b3b8ea7b
af1a7f48
b32ab4bc
18d53d1f
7ca8fb1a
4336ed8c
484605f6
b5ae0ad5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
5016ee8b
64f0c87c
0038908a
eb0a5a08
50c71793
459d173a
51f73c4c
781b34d6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
f9cb4c52
03d5081b
3c26fb1a
77b7ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
132ef04a
488b8cc0
9e0dfced
fd9abafb
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
0143848f
c0bdcd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
40cc978e
97caa39d
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
f6326876
73b3e156
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
ea35fe19
527e81e3
0cc914a8
c6915b6c
6be11aa8
0c092532
d5147b52
9fcbe57f
15fb674b
97056592
a728da65
4e7f989a
5624b8d0
ea350147
527e81e3
de8710dd
0be7b8e8
55335d71
31f1ec92
a728da61
baf712cf
e99d7dfc
a8cc7596
8f26b043
bc18aa97
a8fbba3e
4658234e
e335a728
a28c3ba3
0be7949e
c47c5d71
24e0658c
47c6f638
c3a22eae
e92f8ff9
97056592
e81fd24a
dec881e9
445da8cc
73a4ff04
527e81e3
cbe615c9
0be793b3
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
92528de3
965aadb8
41621136
7cd8929f
ce91ca89
0be793b3
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
f92e81e3
b811241e
8be593b3
0f705d71
24e0658c
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
cdacf7f8
2a1337cb
7d2d453b
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
c3a22eae
4ed815a6
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
dbee5e94
982bc336
8f12a1fd
d7a568f0
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
dbee5e94
982bc336
65e3c70c
b64b71f6
86604880
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
dbee5e94
982bc336
65e3c70c
b64b71f6
86604880
700a8d4e
63b91dcd
04b11e73
f1d1050c
8b7eaabd
360b3498
af1e2177
7e223fd1
483195a8
9ceb1e65
7db2d5fd
b6db7cbf
961c563f
72809696
aed55ab7
118b9b53
0dcd36be
dd41647d
0d56f3a2
51056d3a
15b123d8
dbee5e94
982bd0f5
65e3d054
0167aee0
933ac560
700a5f6a
63b93d05
04b11e73
355e672a
95a74545
8b4ecba8
cd1b37e5
4f031546
918f472f
a5054016
3e529928
fde5912e
0868707a
079f8fd6
9fb143ee
5c8829fb
7d2ca723
95a74545
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
311c98a1
1151057d
de375408
b7d8cfcf
63b91dcd
63f53a93
5d0664a2
95a74545
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
311c98a1
1151057d
995ccbf8
31a201a7
dc447722
14aa5ce9
60ae6bdc
990da15c
8cda4b91
cd1b37e5
4f031546
918f472f
ac98e804
311c98a1
1151057d
995ccbf8
31a201a7
dc447722
7cbaceb7
0d2e0a7a
022f6618
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 922
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.07 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.12 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:09:59 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:09:59 2023

