/*
 * Copyright (c) 2017, 2018, The MCUSim Contributors
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of the MCUSim or its parts nor the
 *       names of its contributors may be used to endorse or promote products
 *       derived from this software without specific prior written permission.
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDER OR CONTRIBUTORS
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 * This header contains a model-independent function to initialize AVR models.
 */
#ifndef MSIM_AVR_MCUINIT_H_
#define MSIM_AVR_MCUINIT_H_ 1

static inline int
mcu_init(const struct MSIM_AVR *orig, struct MSIM_AVR *mcu,
         struct MSIM_InitArgs *args)
{
	uint32_t i;
	uint32_t pmsz, pm_size;
	uint32_t dmsz, dm_size;
#ifdef AVR_INIT_IOREGS
	struct MSIM_AVR_IOReg ioregs[] = AVR_INIT_IOREGS;
	uint32_t ioregs_num = sizeof ioregs/sizeof ioregs[0];
#endif

	if (mcu == NULL) {
		MSIM_LOG_FATAL("MCU instance should not be null");
		return 255;
	}

	(*mcu) = (*orig);
	pm_size = args->pmsz;
	dm_size = args->dmsz;

	if (SPMCSR > 0) {
		mcu->spmcsr = &mcu->dm[SPMCSR];
	} else if (SPMCR > 0) {
		mcu->spmcsr = &mcu->dm[SPMCR];
	} else {
		mcu->spmcsr = NULL;
	}

	/* Program memory */
	pmsz = mcu->flashend - mcu->flashstart + 1;
	if (pm_size < pmsz) {
		snprintf(mcu->log, sizeof mcu->log, "program memory is "
		         "limited by %" PRIu32 " bytes, %" PRIu32 " bytes is "
		         "not enough", pmsz, pm_size);
		MSIM_LOG_FATAL(mcu->log);
		return 255;
	}
	mcu->pm_size = pm_size;

	/* Data memory */
	dmsz = mcu->regs_num + mcu->ioregs_num + mcu->ramsize;
	if (dm_size < dmsz) {
		snprintf(mcu->log, sizeof mcu->log, "data memory is limited "
		         "by %" PRIu32 " bytes, %" PRIu32 " bytes is not "
		         "enough", dmsz, dm_size);
		MSIM_LOG_FATAL(mcu->log);
		return 255;
	}
	mcu->dm_size = dm_size;

	mcu->sreg = &mcu->dm[SREG];
	mcu->sph = &mcu->dm[SPH];
	mcu->spl = &mcu->dm[SPL];
	if (EIND > 0) {
		mcu->eind = &mcu->dm[EIND];
	} else {
		mcu->eind = NULL;
	}
	if (RAMPZ > 0) {
		mcu->rampz = &mcu->dm[RAMPZ];
	} else {
		mcu->rampz = NULL;
	}
	if (RAMPY > 0) {
		mcu->rampy = &mcu->dm[RAMPY];
	} else {
		mcu->rampy = NULL;
	}
	if (RAMPX > 0) {
		mcu->rampx = &mcu->dm[RAMPX];
	} else {
		mcu->rampx = NULL;
	}
	if (RAMPD > 0) {
		mcu->rampd = &mcu->dm[RAMPD];
	} else {
		mcu->rampd = NULL;
	}

	/* Init descriptors of the I/O registers */
	for (i = 0; i < MSIM_AVR_DMSZ; i++) {
		mcu->ioregs[i].off = -1;
	}
	/* Init registers to be included into VCD dump */
	for (i = 0; i < MSIM_AVR_VCD_REGS; i++) {
		mcu->vcd.regs[i].i = -1;
		mcu->vcd.regs[i].reg_lowi = -1;
	}

#ifdef AVR_INIT_IOREGS
	/* Fill descriptors of the available I/O registers */
	for (i = 0; i < ioregs_num; i++) {
		if ((ioregs[i].off > 0) && (ioregs[i].off < MSIM_AVR_DMSZ)) {
			mcu->ioregs[ioregs[i].off] = ioregs[i];
			mcu->ioregs[ioregs[i].off].addr =
			        &mcu->dm[ioregs[i].off];
			/* Write reset/default value of the register */
			mcu->dm[ioregs[i].off] = ioregs[i].reset;
		}
	}
#endif

	return 0;
}

#endif /* MSIM_AVR_MCUINIT_H_ */
