
Testeo_velocidad.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069d8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08006ae8  08006ae8  00016ae8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006efc  08006efc  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  08006efc  08006efc  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006efc  08006efc  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006efc  08006efc  00016efc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006f00  08006f00  00016f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08006f04  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000138  200001f8  080070f8  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000330  080070f8  00020330  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c595  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cb4  00000000  00000000  0002c7b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c38  00000000  00000000  0002e468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bb8  00000000  00000000  0002f0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018777  00000000  00000000  0002fc58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bf51  00000000  00000000  000483cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bbc0  00000000  00000000  00054320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dfee0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004534  00000000  00000000  000dff34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	08006ad0 	.word	0x08006ad0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	08006ad0 	.word	0x08006ad0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <Variar_CCR>:
char *prt;




void Variar_CCR(){
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0

	htim1.Instance->CCR1 += 200;
 8000fe8:	4b0a      	ldr	r3, [pc, #40]	; (8001014 <Variar_CCR+0x30>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fee:	4b09      	ldr	r3, [pc, #36]	; (8001014 <Variar_CCR+0x30>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	32c8      	adds	r2, #200	; 0xc8
 8000ff4:	635a      	str	r2, [r3, #52]	; 0x34
	if(htim1.Instance->CCR1==10000){
 8000ff6:	4b07      	ldr	r3, [pc, #28]	; (8001014 <Variar_CCR+0x30>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ffc:	f242 7210 	movw	r2, #10000	; 0x2710
 8001000:	4293      	cmp	r3, r2
 8001002:	d103      	bne.n	800100c <Variar_CCR+0x28>
		htim1.Instance->CCR1 = 0;
 8001004:	4b03      	ldr	r3, [pc, #12]	; (8001014 <Variar_CCR+0x30>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2200      	movs	r2, #0
 800100a:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 800100c:	bf00      	nop
 800100e:	46bd      	mov	sp, r7
 8001010:	bc80      	pop	{r7}
 8001012:	4770      	bx	lr
 8001014:	20000288 	.word	0x20000288

08001018 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback (uint16_t GPIO_Pin){
 8001018:	b5b0      	push	{r4, r5, r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == D01_Encoder_Pin){
 8001022:	88fb      	ldrh	r3, [r7, #6]
 8001024:	2b40      	cmp	r3, #64	; 0x40
 8001026:	f040 8115 	bne.w	8001254 <HAL_GPIO_EXTI_Callback+0x23c>

		uint32_t ticksAux = 0;
 800102a:	2300      	movs	r3, #0
 800102c:	60fb      	str	r3, [r7, #12]
		ticksAux = ticksPrev;
 800102e:	4b90      	ldr	r3, [pc, #576]	; (8001270 <HAL_GPIO_EXTI_Callback+0x258>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	60fb      	str	r3, [r7, #12]
		ticksPrev = ticksNow;
 8001034:	4b8f      	ldr	r3, [pc, #572]	; (8001274 <HAL_GPIO_EXTI_Callback+0x25c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a8d      	ldr	r2, [pc, #564]	; (8001270 <HAL_GPIO_EXTI_Callback+0x258>)
 800103a:	6013      	str	r3, [r2, #0]
		ticksNow = __HAL_TIM_GetCounter(&htim2);
 800103c:	4b8e      	ldr	r3, [pc, #568]	; (8001278 <HAL_GPIO_EXTI_Callback+0x260>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001042:	4a8c      	ldr	r2, [pc, #560]	; (8001274 <HAL_GPIO_EXTI_Callback+0x25c>)
 8001044:	6013      	str	r3, [r2, #0]

		if (overflow == 0){
 8001046:	4b8d      	ldr	r3, [pc, #564]	; (800127c <HAL_GPIO_EXTI_Callback+0x264>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d177      	bne.n	800113e <HAL_GPIO_EXTI_Callback+0x126>
			// Todo cool, calculo normal
			deltaTicks = (uint64_t)(ticksNow - ticksPrev);
 800104e:	4b89      	ldr	r3, [pc, #548]	; (8001274 <HAL_GPIO_EXTI_Callback+0x25c>)
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	4b87      	ldr	r3, [pc, #540]	; (8001270 <HAL_GPIO_EXTI_Callback+0x258>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	461a      	mov	r2, r3
 800105a:	f04f 0300 	mov.w	r3, #0
 800105e:	4988      	ldr	r1, [pc, #544]	; (8001280 <HAL_GPIO_EXTI_Callback+0x268>)
 8001060:	e9c1 2300 	strd	r2, r3, [r1]
			if (deltaTicks > tickFilter){
 8001064:	4b86      	ldr	r3, [pc, #536]	; (8001280 <HAL_GPIO_EXTI_Callback+0x268>)
 8001066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800106a:	4986      	ldr	r1, [pc, #536]	; (8001284 <HAL_GPIO_EXTI_Callback+0x26c>)
 800106c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001070:	4299      	cmp	r1, r3
 8001072:	bf08      	it	eq
 8001074:	4290      	cmpeq	r0, r2
 8001076:	d25a      	bcs.n	800112e <HAL_GPIO_EXTI_Callback+0x116>
				velocidad = ((1/(float)ranuras)/((float)deltaTicks/(float)fsTmr2));
 8001078:	4b83      	ldr	r3, [pc, #524]	; (8001288 <HAL_GPIO_EXTI_Callback+0x270>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff fe09 	bl	8000c94 <__aeabi_ui2f>
 8001082:	4603      	mov	r3, r0
 8001084:	4619      	mov	r1, r3
 8001086:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800108a:	f7ff ff0f 	bl	8000eac <__aeabi_fdiv>
 800108e:	4603      	mov	r3, r0
 8001090:	461d      	mov	r5, r3
 8001092:	4b7b      	ldr	r3, [pc, #492]	; (8001280 <HAL_GPIO_EXTI_Callback+0x268>)
 8001094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001098:	4610      	mov	r0, r2
 800109a:	4619      	mov	r1, r3
 800109c:	f7ff fe0c 	bl	8000cb8 <__aeabi_ul2f>
 80010a0:	4604      	mov	r4, r0
 80010a2:	4b7a      	ldr	r3, [pc, #488]	; (800128c <HAL_GPIO_EXTI_Callback+0x274>)
 80010a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a8:	4610      	mov	r0, r2
 80010aa:	4619      	mov	r1, r3
 80010ac:	f7ff fe04 	bl	8000cb8 <__aeabi_ul2f>
 80010b0:	4603      	mov	r3, r0
 80010b2:	4619      	mov	r1, r3
 80010b4:	4620      	mov	r0, r4
 80010b6:	f7ff fef9 	bl	8000eac <__aeabi_fdiv>
 80010ba:	4603      	mov	r3, r0
 80010bc:	4619      	mov	r1, r3
 80010be:	4628      	mov	r0, r5
 80010c0:	f7ff fef4 	bl	8000eac <__aeabi_fdiv>
 80010c4:	4603      	mov	r3, r0
 80010c6:	461a      	mov	r2, r3
 80010c8:	4b71      	ldr	r3, [pc, #452]	; (8001290 <HAL_GPIO_EXTI_Callback+0x278>)
 80010ca:	601a      	str	r2, [r3, #0]

				//Filtro IIR
				velocidad_prima2 = velocidad_prima1;
 80010cc:	4b71      	ldr	r3, [pc, #452]	; (8001294 <HAL_GPIO_EXTI_Callback+0x27c>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a71      	ldr	r2, [pc, #452]	; (8001298 <HAL_GPIO_EXTI_Callback+0x280>)
 80010d2:	6013      	str	r3, [r2, #0]
				velocidad_prima1 = 0.9*velocidad_prima2 + 0.1*velocidad;
 80010d4:	4b70      	ldr	r3, [pc, #448]	; (8001298 <HAL_GPIO_EXTI_Callback+0x280>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff f9a5 	bl	8000428 <__aeabi_f2d>
 80010de:	a360      	add	r3, pc, #384	; (adr r3, 8001260 <HAL_GPIO_EXTI_Callback+0x248>)
 80010e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e4:	f7ff f9f8 	bl	80004d8 <__aeabi_dmul>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4614      	mov	r4, r2
 80010ee:	461d      	mov	r5, r3
 80010f0:	4b67      	ldr	r3, [pc, #412]	; (8001290 <HAL_GPIO_EXTI_Callback+0x278>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff f997 	bl	8000428 <__aeabi_f2d>
 80010fa:	a35b      	add	r3, pc, #364	; (adr r3, 8001268 <HAL_GPIO_EXTI_Callback+0x250>)
 80010fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001100:	f7ff f9ea 	bl	80004d8 <__aeabi_dmul>
 8001104:	4602      	mov	r2, r0
 8001106:	460b      	mov	r3, r1
 8001108:	4620      	mov	r0, r4
 800110a:	4629      	mov	r1, r5
 800110c:	f7ff f82e 	bl	800016c <__adddf3>
 8001110:	4602      	mov	r2, r0
 8001112:	460b      	mov	r3, r1
 8001114:	4610      	mov	r0, r2
 8001116:	4619      	mov	r1, r3
 8001118:	f7ff fcb6 	bl	8000a88 <__aeabi_d2f>
 800111c:	4603      	mov	r3, r0
 800111e:	4a5d      	ldr	r2, [pc, #372]	; (8001294 <HAL_GPIO_EXTI_Callback+0x27c>)
 8001120:	6013      	str	r3, [r2, #0]
				HAL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
 8001122:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001126:	485d      	ldr	r0, [pc, #372]	; (800129c <HAL_GPIO_EXTI_Callback+0x284>)
 8001128:	f001 f84c 	bl	80021c4 <HAL_GPIO_TogglePin>
				ticksPrev = ticksAux;
			}
		}
	}

}
 800112c:	e092      	b.n	8001254 <HAL_GPIO_EXTI_Callback+0x23c>
				ticksNow = ticksPrev;
 800112e:	4b50      	ldr	r3, [pc, #320]	; (8001270 <HAL_GPIO_EXTI_Callback+0x258>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a50      	ldr	r2, [pc, #320]	; (8001274 <HAL_GPIO_EXTI_Callback+0x25c>)
 8001134:	6013      	str	r3, [r2, #0]
				ticksPrev = ticksAux;
 8001136:	4a4e      	ldr	r2, [pc, #312]	; (8001270 <HAL_GPIO_EXTI_Callback+0x258>)
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	6013      	str	r3, [r2, #0]
}
 800113c:	e08a      	b.n	8001254 <HAL_GPIO_EXTI_Callback+0x23c>
			deltaTicks = (uint64_t)(ticksNow + overflow * cantTicksTmr2)- ticksPrev;
 800113e:	4b4f      	ldr	r3, [pc, #316]	; (800127c <HAL_GPIO_EXTI_Callback+0x264>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4a57      	ldr	r2, [pc, #348]	; (80012a0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001144:	6812      	ldr	r2, [r2, #0]
 8001146:	fb02 f203 	mul.w	r2, r2, r3
 800114a:	4b4a      	ldr	r3, [pc, #296]	; (8001274 <HAL_GPIO_EXTI_Callback+0x25c>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4413      	add	r3, r2
 8001150:	4618      	mov	r0, r3
 8001152:	f04f 0100 	mov.w	r1, #0
 8001156:	4b46      	ldr	r3, [pc, #280]	; (8001270 <HAL_GPIO_EXTI_Callback+0x258>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	461a      	mov	r2, r3
 800115c:	f04f 0300 	mov.w	r3, #0
 8001160:	1a84      	subs	r4, r0, r2
 8001162:	eb61 0503 	sbc.w	r5, r1, r3
 8001166:	4b46      	ldr	r3, [pc, #280]	; (8001280 <HAL_GPIO_EXTI_Callback+0x268>)
 8001168:	e9c3 4500 	strd	r4, r5, [r3]
			if (deltaTicks > tickFilter){
 800116c:	4b44      	ldr	r3, [pc, #272]	; (8001280 <HAL_GPIO_EXTI_Callback+0x268>)
 800116e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001172:	4944      	ldr	r1, [pc, #272]	; (8001284 <HAL_GPIO_EXTI_Callback+0x26c>)
 8001174:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001178:	4299      	cmp	r1, r3
 800117a:	bf08      	it	eq
 800117c:	4290      	cmpeq	r0, r2
 800117e:	d25d      	bcs.n	800123c <HAL_GPIO_EXTI_Callback+0x224>
				velocidad = ((1/(float)ranuras)/((float)deltaTicks/(float)fsTmr2));
 8001180:	4b41      	ldr	r3, [pc, #260]	; (8001288 <HAL_GPIO_EXTI_Callback+0x270>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff fd85 	bl	8000c94 <__aeabi_ui2f>
 800118a:	4603      	mov	r3, r0
 800118c:	4619      	mov	r1, r3
 800118e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001192:	f7ff fe8b 	bl	8000eac <__aeabi_fdiv>
 8001196:	4603      	mov	r3, r0
 8001198:	461d      	mov	r5, r3
 800119a:	4b39      	ldr	r3, [pc, #228]	; (8001280 <HAL_GPIO_EXTI_Callback+0x268>)
 800119c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a0:	4610      	mov	r0, r2
 80011a2:	4619      	mov	r1, r3
 80011a4:	f7ff fd88 	bl	8000cb8 <__aeabi_ul2f>
 80011a8:	4604      	mov	r4, r0
 80011aa:	4b38      	ldr	r3, [pc, #224]	; (800128c <HAL_GPIO_EXTI_Callback+0x274>)
 80011ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b0:	4610      	mov	r0, r2
 80011b2:	4619      	mov	r1, r3
 80011b4:	f7ff fd80 	bl	8000cb8 <__aeabi_ul2f>
 80011b8:	4603      	mov	r3, r0
 80011ba:	4619      	mov	r1, r3
 80011bc:	4620      	mov	r0, r4
 80011be:	f7ff fe75 	bl	8000eac <__aeabi_fdiv>
 80011c2:	4603      	mov	r3, r0
 80011c4:	4619      	mov	r1, r3
 80011c6:	4628      	mov	r0, r5
 80011c8:	f7ff fe70 	bl	8000eac <__aeabi_fdiv>
 80011cc:	4603      	mov	r3, r0
 80011ce:	461a      	mov	r2, r3
 80011d0:	4b2f      	ldr	r3, [pc, #188]	; (8001290 <HAL_GPIO_EXTI_Callback+0x278>)
 80011d2:	601a      	str	r2, [r3, #0]
				velocidad_prima2 = velocidad_prima1;
 80011d4:	4b2f      	ldr	r3, [pc, #188]	; (8001294 <HAL_GPIO_EXTI_Callback+0x27c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a2f      	ldr	r2, [pc, #188]	; (8001298 <HAL_GPIO_EXTI_Callback+0x280>)
 80011da:	6013      	str	r3, [r2, #0]
				velocidad_prima1 = 0.9*velocidad_prima2 + 0.1*velocidad;
 80011dc:	4b2e      	ldr	r3, [pc, #184]	; (8001298 <HAL_GPIO_EXTI_Callback+0x280>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff f921 	bl	8000428 <__aeabi_f2d>
 80011e6:	a31e      	add	r3, pc, #120	; (adr r3, 8001260 <HAL_GPIO_EXTI_Callback+0x248>)
 80011e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ec:	f7ff f974 	bl	80004d8 <__aeabi_dmul>
 80011f0:	4602      	mov	r2, r0
 80011f2:	460b      	mov	r3, r1
 80011f4:	4614      	mov	r4, r2
 80011f6:	461d      	mov	r5, r3
 80011f8:	4b25      	ldr	r3, [pc, #148]	; (8001290 <HAL_GPIO_EXTI_Callback+0x278>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff f913 	bl	8000428 <__aeabi_f2d>
 8001202:	a319      	add	r3, pc, #100	; (adr r3, 8001268 <HAL_GPIO_EXTI_Callback+0x250>)
 8001204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001208:	f7ff f966 	bl	80004d8 <__aeabi_dmul>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	4620      	mov	r0, r4
 8001212:	4629      	mov	r1, r5
 8001214:	f7fe ffaa 	bl	800016c <__adddf3>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	4610      	mov	r0, r2
 800121e:	4619      	mov	r1, r3
 8001220:	f7ff fc32 	bl	8000a88 <__aeabi_d2f>
 8001224:	4603      	mov	r3, r0
 8001226:	4a1b      	ldr	r2, [pc, #108]	; (8001294 <HAL_GPIO_EXTI_Callback+0x27c>)
 8001228:	6013      	str	r3, [r2, #0]
				HAL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
 800122a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800122e:	481b      	ldr	r0, [pc, #108]	; (800129c <HAL_GPIO_EXTI_Callback+0x284>)
 8001230:	f000 ffc8 	bl	80021c4 <HAL_GPIO_TogglePin>
				overflow = 0;
 8001234:	4b11      	ldr	r3, [pc, #68]	; (800127c <HAL_GPIO_EXTI_Callback+0x264>)
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
}
 800123a:	e00b      	b.n	8001254 <HAL_GPIO_EXTI_Callback+0x23c>
				HAL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
 800123c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001240:	4816      	ldr	r0, [pc, #88]	; (800129c <HAL_GPIO_EXTI_Callback+0x284>)
 8001242:	f000 ffbf 	bl	80021c4 <HAL_GPIO_TogglePin>
				ticksNow = ticksPrev;
 8001246:	4b0a      	ldr	r3, [pc, #40]	; (8001270 <HAL_GPIO_EXTI_Callback+0x258>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a0a      	ldr	r2, [pc, #40]	; (8001274 <HAL_GPIO_EXTI_Callback+0x25c>)
 800124c:	6013      	str	r3, [r2, #0]
				ticksPrev = ticksAux;
 800124e:	4a08      	ldr	r2, [pc, #32]	; (8001270 <HAL_GPIO_EXTI_Callback+0x258>)
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	6013      	str	r3, [r2, #0]
}
 8001254:	bf00      	nop
 8001256:	3710      	adds	r7, #16
 8001258:	46bd      	mov	sp, r7
 800125a:	bdb0      	pop	{r4, r5, r7, pc}
 800125c:	f3af 8000 	nop.w
 8001260:	cccccccd 	.word	0xcccccccd
 8001264:	3feccccc 	.word	0x3feccccc
 8001268:	9999999a 	.word	0x9999999a
 800126c:	3fb99999 	.word	0x3fb99999
 8001270:	20000218 	.word	0x20000218
 8001274:	2000021c 	.word	0x2000021c
 8001278:	200002d4 	.word	0x200002d4
 800127c:	20000220 	.word	0x20000220
 8001280:	20000228 	.word	0x20000228
 8001284:	20000010 	.word	0x20000010
 8001288:	20000000 	.word	0x20000000
 800128c:	20000008 	.word	0x20000008
 8001290:	20000214 	.word	0x20000214
 8001294:	200002d0 	.word	0x200002d0
 8001298:	20000284 	.word	0x20000284
 800129c:	40011000 	.word	0x40011000
 80012a0:	20000004 	.word	0x20000004

080012a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012a4:	b598      	push	{r3, r4, r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012a8:	f000 fc5c 	bl	8001b64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ac:	f000 f862 	bl	8001374 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012b0:	f000 f9be 	bl	8001630 <MX_GPIO_Init>
  MX_TIM2_Init();
 80012b4:	f000 f944 	bl	8001540 <MX_TIM2_Init>
  MX_TIM1_Init();
 80012b8:	f000 f8a2 	bl	8001400 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 80012bc:	f000 f98e 	bl	80015dc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80012c0:	4823      	ldr	r0, [pc, #140]	; (8001350 <main+0xac>)
 80012c2:	f001 fc1b 	bl	8002afc <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80012c6:	2100      	movs	r1, #0
 80012c8:	4822      	ldr	r0, [pc, #136]	; (8001354 <main+0xb0>)
 80012ca:	f001 fcc1 	bl	8002c50 <HAL_TIM_PWM_Start>
	HAL_UART_Transmit(&huart3, (uint8_t*)"V\n", 3*sizeof(char), HAL_MAX_DELAY);
 80012ce:	f04f 33ff 	mov.w	r3, #4294967295
 80012d2:	2203      	movs	r2, #3
 80012d4:	4920      	ldr	r1, [pc, #128]	; (8001358 <main+0xb4>)
 80012d6:	4821      	ldr	r0, [pc, #132]	; (800135c <main+0xb8>)
 80012d8:	f002 fbbc 	bl	8003a54 <HAL_UART_Transmit>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


		prt=malloc(100*sizeof(char));
 80012dc:	2064      	movs	r0, #100	; 0x64
 80012de:	f002 fd4d 	bl	8003d7c <malloc>
 80012e2:	4603      	mov	r3, r0
 80012e4:	461a      	mov	r2, r3
 80012e6:	4b1e      	ldr	r3, [pc, #120]	; (8001360 <main+0xbc>)
 80012e8:	601a      	str	r2, [r3, #0]
		sprintf(prt,"%f\n",velocidad_prima1);
 80012ea:	4b1d      	ldr	r3, [pc, #116]	; (8001360 <main+0xbc>)
 80012ec:	681c      	ldr	r4, [r3, #0]
 80012ee:	4b1d      	ldr	r3, [pc, #116]	; (8001364 <main+0xc0>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff f898 	bl	8000428 <__aeabi_f2d>
 80012f8:	4602      	mov	r2, r0
 80012fa:	460b      	mov	r3, r1
 80012fc:	491a      	ldr	r1, [pc, #104]	; (8001368 <main+0xc4>)
 80012fe:	4620      	mov	r0, r4
 8001300:	f003 fa6a 	bl	80047d8 <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*)prt, strlen(prt), HAL_MAX_DELAY);
 8001304:	4b16      	ldr	r3, [pc, #88]	; (8001360 <main+0xbc>)
 8001306:	681c      	ldr	r4, [r3, #0]
 8001308:	4b15      	ldr	r3, [pc, #84]	; (8001360 <main+0xbc>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4618      	mov	r0, r3
 800130e:	f7fe ff1f 	bl	8000150 <strlen>
 8001312:	4603      	mov	r3, r0
 8001314:	b29a      	uxth	r2, r3
 8001316:	f04f 33ff 	mov.w	r3, #4294967295
 800131a:	4621      	mov	r1, r4
 800131c:	480f      	ldr	r0, [pc, #60]	; (800135c <main+0xb8>)
 800131e:	f002 fb99 	bl	8003a54 <HAL_UART_Transmit>
		free(prt);
 8001322:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <main+0xbc>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4618      	mov	r0, r3
 8001328:	f002 fd30 	bl	8003d8c <free>
		if(overflow >=1){
 800132c:	4b0f      	ldr	r3, [pc, #60]	; (800136c <main+0xc8>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d007      	beq.n	8001344 <main+0xa0>
			velocidad = 0;
 8001334:	4b0e      	ldr	r3, [pc, #56]	; (8001370 <main+0xcc>)
 8001336:	f04f 0200 	mov.w	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
			velocidad_prima1 = 0;
 800133c:	4b09      	ldr	r3, [pc, #36]	; (8001364 <main+0xc0>)
 800133e:	f04f 0200 	mov.w	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
		}
		Variar_CCR();
 8001344:	f7ff fe4e 	bl	8000fe4 <Variar_CCR>

		HAL_Delay(50);
 8001348:	2032      	movs	r0, #50	; 0x32
 800134a:	f000 fc6d 	bl	8001c28 <HAL_Delay>
		prt=malloc(100*sizeof(char));
 800134e:	e7c5      	b.n	80012dc <main+0x38>
 8001350:	200002d4 	.word	0x200002d4
 8001354:	20000288 	.word	0x20000288
 8001358:	08006ae8 	.word	0x08006ae8
 800135c:	20000240 	.word	0x20000240
 8001360:	2000023c 	.word	0x2000023c
 8001364:	200002d0 	.word	0x200002d0
 8001368:	08006aec 	.word	0x08006aec
 800136c:	20000220 	.word	0x20000220
 8001370:	20000214 	.word	0x20000214

08001374 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b090      	sub	sp, #64	; 0x40
 8001378:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800137a:	f107 0318 	add.w	r3, r7, #24
 800137e:	2228      	movs	r2, #40	; 0x28
 8001380:	2100      	movs	r1, #0
 8001382:	4618      	mov	r0, r3
 8001384:	f002 fd0a 	bl	8003d9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001388:	1d3b      	adds	r3, r7, #4
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	605a      	str	r2, [r3, #4]
 8001390:	609a      	str	r2, [r3, #8]
 8001392:	60da      	str	r2, [r3, #12]
 8001394:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001396:	2301      	movs	r3, #1
 8001398:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800139a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800139e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013a0:	2300      	movs	r3, #0
 80013a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013a4:	2301      	movs	r3, #1
 80013a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013a8:	2302      	movs	r3, #2
 80013aa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013b2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80013b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013b8:	f107 0318 	add.w	r3, r7, #24
 80013bc:	4618      	mov	r0, r3
 80013be:	f000 ff33 	bl	8002228 <HAL_RCC_OscConfig>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80013c8:	f000 f9b8 	bl	800173c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013cc:	230f      	movs	r3, #15
 80013ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013d0:	2302      	movs	r3, #2
 80013d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013d4:	2300      	movs	r3, #0
 80013d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013de:	2300      	movs	r3, #0
 80013e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	2102      	movs	r1, #2
 80013e6:	4618      	mov	r0, r3
 80013e8:	f001 f99e 	bl	8002728 <HAL_RCC_ClockConfig>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80013f2:	f000 f9a3 	bl	800173c <Error_Handler>
  }
}
 80013f6:	bf00      	nop
 80013f8:	3740      	adds	r7, #64	; 0x40
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b096      	sub	sp, #88	; 0x58
 8001404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001406:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	605a      	str	r2, [r3, #4]
 8001410:	609a      	str	r2, [r3, #8]
 8001412:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001414:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800141e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	609a      	str	r2, [r3, #8]
 800142a:	60da      	str	r2, [r3, #12]
 800142c:	611a      	str	r2, [r3, #16]
 800142e:	615a      	str	r2, [r3, #20]
 8001430:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001432:	1d3b      	adds	r3, r7, #4
 8001434:	2220      	movs	r2, #32
 8001436:	2100      	movs	r1, #0
 8001438:	4618      	mov	r0, r3
 800143a:	f002 fcaf 	bl	8003d9c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800143e:	4b3e      	ldr	r3, [pc, #248]	; (8001538 <MX_TIM1_Init+0x138>)
 8001440:	4a3e      	ldr	r2, [pc, #248]	; (800153c <MX_TIM1_Init+0x13c>)
 8001442:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001444:	4b3c      	ldr	r3, [pc, #240]	; (8001538 <MX_TIM1_Init+0x138>)
 8001446:	2247      	movs	r2, #71	; 0x47
 8001448:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800144a:	4b3b      	ldr	r3, [pc, #236]	; (8001538 <MX_TIM1_Init+0x138>)
 800144c:	2200      	movs	r2, #0
 800144e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8001450:	4b39      	ldr	r3, [pc, #228]	; (8001538 <MX_TIM1_Init+0x138>)
 8001452:	f242 720f 	movw	r2, #9999	; 0x270f
 8001456:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001458:	4b37      	ldr	r3, [pc, #220]	; (8001538 <MX_TIM1_Init+0x138>)
 800145a:	2200      	movs	r2, #0
 800145c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800145e:	4b36      	ldr	r3, [pc, #216]	; (8001538 <MX_TIM1_Init+0x138>)
 8001460:	2200      	movs	r2, #0
 8001462:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001464:	4b34      	ldr	r3, [pc, #208]	; (8001538 <MX_TIM1_Init+0x138>)
 8001466:	2280      	movs	r2, #128	; 0x80
 8001468:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800146a:	4833      	ldr	r0, [pc, #204]	; (8001538 <MX_TIM1_Init+0x138>)
 800146c:	f001 faf6 	bl	8002a5c <HAL_TIM_Base_Init>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001476:	f000 f961 	bl	800173c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800147a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800147e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001480:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001484:	4619      	mov	r1, r3
 8001486:	482c      	ldr	r0, [pc, #176]	; (8001538 <MX_TIM1_Init+0x138>)
 8001488:	f001 fe4a 	bl	8003120 <HAL_TIM_ConfigClockSource>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001492:	f000 f953 	bl	800173c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001496:	4828      	ldr	r0, [pc, #160]	; (8001538 <MX_TIM1_Init+0x138>)
 8001498:	f001 fb82 	bl	8002ba0 <HAL_TIM_PWM_Init>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80014a2:	f000 f94b 	bl	800173c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a6:	2300      	movs	r3, #0
 80014a8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014aa:	2300      	movs	r3, #0
 80014ac:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80014b2:	4619      	mov	r1, r3
 80014b4:	4820      	ldr	r0, [pc, #128]	; (8001538 <MX_TIM1_Init+0x138>)
 80014b6:	f002 f9bf 	bl	8003838 <HAL_TIMEx_MasterConfigSynchronization>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80014c0:	f000 f93c 	bl	800173c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014c4:	2360      	movs	r3, #96	; 0x60
 80014c6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80014c8:	2300      	movs	r3, #0
 80014ca:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014cc:	2300      	movs	r3, #0
 80014ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014d0:	2300      	movs	r3, #0
 80014d2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014d4:	2300      	movs	r3, #0
 80014d6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014d8:	2300      	movs	r3, #0
 80014da:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014dc:	2300      	movs	r3, #0
 80014de:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014e4:	2200      	movs	r2, #0
 80014e6:	4619      	mov	r1, r3
 80014e8:	4813      	ldr	r0, [pc, #76]	; (8001538 <MX_TIM1_Init+0x138>)
 80014ea:	f001 fd5b 	bl	8002fa4 <HAL_TIM_PWM_ConfigChannel>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80014f4:	f000 f922 	bl	800173c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014f8:	2300      	movs	r3, #0
 80014fa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014fc:	2300      	movs	r3, #0
 80014fe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001500:	2300      	movs	r3, #0
 8001502:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001504:	2300      	movs	r3, #0
 8001506:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001508:	2300      	movs	r3, #0
 800150a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800150c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001510:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001512:	2300      	movs	r3, #0
 8001514:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001516:	1d3b      	adds	r3, r7, #4
 8001518:	4619      	mov	r1, r3
 800151a:	4807      	ldr	r0, [pc, #28]	; (8001538 <MX_TIM1_Init+0x138>)
 800151c:	f002 f9ea 	bl	80038f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001526:	f000 f909 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800152a:	4803      	ldr	r0, [pc, #12]	; (8001538 <MX_TIM1_Init+0x138>)
 800152c:	f000 f976 	bl	800181c <HAL_TIM_MspPostInit>

}
 8001530:	bf00      	nop
 8001532:	3758      	adds	r7, #88	; 0x58
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000288 	.word	0x20000288
 800153c:	40012c00 	.word	0x40012c00

08001540 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001546:	f107 0308 	add.w	r3, r7, #8
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
 8001552:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001554:	463b      	mov	r3, r7
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800155c:	4b1e      	ldr	r3, [pc, #120]	; (80015d8 <MX_TIM2_Init+0x98>)
 800155e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001562:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1440-1;
 8001564:	4b1c      	ldr	r3, [pc, #112]	; (80015d8 <MX_TIM2_Init+0x98>)
 8001566:	f240 529f 	movw	r2, #1439	; 0x59f
 800156a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800156c:	4b1a      	ldr	r3, [pc, #104]	; (80015d8 <MX_TIM2_Init+0x98>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50000-1;
 8001572:	4b19      	ldr	r3, [pc, #100]	; (80015d8 <MX_TIM2_Init+0x98>)
 8001574:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001578:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800157a:	4b17      	ldr	r3, [pc, #92]	; (80015d8 <MX_TIM2_Init+0x98>)
 800157c:	2200      	movs	r2, #0
 800157e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001580:	4b15      	ldr	r3, [pc, #84]	; (80015d8 <MX_TIM2_Init+0x98>)
 8001582:	2280      	movs	r2, #128	; 0x80
 8001584:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001586:	4814      	ldr	r0, [pc, #80]	; (80015d8 <MX_TIM2_Init+0x98>)
 8001588:	f001 fa68 	bl	8002a5c <HAL_TIM_Base_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001592:	f000 f8d3 	bl	800173c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001596:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800159a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800159c:	f107 0308 	add.w	r3, r7, #8
 80015a0:	4619      	mov	r1, r3
 80015a2:	480d      	ldr	r0, [pc, #52]	; (80015d8 <MX_TIM2_Init+0x98>)
 80015a4:	f001 fdbc 	bl	8003120 <HAL_TIM_ConfigClockSource>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80015ae:	f000 f8c5 	bl	800173c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015b2:	2300      	movs	r3, #0
 80015b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015b6:	2300      	movs	r3, #0
 80015b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015ba:	463b      	mov	r3, r7
 80015bc:	4619      	mov	r1, r3
 80015be:	4806      	ldr	r0, [pc, #24]	; (80015d8 <MX_TIM2_Init+0x98>)
 80015c0:	f002 f93a 	bl	8003838 <HAL_TIMEx_MasterConfigSynchronization>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80015ca:	f000 f8b7 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015ce:	bf00      	nop
 80015d0:	3718      	adds	r7, #24
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	200002d4 	.word	0x200002d4

080015dc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015e0:	4b11      	ldr	r3, [pc, #68]	; (8001628 <MX_USART3_UART_Init+0x4c>)
 80015e2:	4a12      	ldr	r2, [pc, #72]	; (800162c <MX_USART3_UART_Init+0x50>)
 80015e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80015e6:	4b10      	ldr	r3, [pc, #64]	; (8001628 <MX_USART3_UART_Init+0x4c>)
 80015e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80015ee:	4b0e      	ldr	r3, [pc, #56]	; (8001628 <MX_USART3_UART_Init+0x4c>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80015f4:	4b0c      	ldr	r3, [pc, #48]	; (8001628 <MX_USART3_UART_Init+0x4c>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80015fa:	4b0b      	ldr	r3, [pc, #44]	; (8001628 <MX_USART3_UART_Init+0x4c>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001600:	4b09      	ldr	r3, [pc, #36]	; (8001628 <MX_USART3_UART_Init+0x4c>)
 8001602:	220c      	movs	r2, #12
 8001604:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001606:	4b08      	ldr	r3, [pc, #32]	; (8001628 <MX_USART3_UART_Init+0x4c>)
 8001608:	2200      	movs	r2, #0
 800160a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800160c:	4b06      	ldr	r3, [pc, #24]	; (8001628 <MX_USART3_UART_Init+0x4c>)
 800160e:	2200      	movs	r2, #0
 8001610:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001612:	4805      	ldr	r0, [pc, #20]	; (8001628 <MX_USART3_UART_Init+0x4c>)
 8001614:	f002 f9d1 	bl	80039ba <HAL_UART_Init>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800161e:	f000 f88d 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	20000240 	.word	0x20000240
 800162c:	40004800 	.word	0x40004800

08001630 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b088      	sub	sp, #32
 8001634:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001636:	f107 0310 	add.w	r3, r7, #16
 800163a:	2200      	movs	r2, #0
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	605a      	str	r2, [r3, #4]
 8001640:	609a      	str	r2, [r3, #8]
 8001642:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001644:	4b2e      	ldr	r3, [pc, #184]	; (8001700 <MX_GPIO_Init+0xd0>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	4a2d      	ldr	r2, [pc, #180]	; (8001700 <MX_GPIO_Init+0xd0>)
 800164a:	f043 0310 	orr.w	r3, r3, #16
 800164e:	6193      	str	r3, [r2, #24]
 8001650:	4b2b      	ldr	r3, [pc, #172]	; (8001700 <MX_GPIO_Init+0xd0>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	f003 0310 	and.w	r3, r3, #16
 8001658:	60fb      	str	r3, [r7, #12]
 800165a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800165c:	4b28      	ldr	r3, [pc, #160]	; (8001700 <MX_GPIO_Init+0xd0>)
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	4a27      	ldr	r2, [pc, #156]	; (8001700 <MX_GPIO_Init+0xd0>)
 8001662:	f043 0320 	orr.w	r3, r3, #32
 8001666:	6193      	str	r3, [r2, #24]
 8001668:	4b25      	ldr	r3, [pc, #148]	; (8001700 <MX_GPIO_Init+0xd0>)
 800166a:	699b      	ldr	r3, [r3, #24]
 800166c:	f003 0320 	and.w	r3, r3, #32
 8001670:	60bb      	str	r3, [r7, #8]
 8001672:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001674:	4b22      	ldr	r3, [pc, #136]	; (8001700 <MX_GPIO_Init+0xd0>)
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	4a21      	ldr	r2, [pc, #132]	; (8001700 <MX_GPIO_Init+0xd0>)
 800167a:	f043 0308 	orr.w	r3, r3, #8
 800167e:	6193      	str	r3, [r2, #24]
 8001680:	4b1f      	ldr	r3, [pc, #124]	; (8001700 <MX_GPIO_Init+0xd0>)
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	f003 0308 	and.w	r3, r3, #8
 8001688:	607b      	str	r3, [r7, #4]
 800168a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800168c:	4b1c      	ldr	r3, [pc, #112]	; (8001700 <MX_GPIO_Init+0xd0>)
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	4a1b      	ldr	r2, [pc, #108]	; (8001700 <MX_GPIO_Init+0xd0>)
 8001692:	f043 0304 	orr.w	r3, r3, #4
 8001696:	6193      	str	r3, [r2, #24]
 8001698:	4b19      	ldr	r3, [pc, #100]	; (8001700 <MX_GPIO_Init+0xd0>)
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	f003 0304 	and.w	r3, r3, #4
 80016a0:	603b      	str	r3, [r7, #0]
 80016a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
 80016a4:	2200      	movs	r2, #0
 80016a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016aa:	4816      	ldr	r0, [pc, #88]	; (8001704 <MX_GPIO_Init+0xd4>)
 80016ac:	f000 fd72 	bl	8002194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Led_Pin */
  GPIO_InitStruct.Pin = Led_Pin;
 80016b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b6:	2301      	movs	r3, #1
 80016b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016be:	2302      	movs	r3, #2
 80016c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 80016c2:	f107 0310 	add.w	r3, r7, #16
 80016c6:	4619      	mov	r1, r3
 80016c8:	480e      	ldr	r0, [pc, #56]	; (8001704 <MX_GPIO_Init+0xd4>)
 80016ca:	f000 fbdf 	bl	8001e8c <HAL_GPIO_Init>

  /*Configure GPIO pin : D01_Encoder_Pin */
  GPIO_InitStruct.Pin = D01_Encoder_Pin;
 80016ce:	2340      	movs	r3, #64	; 0x40
 80016d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016d2:	4b0d      	ldr	r3, [pc, #52]	; (8001708 <MX_GPIO_Init+0xd8>)
 80016d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(D01_Encoder_GPIO_Port, &GPIO_InitStruct);
 80016da:	f107 0310 	add.w	r3, r7, #16
 80016de:	4619      	mov	r1, r3
 80016e0:	480a      	ldr	r0, [pc, #40]	; (800170c <MX_GPIO_Init+0xdc>)
 80016e2:	f000 fbd3 	bl	8001e8c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80016e6:	2200      	movs	r2, #0
 80016e8:	2100      	movs	r1, #0
 80016ea:	2017      	movs	r0, #23
 80016ec:	f000 fb97 	bl	8001e1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80016f0:	2017      	movs	r0, #23
 80016f2:	f000 fbb0 	bl	8001e56 <HAL_NVIC_EnableIRQ>

}
 80016f6:	bf00      	nop
 80016f8:	3720      	adds	r7, #32
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40021000 	.word	0x40021000
 8001704:	40011000 	.word	0x40011000
 8001708:	10110000 	.word	0x10110000
 800170c:	40010c00 	.word	0x40010c00

08001710 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  /* USER CODE BEGIN Callback 1 */
  if(htim->Instance == TIM2){
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001720:	d104      	bne.n	800172c <HAL_TIM_PeriodElapsedCallback+0x1c>
	 overflow += 1;
 8001722:	4b05      	ldr	r3, [pc, #20]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	3301      	adds	r3, #1
 8001728:	4a03      	ldr	r2, [pc, #12]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800172a:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END Callback 1 */
}
 800172c:	bf00      	nop
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	bc80      	pop	{r7}
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	20000220 	.word	0x20000220

0800173c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001740:	b672      	cpsid	i
}
 8001742:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001744:	e7fe      	b.n	8001744 <Error_Handler+0x8>
	...

08001748 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800174e:	4b15      	ldr	r3, [pc, #84]	; (80017a4 <HAL_MspInit+0x5c>)
 8001750:	699b      	ldr	r3, [r3, #24]
 8001752:	4a14      	ldr	r2, [pc, #80]	; (80017a4 <HAL_MspInit+0x5c>)
 8001754:	f043 0301 	orr.w	r3, r3, #1
 8001758:	6193      	str	r3, [r2, #24]
 800175a:	4b12      	ldr	r3, [pc, #72]	; (80017a4 <HAL_MspInit+0x5c>)
 800175c:	699b      	ldr	r3, [r3, #24]
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	60bb      	str	r3, [r7, #8]
 8001764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001766:	4b0f      	ldr	r3, [pc, #60]	; (80017a4 <HAL_MspInit+0x5c>)
 8001768:	69db      	ldr	r3, [r3, #28]
 800176a:	4a0e      	ldr	r2, [pc, #56]	; (80017a4 <HAL_MspInit+0x5c>)
 800176c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001770:	61d3      	str	r3, [r2, #28]
 8001772:	4b0c      	ldr	r3, [pc, #48]	; (80017a4 <HAL_MspInit+0x5c>)
 8001774:	69db      	ldr	r3, [r3, #28]
 8001776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800177e:	4b0a      	ldr	r3, [pc, #40]	; (80017a8 <HAL_MspInit+0x60>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	4a04      	ldr	r2, [pc, #16]	; (80017a8 <HAL_MspInit+0x60>)
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800179a:	bf00      	nop
 800179c:	3714      	adds	r7, #20
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr
 80017a4:	40021000 	.word	0x40021000
 80017a8:	40010000 	.word	0x40010000

080017ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a16      	ldr	r2, [pc, #88]	; (8001814 <HAL_TIM_Base_MspInit+0x68>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d10c      	bne.n	80017d8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017be:	4b16      	ldr	r3, [pc, #88]	; (8001818 <HAL_TIM_Base_MspInit+0x6c>)
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	4a15      	ldr	r2, [pc, #84]	; (8001818 <HAL_TIM_Base_MspInit+0x6c>)
 80017c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017c8:	6193      	str	r3, [r2, #24]
 80017ca:	4b13      	ldr	r3, [pc, #76]	; (8001818 <HAL_TIM_Base_MspInit+0x6c>)
 80017cc:	699b      	ldr	r3, [r3, #24]
 80017ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017d2:	60fb      	str	r3, [r7, #12]
 80017d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80017d6:	e018      	b.n	800180a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017e0:	d113      	bne.n	800180a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017e2:	4b0d      	ldr	r3, [pc, #52]	; (8001818 <HAL_TIM_Base_MspInit+0x6c>)
 80017e4:	69db      	ldr	r3, [r3, #28]
 80017e6:	4a0c      	ldr	r2, [pc, #48]	; (8001818 <HAL_TIM_Base_MspInit+0x6c>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	61d3      	str	r3, [r2, #28]
 80017ee:	4b0a      	ldr	r3, [pc, #40]	; (8001818 <HAL_TIM_Base_MspInit+0x6c>)
 80017f0:	69db      	ldr	r3, [r3, #28]
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80017fa:	2200      	movs	r2, #0
 80017fc:	2100      	movs	r1, #0
 80017fe:	201c      	movs	r0, #28
 8001800:	f000 fb0d 	bl	8001e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001804:	201c      	movs	r0, #28
 8001806:	f000 fb26 	bl	8001e56 <HAL_NVIC_EnableIRQ>
}
 800180a:	bf00      	nop
 800180c:	3710      	adds	r7, #16
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40012c00 	.word	0x40012c00
 8001818:	40021000 	.word	0x40021000

0800181c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b088      	sub	sp, #32
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001824:	f107 0310 	add.w	r3, r7, #16
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a10      	ldr	r2, [pc, #64]	; (8001878 <HAL_TIM_MspPostInit+0x5c>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d118      	bne.n	800186e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800183c:	4b0f      	ldr	r3, [pc, #60]	; (800187c <HAL_TIM_MspPostInit+0x60>)
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	4a0e      	ldr	r2, [pc, #56]	; (800187c <HAL_TIM_MspPostInit+0x60>)
 8001842:	f043 0304 	orr.w	r3, r3, #4
 8001846:	6193      	str	r3, [r2, #24]
 8001848:	4b0c      	ldr	r3, [pc, #48]	; (800187c <HAL_TIM_MspPostInit+0x60>)
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	60fb      	str	r3, [r7, #12]
 8001852:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001854:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001858:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185a:	2302      	movs	r3, #2
 800185c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185e:	2302      	movs	r3, #2
 8001860:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001862:	f107 0310 	add.w	r3, r7, #16
 8001866:	4619      	mov	r1, r3
 8001868:	4805      	ldr	r0, [pc, #20]	; (8001880 <HAL_TIM_MspPostInit+0x64>)
 800186a:	f000 fb0f 	bl	8001e8c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800186e:	bf00      	nop
 8001870:	3720      	adds	r7, #32
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40012c00 	.word	0x40012c00
 800187c:	40021000 	.word	0x40021000
 8001880:	40010800 	.word	0x40010800

08001884 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b088      	sub	sp, #32
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800188c:	f107 0310 	add.w	r3, r7, #16
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	605a      	str	r2, [r3, #4]
 8001896:	609a      	str	r2, [r3, #8]
 8001898:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a1c      	ldr	r2, [pc, #112]	; (8001910 <HAL_UART_MspInit+0x8c>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d131      	bne.n	8001908 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80018a4:	4b1b      	ldr	r3, [pc, #108]	; (8001914 <HAL_UART_MspInit+0x90>)
 80018a6:	69db      	ldr	r3, [r3, #28]
 80018a8:	4a1a      	ldr	r2, [pc, #104]	; (8001914 <HAL_UART_MspInit+0x90>)
 80018aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018ae:	61d3      	str	r3, [r2, #28]
 80018b0:	4b18      	ldr	r3, [pc, #96]	; (8001914 <HAL_UART_MspInit+0x90>)
 80018b2:	69db      	ldr	r3, [r3, #28]
 80018b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018b8:	60fb      	str	r3, [r7, #12]
 80018ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018bc:	4b15      	ldr	r3, [pc, #84]	; (8001914 <HAL_UART_MspInit+0x90>)
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	4a14      	ldr	r2, [pc, #80]	; (8001914 <HAL_UART_MspInit+0x90>)
 80018c2:	f043 0308 	orr.w	r3, r3, #8
 80018c6:	6193      	str	r3, [r2, #24]
 80018c8:	4b12      	ldr	r3, [pc, #72]	; (8001914 <HAL_UART_MspInit+0x90>)
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	f003 0308 	and.w	r3, r3, #8
 80018d0:	60bb      	str	r3, [r7, #8]
 80018d2:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018da:	2302      	movs	r3, #2
 80018dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018de:	2303      	movs	r3, #3
 80018e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e2:	f107 0310 	add.w	r3, r7, #16
 80018e6:	4619      	mov	r1, r3
 80018e8:	480b      	ldr	r0, [pc, #44]	; (8001918 <HAL_UART_MspInit+0x94>)
 80018ea:	f000 facf 	bl	8001e8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80018ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f4:	2300      	movs	r3, #0
 80018f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f8:	2300      	movs	r3, #0
 80018fa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018fc:	f107 0310 	add.w	r3, r7, #16
 8001900:	4619      	mov	r1, r3
 8001902:	4805      	ldr	r0, [pc, #20]	; (8001918 <HAL_UART_MspInit+0x94>)
 8001904:	f000 fac2 	bl	8001e8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001908:	bf00      	nop
 800190a:	3720      	adds	r7, #32
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	40004800 	.word	0x40004800
 8001914:	40021000 	.word	0x40021000
 8001918:	40010c00 	.word	0x40010c00

0800191c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001920:	e7fe      	b.n	8001920 <NMI_Handler+0x4>

08001922 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001922:	b480      	push	{r7}
 8001924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001926:	e7fe      	b.n	8001926 <HardFault_Handler+0x4>

08001928 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800192c:	e7fe      	b.n	800192c <MemManage_Handler+0x4>

0800192e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800192e:	b480      	push	{r7}
 8001930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001932:	e7fe      	b.n	8001932 <BusFault_Handler+0x4>

08001934 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001938:	e7fe      	b.n	8001938 <UsageFault_Handler+0x4>

0800193a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800193a:	b480      	push	{r7}
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800193e:	bf00      	nop
 8001940:	46bd      	mov	sp, r7
 8001942:	bc80      	pop	{r7}
 8001944:	4770      	bx	lr

08001946 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001946:	b480      	push	{r7}
 8001948:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800194a:	bf00      	nop
 800194c:	46bd      	mov	sp, r7
 800194e:	bc80      	pop	{r7}
 8001950:	4770      	bx	lr

08001952 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001952:	b480      	push	{r7}
 8001954:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001956:	bf00      	nop
 8001958:	46bd      	mov	sp, r7
 800195a:	bc80      	pop	{r7}
 800195c:	4770      	bx	lr

0800195e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800195e:	b580      	push	{r7, lr}
 8001960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001962:	f000 f945 	bl	8001bf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001966:	bf00      	nop
 8001968:	bd80      	pop	{r7, pc}

0800196a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(D01_Encoder_Pin);
 800196e:	2040      	movs	r0, #64	; 0x40
 8001970:	f000 fc42 	bl	80021f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001974:	bf00      	nop
 8001976:	bd80      	pop	{r7, pc}

08001978 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800197c:	4802      	ldr	r0, [pc, #8]	; (8001988 <TIM2_IRQHandler+0x10>)
 800197e:	f001 fa09 	bl	8002d94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	200002d4 	.word	0x200002d4

0800198c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
	return 1;
 8001990:	2301      	movs	r3, #1
}
 8001992:	4618      	mov	r0, r3
 8001994:	46bd      	mov	sp, r7
 8001996:	bc80      	pop	{r7}
 8001998:	4770      	bx	lr

0800199a <_kill>:

int _kill(int pid, int sig)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b082      	sub	sp, #8
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
 80019a2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80019a4:	f002 f9c0 	bl	8003d28 <__errno>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2216      	movs	r2, #22
 80019ac:	601a      	str	r2, [r3, #0]
	return -1;
 80019ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <_exit>:

void _exit (int status)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b082      	sub	sp, #8
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80019c2:	f04f 31ff 	mov.w	r1, #4294967295
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7ff ffe7 	bl	800199a <_kill>
	while (1) {}		/* Make sure we hang here */
 80019cc:	e7fe      	b.n	80019cc <_exit+0x12>

080019ce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b086      	sub	sp, #24
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	60f8      	str	r0, [r7, #12]
 80019d6:	60b9      	str	r1, [r7, #8]
 80019d8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	e00a      	b.n	80019f6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80019e0:	f3af 8000 	nop.w
 80019e4:	4601      	mov	r1, r0
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	1c5a      	adds	r2, r3, #1
 80019ea:	60ba      	str	r2, [r7, #8]
 80019ec:	b2ca      	uxtb	r2, r1
 80019ee:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	3301      	adds	r3, #1
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	dbf0      	blt.n	80019e0 <_read+0x12>
	}

return len;
 80019fe:	687b      	ldr	r3, [r7, #4]
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3718      	adds	r7, #24
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]
 8001a18:	e009      	b.n	8001a2e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	1c5a      	adds	r2, r3, #1
 8001a1e:	60ba      	str	r2, [r7, #8]
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	4618      	mov	r0, r3
 8001a24:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	617b      	str	r3, [r7, #20]
 8001a2e:	697a      	ldr	r2, [r7, #20]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	dbf1      	blt.n	8001a1a <_write+0x12>
	}
	return len;
 8001a36:	687b      	ldr	r3, [r7, #4]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3718      	adds	r7, #24
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <_close>:

int _close(int file)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	return -1;
 8001a48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bc80      	pop	{r7}
 8001a54:	4770      	bx	lr

08001a56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a56:	b480      	push	{r7}
 8001a58:	b083      	sub	sp, #12
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
 8001a5e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a66:	605a      	str	r2, [r3, #4]
	return 0;
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr

08001a74 <_isatty>:

int _isatty(int file)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
	return 1;
 8001a7c:	2301      	movs	r3, #1
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	370c      	adds	r7, #12
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr

08001a88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	60b9      	str	r1, [r7, #8]
 8001a92:	607a      	str	r2, [r7, #4]
	return 0;
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3714      	adds	r7, #20
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr

08001aa0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001aa8:	4a14      	ldr	r2, [pc, #80]	; (8001afc <_sbrk+0x5c>)
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <_sbrk+0x60>)
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ab4:	4b13      	ldr	r3, [pc, #76]	; (8001b04 <_sbrk+0x64>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d102      	bne.n	8001ac2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001abc:	4b11      	ldr	r3, [pc, #68]	; (8001b04 <_sbrk+0x64>)
 8001abe:	4a12      	ldr	r2, [pc, #72]	; (8001b08 <_sbrk+0x68>)
 8001ac0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ac2:	4b10      	ldr	r3, [pc, #64]	; (8001b04 <_sbrk+0x64>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4413      	add	r3, r2
 8001aca:	693a      	ldr	r2, [r7, #16]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d207      	bcs.n	8001ae0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ad0:	f002 f92a 	bl	8003d28 <__errno>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	220c      	movs	r2, #12
 8001ad8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ada:	f04f 33ff 	mov.w	r3, #4294967295
 8001ade:	e009      	b.n	8001af4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ae0:	4b08      	ldr	r3, [pc, #32]	; (8001b04 <_sbrk+0x64>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ae6:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <_sbrk+0x64>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4413      	add	r3, r2
 8001aee:	4a05      	ldr	r2, [pc, #20]	; (8001b04 <_sbrk+0x64>)
 8001af0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001af2:	68fb      	ldr	r3, [r7, #12]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20005000 	.word	0x20005000
 8001b00:	00000400 	.word	0x00000400
 8001b04:	20000230 	.word	0x20000230
 8001b08:	20000330 	.word	0x20000330

08001b0c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bc80      	pop	{r7}
 8001b16:	4770      	bx	lr

08001b18 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b18:	480c      	ldr	r0, [pc, #48]	; (8001b4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b1a:	490d      	ldr	r1, [pc, #52]	; (8001b50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b1c:	4a0d      	ldr	r2, [pc, #52]	; (8001b54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b20:	e002      	b.n	8001b28 <LoopCopyDataInit>

08001b22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b26:	3304      	adds	r3, #4

08001b28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b2c:	d3f9      	bcc.n	8001b22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	; (8001b58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b30:	4c0a      	ldr	r4, [pc, #40]	; (8001b5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b34:	e001      	b.n	8001b3a <LoopFillZerobss>

08001b36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b38:	3204      	adds	r2, #4

08001b3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b3c:	d3fb      	bcc.n	8001b36 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b3e:	f7ff ffe5 	bl	8001b0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b42:	f002 f8f7 	bl	8003d34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b46:	f7ff fbad 	bl	80012a4 <main>
  bx lr
 8001b4a:	4770      	bx	lr
  ldr r0, =_sdata
 8001b4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b50:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001b54:	08006f04 	.word	0x08006f04
  ldr r2, =_sbss
 8001b58:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8001b5c:	20000330 	.word	0x20000330

08001b60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b60:	e7fe      	b.n	8001b60 <ADC1_2_IRQHandler>
	...

08001b64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b68:	4b08      	ldr	r3, [pc, #32]	; (8001b8c <HAL_Init+0x28>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a07      	ldr	r2, [pc, #28]	; (8001b8c <HAL_Init+0x28>)
 8001b6e:	f043 0310 	orr.w	r3, r3, #16
 8001b72:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b74:	2003      	movs	r0, #3
 8001b76:	f000 f947 	bl	8001e08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b7a:	200f      	movs	r0, #15
 8001b7c:	f000 f808 	bl	8001b90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b80:	f7ff fde2 	bl	8001748 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b84:	2300      	movs	r3, #0
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40022000 	.word	0x40022000

08001b90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b98:	4b12      	ldr	r3, [pc, #72]	; (8001be4 <HAL_InitTick+0x54>)
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	4b12      	ldr	r3, [pc, #72]	; (8001be8 <HAL_InitTick+0x58>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ba6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f000 f95f 	bl	8001e72 <HAL_SYSTICK_Config>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e00e      	b.n	8001bdc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2b0f      	cmp	r3, #15
 8001bc2:	d80a      	bhi.n	8001bda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	6879      	ldr	r1, [r7, #4]
 8001bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bcc:	f000 f927 	bl	8001e1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bd0:	4a06      	ldr	r2, [pc, #24]	; (8001bec <HAL_InitTick+0x5c>)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	e000      	b.n	8001bdc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3708      	adds	r7, #8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20000018 	.word	0x20000018
 8001be8:	20000020 	.word	0x20000020
 8001bec:	2000001c 	.word	0x2000001c

08001bf0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bf4:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <HAL_IncTick+0x1c>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	4b05      	ldr	r3, [pc, #20]	; (8001c10 <HAL_IncTick+0x20>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4413      	add	r3, r2
 8001c00:	4a03      	ldr	r2, [pc, #12]	; (8001c10 <HAL_IncTick+0x20>)
 8001c02:	6013      	str	r3, [r2, #0]
}
 8001c04:	bf00      	nop
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bc80      	pop	{r7}
 8001c0a:	4770      	bx	lr
 8001c0c:	20000020 	.word	0x20000020
 8001c10:	2000031c 	.word	0x2000031c

08001c14 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  return uwTick;
 8001c18:	4b02      	ldr	r3, [pc, #8]	; (8001c24 <HAL_GetTick+0x10>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bc80      	pop	{r7}
 8001c22:	4770      	bx	lr
 8001c24:	2000031c 	.word	0x2000031c

08001c28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c30:	f7ff fff0 	bl	8001c14 <HAL_GetTick>
 8001c34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c40:	d005      	beq.n	8001c4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c42:	4b0a      	ldr	r3, [pc, #40]	; (8001c6c <HAL_Delay+0x44>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	461a      	mov	r2, r3
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	4413      	add	r3, r2
 8001c4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c4e:	bf00      	nop
 8001c50:	f7ff ffe0 	bl	8001c14 <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	68fa      	ldr	r2, [r7, #12]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d8f7      	bhi.n	8001c50 <HAL_Delay+0x28>
  {
  }
}
 8001c60:	bf00      	nop
 8001c62:	bf00      	nop
 8001c64:	3710      	adds	r7, #16
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20000020 	.word	0x20000020

08001c70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f003 0307 	and.w	r3, r3, #7
 8001c7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c80:	4b0c      	ldr	r3, [pc, #48]	; (8001cb4 <__NVIC_SetPriorityGrouping+0x44>)
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c86:	68ba      	ldr	r2, [r7, #8]
 8001c88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ca0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ca2:	4a04      	ldr	r2, [pc, #16]	; (8001cb4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	60d3      	str	r3, [r2, #12]
}
 8001ca8:	bf00      	nop
 8001caa:	3714      	adds	r7, #20
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bc80      	pop	{r7}
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	e000ed00 	.word	0xe000ed00

08001cb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cbc:	4b04      	ldr	r3, [pc, #16]	; (8001cd0 <__NVIC_GetPriorityGrouping+0x18>)
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	0a1b      	lsrs	r3, r3, #8
 8001cc2:	f003 0307 	and.w	r3, r3, #7
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bc80      	pop	{r7}
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	e000ed00 	.word	0xe000ed00

08001cd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	db0b      	blt.n	8001cfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ce6:	79fb      	ldrb	r3, [r7, #7]
 8001ce8:	f003 021f 	and.w	r2, r3, #31
 8001cec:	4906      	ldr	r1, [pc, #24]	; (8001d08 <__NVIC_EnableIRQ+0x34>)
 8001cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf2:	095b      	lsrs	r3, r3, #5
 8001cf4:	2001      	movs	r0, #1
 8001cf6:	fa00 f202 	lsl.w	r2, r0, r2
 8001cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cfe:	bf00      	nop
 8001d00:	370c      	adds	r7, #12
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bc80      	pop	{r7}
 8001d06:	4770      	bx	lr
 8001d08:	e000e100 	.word	0xe000e100

08001d0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	4603      	mov	r3, r0
 8001d14:	6039      	str	r1, [r7, #0]
 8001d16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	db0a      	blt.n	8001d36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	b2da      	uxtb	r2, r3
 8001d24:	490c      	ldr	r1, [pc, #48]	; (8001d58 <__NVIC_SetPriority+0x4c>)
 8001d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d2a:	0112      	lsls	r2, r2, #4
 8001d2c:	b2d2      	uxtb	r2, r2
 8001d2e:	440b      	add	r3, r1
 8001d30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d34:	e00a      	b.n	8001d4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	b2da      	uxtb	r2, r3
 8001d3a:	4908      	ldr	r1, [pc, #32]	; (8001d5c <__NVIC_SetPriority+0x50>)
 8001d3c:	79fb      	ldrb	r3, [r7, #7]
 8001d3e:	f003 030f 	and.w	r3, r3, #15
 8001d42:	3b04      	subs	r3, #4
 8001d44:	0112      	lsls	r2, r2, #4
 8001d46:	b2d2      	uxtb	r2, r2
 8001d48:	440b      	add	r3, r1
 8001d4a:	761a      	strb	r2, [r3, #24]
}
 8001d4c:	bf00      	nop
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	e000e100 	.word	0xe000e100
 8001d5c:	e000ed00 	.word	0xe000ed00

08001d60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b089      	sub	sp, #36	; 0x24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f003 0307 	and.w	r3, r3, #7
 8001d72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	f1c3 0307 	rsb	r3, r3, #7
 8001d7a:	2b04      	cmp	r3, #4
 8001d7c:	bf28      	it	cs
 8001d7e:	2304      	movcs	r3, #4
 8001d80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	3304      	adds	r3, #4
 8001d86:	2b06      	cmp	r3, #6
 8001d88:	d902      	bls.n	8001d90 <NVIC_EncodePriority+0x30>
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	3b03      	subs	r3, #3
 8001d8e:	e000      	b.n	8001d92 <NVIC_EncodePriority+0x32>
 8001d90:	2300      	movs	r3, #0
 8001d92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d94:	f04f 32ff 	mov.w	r2, #4294967295
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9e:	43da      	mvns	r2, r3
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	401a      	ands	r2, r3
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001da8:	f04f 31ff 	mov.w	r1, #4294967295
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	fa01 f303 	lsl.w	r3, r1, r3
 8001db2:	43d9      	mvns	r1, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001db8:	4313      	orrs	r3, r2
         );
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3724      	adds	r7, #36	; 0x24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr

08001dc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dd4:	d301      	bcc.n	8001dda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e00f      	b.n	8001dfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dda:	4a0a      	ldr	r2, [pc, #40]	; (8001e04 <SysTick_Config+0x40>)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	3b01      	subs	r3, #1
 8001de0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001de2:	210f      	movs	r1, #15
 8001de4:	f04f 30ff 	mov.w	r0, #4294967295
 8001de8:	f7ff ff90 	bl	8001d0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dec:	4b05      	ldr	r3, [pc, #20]	; (8001e04 <SysTick_Config+0x40>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001df2:	4b04      	ldr	r3, [pc, #16]	; (8001e04 <SysTick_Config+0x40>)
 8001df4:	2207      	movs	r2, #7
 8001df6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	e000e010 	.word	0xe000e010

08001e08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f7ff ff2d 	bl	8001c70 <__NVIC_SetPriorityGrouping>
}
 8001e16:	bf00      	nop
 8001e18:	3708      	adds	r7, #8
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b086      	sub	sp, #24
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	4603      	mov	r3, r0
 8001e26:	60b9      	str	r1, [r7, #8]
 8001e28:	607a      	str	r2, [r7, #4]
 8001e2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e30:	f7ff ff42 	bl	8001cb8 <__NVIC_GetPriorityGrouping>
 8001e34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	68b9      	ldr	r1, [r7, #8]
 8001e3a:	6978      	ldr	r0, [r7, #20]
 8001e3c:	f7ff ff90 	bl	8001d60 <NVIC_EncodePriority>
 8001e40:	4602      	mov	r2, r0
 8001e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e46:	4611      	mov	r1, r2
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7ff ff5f 	bl	8001d0c <__NVIC_SetPriority>
}
 8001e4e:	bf00      	nop
 8001e50:	3718      	adds	r7, #24
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}

08001e56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b082      	sub	sp, #8
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff ff35 	bl	8001cd4 <__NVIC_EnableIRQ>
}
 8001e6a:	bf00      	nop
 8001e6c:	3708      	adds	r7, #8
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}

08001e72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b082      	sub	sp, #8
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f7ff ffa2 	bl	8001dc4 <SysTick_Config>
 8001e80:	4603      	mov	r3, r0
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3708      	adds	r7, #8
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
	...

08001e8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b08b      	sub	sp, #44	; 0x2c
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e96:	2300      	movs	r3, #0
 8001e98:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e9e:	e169      	b.n	8002174 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	69fa      	ldr	r2, [r7, #28]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	f040 8158 	bne.w	800216e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	4a9a      	ldr	r2, [pc, #616]	; (800212c <HAL_GPIO_Init+0x2a0>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d05e      	beq.n	8001f86 <HAL_GPIO_Init+0xfa>
 8001ec8:	4a98      	ldr	r2, [pc, #608]	; (800212c <HAL_GPIO_Init+0x2a0>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d875      	bhi.n	8001fba <HAL_GPIO_Init+0x12e>
 8001ece:	4a98      	ldr	r2, [pc, #608]	; (8002130 <HAL_GPIO_Init+0x2a4>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d058      	beq.n	8001f86 <HAL_GPIO_Init+0xfa>
 8001ed4:	4a96      	ldr	r2, [pc, #600]	; (8002130 <HAL_GPIO_Init+0x2a4>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d86f      	bhi.n	8001fba <HAL_GPIO_Init+0x12e>
 8001eda:	4a96      	ldr	r2, [pc, #600]	; (8002134 <HAL_GPIO_Init+0x2a8>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d052      	beq.n	8001f86 <HAL_GPIO_Init+0xfa>
 8001ee0:	4a94      	ldr	r2, [pc, #592]	; (8002134 <HAL_GPIO_Init+0x2a8>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d869      	bhi.n	8001fba <HAL_GPIO_Init+0x12e>
 8001ee6:	4a94      	ldr	r2, [pc, #592]	; (8002138 <HAL_GPIO_Init+0x2ac>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d04c      	beq.n	8001f86 <HAL_GPIO_Init+0xfa>
 8001eec:	4a92      	ldr	r2, [pc, #584]	; (8002138 <HAL_GPIO_Init+0x2ac>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d863      	bhi.n	8001fba <HAL_GPIO_Init+0x12e>
 8001ef2:	4a92      	ldr	r2, [pc, #584]	; (800213c <HAL_GPIO_Init+0x2b0>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d046      	beq.n	8001f86 <HAL_GPIO_Init+0xfa>
 8001ef8:	4a90      	ldr	r2, [pc, #576]	; (800213c <HAL_GPIO_Init+0x2b0>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d85d      	bhi.n	8001fba <HAL_GPIO_Init+0x12e>
 8001efe:	2b12      	cmp	r3, #18
 8001f00:	d82a      	bhi.n	8001f58 <HAL_GPIO_Init+0xcc>
 8001f02:	2b12      	cmp	r3, #18
 8001f04:	d859      	bhi.n	8001fba <HAL_GPIO_Init+0x12e>
 8001f06:	a201      	add	r2, pc, #4	; (adr r2, 8001f0c <HAL_GPIO_Init+0x80>)
 8001f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f0c:	08001f87 	.word	0x08001f87
 8001f10:	08001f61 	.word	0x08001f61
 8001f14:	08001f73 	.word	0x08001f73
 8001f18:	08001fb5 	.word	0x08001fb5
 8001f1c:	08001fbb 	.word	0x08001fbb
 8001f20:	08001fbb 	.word	0x08001fbb
 8001f24:	08001fbb 	.word	0x08001fbb
 8001f28:	08001fbb 	.word	0x08001fbb
 8001f2c:	08001fbb 	.word	0x08001fbb
 8001f30:	08001fbb 	.word	0x08001fbb
 8001f34:	08001fbb 	.word	0x08001fbb
 8001f38:	08001fbb 	.word	0x08001fbb
 8001f3c:	08001fbb 	.word	0x08001fbb
 8001f40:	08001fbb 	.word	0x08001fbb
 8001f44:	08001fbb 	.word	0x08001fbb
 8001f48:	08001fbb 	.word	0x08001fbb
 8001f4c:	08001fbb 	.word	0x08001fbb
 8001f50:	08001f69 	.word	0x08001f69
 8001f54:	08001f7d 	.word	0x08001f7d
 8001f58:	4a79      	ldr	r2, [pc, #484]	; (8002140 <HAL_GPIO_Init+0x2b4>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d013      	beq.n	8001f86 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f5e:	e02c      	b.n	8001fba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	623b      	str	r3, [r7, #32]
          break;
 8001f66:	e029      	b.n	8001fbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	3304      	adds	r3, #4
 8001f6e:	623b      	str	r3, [r7, #32]
          break;
 8001f70:	e024      	b.n	8001fbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	3308      	adds	r3, #8
 8001f78:	623b      	str	r3, [r7, #32]
          break;
 8001f7a:	e01f      	b.n	8001fbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	330c      	adds	r3, #12
 8001f82:	623b      	str	r3, [r7, #32]
          break;
 8001f84:	e01a      	b.n	8001fbc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d102      	bne.n	8001f94 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f8e:	2304      	movs	r3, #4
 8001f90:	623b      	str	r3, [r7, #32]
          break;
 8001f92:	e013      	b.n	8001fbc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d105      	bne.n	8001fa8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f9c:	2308      	movs	r3, #8
 8001f9e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	69fa      	ldr	r2, [r7, #28]
 8001fa4:	611a      	str	r2, [r3, #16]
          break;
 8001fa6:	e009      	b.n	8001fbc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fa8:	2308      	movs	r3, #8
 8001faa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	69fa      	ldr	r2, [r7, #28]
 8001fb0:	615a      	str	r2, [r3, #20]
          break;
 8001fb2:	e003      	b.n	8001fbc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	623b      	str	r3, [r7, #32]
          break;
 8001fb8:	e000      	b.n	8001fbc <HAL_GPIO_Init+0x130>
          break;
 8001fba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fbc:	69bb      	ldr	r3, [r7, #24]
 8001fbe:	2bff      	cmp	r3, #255	; 0xff
 8001fc0:	d801      	bhi.n	8001fc6 <HAL_GPIO_Init+0x13a>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	e001      	b.n	8001fca <HAL_GPIO_Init+0x13e>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	3304      	adds	r3, #4
 8001fca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	2bff      	cmp	r3, #255	; 0xff
 8001fd0:	d802      	bhi.n	8001fd8 <HAL_GPIO_Init+0x14c>
 8001fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	e002      	b.n	8001fde <HAL_GPIO_Init+0x152>
 8001fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fda:	3b08      	subs	r3, #8
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	210f      	movs	r1, #15
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fec:	43db      	mvns	r3, r3
 8001fee:	401a      	ands	r2, r3
 8001ff0:	6a39      	ldr	r1, [r7, #32]
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff8:	431a      	orrs	r2, r3
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002006:	2b00      	cmp	r3, #0
 8002008:	f000 80b1 	beq.w	800216e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800200c:	4b4d      	ldr	r3, [pc, #308]	; (8002144 <HAL_GPIO_Init+0x2b8>)
 800200e:	699b      	ldr	r3, [r3, #24]
 8002010:	4a4c      	ldr	r2, [pc, #304]	; (8002144 <HAL_GPIO_Init+0x2b8>)
 8002012:	f043 0301 	orr.w	r3, r3, #1
 8002016:	6193      	str	r3, [r2, #24]
 8002018:	4b4a      	ldr	r3, [pc, #296]	; (8002144 <HAL_GPIO_Init+0x2b8>)
 800201a:	699b      	ldr	r3, [r3, #24]
 800201c:	f003 0301 	and.w	r3, r3, #1
 8002020:	60bb      	str	r3, [r7, #8]
 8002022:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002024:	4a48      	ldr	r2, [pc, #288]	; (8002148 <HAL_GPIO_Init+0x2bc>)
 8002026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002028:	089b      	lsrs	r3, r3, #2
 800202a:	3302      	adds	r3, #2
 800202c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002030:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002034:	f003 0303 	and.w	r3, r3, #3
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	220f      	movs	r2, #15
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	43db      	mvns	r3, r3
 8002042:	68fa      	ldr	r2, [r7, #12]
 8002044:	4013      	ands	r3, r2
 8002046:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	4a40      	ldr	r2, [pc, #256]	; (800214c <HAL_GPIO_Init+0x2c0>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d013      	beq.n	8002078 <HAL_GPIO_Init+0x1ec>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4a3f      	ldr	r2, [pc, #252]	; (8002150 <HAL_GPIO_Init+0x2c4>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d00d      	beq.n	8002074 <HAL_GPIO_Init+0x1e8>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4a3e      	ldr	r2, [pc, #248]	; (8002154 <HAL_GPIO_Init+0x2c8>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d007      	beq.n	8002070 <HAL_GPIO_Init+0x1e4>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	4a3d      	ldr	r2, [pc, #244]	; (8002158 <HAL_GPIO_Init+0x2cc>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d101      	bne.n	800206c <HAL_GPIO_Init+0x1e0>
 8002068:	2303      	movs	r3, #3
 800206a:	e006      	b.n	800207a <HAL_GPIO_Init+0x1ee>
 800206c:	2304      	movs	r3, #4
 800206e:	e004      	b.n	800207a <HAL_GPIO_Init+0x1ee>
 8002070:	2302      	movs	r3, #2
 8002072:	e002      	b.n	800207a <HAL_GPIO_Init+0x1ee>
 8002074:	2301      	movs	r3, #1
 8002076:	e000      	b.n	800207a <HAL_GPIO_Init+0x1ee>
 8002078:	2300      	movs	r3, #0
 800207a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800207c:	f002 0203 	and.w	r2, r2, #3
 8002080:	0092      	lsls	r2, r2, #2
 8002082:	4093      	lsls	r3, r2
 8002084:	68fa      	ldr	r2, [r7, #12]
 8002086:	4313      	orrs	r3, r2
 8002088:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800208a:	492f      	ldr	r1, [pc, #188]	; (8002148 <HAL_GPIO_Init+0x2bc>)
 800208c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800208e:	089b      	lsrs	r3, r3, #2
 8002090:	3302      	adds	r3, #2
 8002092:	68fa      	ldr	r2, [r7, #12]
 8002094:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d006      	beq.n	80020b2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80020a4:	4b2d      	ldr	r3, [pc, #180]	; (800215c <HAL_GPIO_Init+0x2d0>)
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	492c      	ldr	r1, [pc, #176]	; (800215c <HAL_GPIO_Init+0x2d0>)
 80020aa:	69bb      	ldr	r3, [r7, #24]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	600b      	str	r3, [r1, #0]
 80020b0:	e006      	b.n	80020c0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020b2:	4b2a      	ldr	r3, [pc, #168]	; (800215c <HAL_GPIO_Init+0x2d0>)
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	43db      	mvns	r3, r3
 80020ba:	4928      	ldr	r1, [pc, #160]	; (800215c <HAL_GPIO_Init+0x2d0>)
 80020bc:	4013      	ands	r3, r2
 80020be:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d006      	beq.n	80020da <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80020cc:	4b23      	ldr	r3, [pc, #140]	; (800215c <HAL_GPIO_Init+0x2d0>)
 80020ce:	685a      	ldr	r2, [r3, #4]
 80020d0:	4922      	ldr	r1, [pc, #136]	; (800215c <HAL_GPIO_Init+0x2d0>)
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	604b      	str	r3, [r1, #4]
 80020d8:	e006      	b.n	80020e8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80020da:	4b20      	ldr	r3, [pc, #128]	; (800215c <HAL_GPIO_Init+0x2d0>)
 80020dc:	685a      	ldr	r2, [r3, #4]
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	43db      	mvns	r3, r3
 80020e2:	491e      	ldr	r1, [pc, #120]	; (800215c <HAL_GPIO_Init+0x2d0>)
 80020e4:	4013      	ands	r3, r2
 80020e6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d006      	beq.n	8002102 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020f4:	4b19      	ldr	r3, [pc, #100]	; (800215c <HAL_GPIO_Init+0x2d0>)
 80020f6:	689a      	ldr	r2, [r3, #8]
 80020f8:	4918      	ldr	r1, [pc, #96]	; (800215c <HAL_GPIO_Init+0x2d0>)
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	608b      	str	r3, [r1, #8]
 8002100:	e006      	b.n	8002110 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002102:	4b16      	ldr	r3, [pc, #88]	; (800215c <HAL_GPIO_Init+0x2d0>)
 8002104:	689a      	ldr	r2, [r3, #8]
 8002106:	69bb      	ldr	r3, [r7, #24]
 8002108:	43db      	mvns	r3, r3
 800210a:	4914      	ldr	r1, [pc, #80]	; (800215c <HAL_GPIO_Init+0x2d0>)
 800210c:	4013      	ands	r3, r2
 800210e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d021      	beq.n	8002160 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800211c:	4b0f      	ldr	r3, [pc, #60]	; (800215c <HAL_GPIO_Init+0x2d0>)
 800211e:	68da      	ldr	r2, [r3, #12]
 8002120:	490e      	ldr	r1, [pc, #56]	; (800215c <HAL_GPIO_Init+0x2d0>)
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	4313      	orrs	r3, r2
 8002126:	60cb      	str	r3, [r1, #12]
 8002128:	e021      	b.n	800216e <HAL_GPIO_Init+0x2e2>
 800212a:	bf00      	nop
 800212c:	10320000 	.word	0x10320000
 8002130:	10310000 	.word	0x10310000
 8002134:	10220000 	.word	0x10220000
 8002138:	10210000 	.word	0x10210000
 800213c:	10120000 	.word	0x10120000
 8002140:	10110000 	.word	0x10110000
 8002144:	40021000 	.word	0x40021000
 8002148:	40010000 	.word	0x40010000
 800214c:	40010800 	.word	0x40010800
 8002150:	40010c00 	.word	0x40010c00
 8002154:	40011000 	.word	0x40011000
 8002158:	40011400 	.word	0x40011400
 800215c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002160:	4b0b      	ldr	r3, [pc, #44]	; (8002190 <HAL_GPIO_Init+0x304>)
 8002162:	68da      	ldr	r2, [r3, #12]
 8002164:	69bb      	ldr	r3, [r7, #24]
 8002166:	43db      	mvns	r3, r3
 8002168:	4909      	ldr	r1, [pc, #36]	; (8002190 <HAL_GPIO_Init+0x304>)
 800216a:	4013      	ands	r3, r2
 800216c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800216e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002170:	3301      	adds	r3, #1
 8002172:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800217a:	fa22 f303 	lsr.w	r3, r2, r3
 800217e:	2b00      	cmp	r3, #0
 8002180:	f47f ae8e 	bne.w	8001ea0 <HAL_GPIO_Init+0x14>
  }
}
 8002184:	bf00      	nop
 8002186:	bf00      	nop
 8002188:	372c      	adds	r7, #44	; 0x2c
 800218a:	46bd      	mov	sp, r7
 800218c:	bc80      	pop	{r7}
 800218e:	4770      	bx	lr
 8002190:	40010400 	.word	0x40010400

08002194 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	460b      	mov	r3, r1
 800219e:	807b      	strh	r3, [r7, #2]
 80021a0:	4613      	mov	r3, r2
 80021a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021a4:	787b      	ldrb	r3, [r7, #1]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d003      	beq.n	80021b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021aa:	887a      	ldrh	r2, [r7, #2]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021b0:	e003      	b.n	80021ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021b2:	887b      	ldrh	r3, [r7, #2]
 80021b4:	041a      	lsls	r2, r3, #16
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	611a      	str	r2, [r3, #16]
}
 80021ba:	bf00      	nop
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	bc80      	pop	{r7}
 80021c2:	4770      	bx	lr

080021c4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	460b      	mov	r3, r1
 80021ce:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80021d6:	887a      	ldrh	r2, [r7, #2]
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	4013      	ands	r3, r2
 80021dc:	041a      	lsls	r2, r3, #16
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	43d9      	mvns	r1, r3
 80021e2:	887b      	ldrh	r3, [r7, #2]
 80021e4:	400b      	ands	r3, r1
 80021e6:	431a      	orrs	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	611a      	str	r2, [r3, #16]
}
 80021ec:	bf00      	nop
 80021ee:	3714      	adds	r7, #20
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bc80      	pop	{r7}
 80021f4:	4770      	bx	lr
	...

080021f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	4603      	mov	r3, r0
 8002200:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002202:	4b08      	ldr	r3, [pc, #32]	; (8002224 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002204:	695a      	ldr	r2, [r3, #20]
 8002206:	88fb      	ldrh	r3, [r7, #6]
 8002208:	4013      	ands	r3, r2
 800220a:	2b00      	cmp	r3, #0
 800220c:	d006      	beq.n	800221c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800220e:	4a05      	ldr	r2, [pc, #20]	; (8002224 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002210:	88fb      	ldrh	r3, [r7, #6]
 8002212:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002214:	88fb      	ldrh	r3, [r7, #6]
 8002216:	4618      	mov	r0, r3
 8002218:	f7fe fefe 	bl	8001018 <HAL_GPIO_EXTI_Callback>
  }
}
 800221c:	bf00      	nop
 800221e:	3708      	adds	r7, #8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40010400 	.word	0x40010400

08002228 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d101      	bne.n	800223a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e26c      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	2b00      	cmp	r3, #0
 8002244:	f000 8087 	beq.w	8002356 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002248:	4b92      	ldr	r3, [pc, #584]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f003 030c 	and.w	r3, r3, #12
 8002250:	2b04      	cmp	r3, #4
 8002252:	d00c      	beq.n	800226e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002254:	4b8f      	ldr	r3, [pc, #572]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f003 030c 	and.w	r3, r3, #12
 800225c:	2b08      	cmp	r3, #8
 800225e:	d112      	bne.n	8002286 <HAL_RCC_OscConfig+0x5e>
 8002260:	4b8c      	ldr	r3, [pc, #560]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002268:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800226c:	d10b      	bne.n	8002286 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800226e:	4b89      	ldr	r3, [pc, #548]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d06c      	beq.n	8002354 <HAL_RCC_OscConfig+0x12c>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d168      	bne.n	8002354 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e246      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800228e:	d106      	bne.n	800229e <HAL_RCC_OscConfig+0x76>
 8002290:	4b80      	ldr	r3, [pc, #512]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a7f      	ldr	r2, [pc, #508]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 8002296:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800229a:	6013      	str	r3, [r2, #0]
 800229c:	e02e      	b.n	80022fc <HAL_RCC_OscConfig+0xd4>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d10c      	bne.n	80022c0 <HAL_RCC_OscConfig+0x98>
 80022a6:	4b7b      	ldr	r3, [pc, #492]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a7a      	ldr	r2, [pc, #488]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80022ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022b0:	6013      	str	r3, [r2, #0]
 80022b2:	4b78      	ldr	r3, [pc, #480]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a77      	ldr	r2, [pc, #476]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80022b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022bc:	6013      	str	r3, [r2, #0]
 80022be:	e01d      	b.n	80022fc <HAL_RCC_OscConfig+0xd4>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022c8:	d10c      	bne.n	80022e4 <HAL_RCC_OscConfig+0xbc>
 80022ca:	4b72      	ldr	r3, [pc, #456]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a71      	ldr	r2, [pc, #452]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80022d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022d4:	6013      	str	r3, [r2, #0]
 80022d6:	4b6f      	ldr	r3, [pc, #444]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a6e      	ldr	r2, [pc, #440]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80022dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022e0:	6013      	str	r3, [r2, #0]
 80022e2:	e00b      	b.n	80022fc <HAL_RCC_OscConfig+0xd4>
 80022e4:	4b6b      	ldr	r3, [pc, #428]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a6a      	ldr	r2, [pc, #424]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80022ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022ee:	6013      	str	r3, [r2, #0]
 80022f0:	4b68      	ldr	r3, [pc, #416]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a67      	ldr	r2, [pc, #412]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80022f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d013      	beq.n	800232c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002304:	f7ff fc86 	bl	8001c14 <HAL_GetTick>
 8002308:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800230a:	e008      	b.n	800231e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800230c:	f7ff fc82 	bl	8001c14 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	2b64      	cmp	r3, #100	; 0x64
 8002318:	d901      	bls.n	800231e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e1fa      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800231e:	4b5d      	ldr	r3, [pc, #372]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d0f0      	beq.n	800230c <HAL_RCC_OscConfig+0xe4>
 800232a:	e014      	b.n	8002356 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800232c:	f7ff fc72 	bl	8001c14 <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002332:	e008      	b.n	8002346 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002334:	f7ff fc6e 	bl	8001c14 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b64      	cmp	r3, #100	; 0x64
 8002340:	d901      	bls.n	8002346 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e1e6      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002346:	4b53      	ldr	r3, [pc, #332]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1f0      	bne.n	8002334 <HAL_RCC_OscConfig+0x10c>
 8002352:	e000      	b.n	8002356 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002354:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	2b00      	cmp	r3, #0
 8002360:	d063      	beq.n	800242a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002362:	4b4c      	ldr	r3, [pc, #304]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f003 030c 	and.w	r3, r3, #12
 800236a:	2b00      	cmp	r3, #0
 800236c:	d00b      	beq.n	8002386 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800236e:	4b49      	ldr	r3, [pc, #292]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f003 030c 	and.w	r3, r3, #12
 8002376:	2b08      	cmp	r3, #8
 8002378:	d11c      	bne.n	80023b4 <HAL_RCC_OscConfig+0x18c>
 800237a:	4b46      	ldr	r3, [pc, #280]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002382:	2b00      	cmp	r3, #0
 8002384:	d116      	bne.n	80023b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002386:	4b43      	ldr	r3, [pc, #268]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b00      	cmp	r3, #0
 8002390:	d005      	beq.n	800239e <HAL_RCC_OscConfig+0x176>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d001      	beq.n	800239e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e1ba      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800239e:	4b3d      	ldr	r3, [pc, #244]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	695b      	ldr	r3, [r3, #20]
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	4939      	ldr	r1, [pc, #228]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023b2:	e03a      	b.n	800242a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	691b      	ldr	r3, [r3, #16]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d020      	beq.n	80023fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023bc:	4b36      	ldr	r3, [pc, #216]	; (8002498 <HAL_RCC_OscConfig+0x270>)
 80023be:	2201      	movs	r2, #1
 80023c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c2:	f7ff fc27 	bl	8001c14 <HAL_GetTick>
 80023c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023c8:	e008      	b.n	80023dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ca:	f7ff fc23 	bl	8001c14 <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d901      	bls.n	80023dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80023d8:	2303      	movs	r3, #3
 80023da:	e19b      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023dc:	4b2d      	ldr	r3, [pc, #180]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0302 	and.w	r3, r3, #2
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d0f0      	beq.n	80023ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023e8:	4b2a      	ldr	r3, [pc, #168]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	695b      	ldr	r3, [r3, #20]
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	4927      	ldr	r1, [pc, #156]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 80023f8:	4313      	orrs	r3, r2
 80023fa:	600b      	str	r3, [r1, #0]
 80023fc:	e015      	b.n	800242a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023fe:	4b26      	ldr	r3, [pc, #152]	; (8002498 <HAL_RCC_OscConfig+0x270>)
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002404:	f7ff fc06 	bl	8001c14 <HAL_GetTick>
 8002408:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800240a:	e008      	b.n	800241e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800240c:	f7ff fc02 	bl	8001c14 <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b02      	cmp	r3, #2
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e17a      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800241e:	4b1d      	ldr	r3, [pc, #116]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1f0      	bne.n	800240c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0308 	and.w	r3, r3, #8
 8002432:	2b00      	cmp	r3, #0
 8002434:	d03a      	beq.n	80024ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d019      	beq.n	8002472 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800243e:	4b17      	ldr	r3, [pc, #92]	; (800249c <HAL_RCC_OscConfig+0x274>)
 8002440:	2201      	movs	r2, #1
 8002442:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002444:	f7ff fbe6 	bl	8001c14 <HAL_GetTick>
 8002448:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800244a:	e008      	b.n	800245e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800244c:	f7ff fbe2 	bl	8001c14 <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	2b02      	cmp	r3, #2
 8002458:	d901      	bls.n	800245e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e15a      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800245e:	4b0d      	ldr	r3, [pc, #52]	; (8002494 <HAL_RCC_OscConfig+0x26c>)
 8002460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002462:	f003 0302 	and.w	r3, r3, #2
 8002466:	2b00      	cmp	r3, #0
 8002468:	d0f0      	beq.n	800244c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800246a:	2001      	movs	r0, #1
 800246c:	f000 fad8 	bl	8002a20 <RCC_Delay>
 8002470:	e01c      	b.n	80024ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002472:	4b0a      	ldr	r3, [pc, #40]	; (800249c <HAL_RCC_OscConfig+0x274>)
 8002474:	2200      	movs	r2, #0
 8002476:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002478:	f7ff fbcc 	bl	8001c14 <HAL_GetTick>
 800247c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800247e:	e00f      	b.n	80024a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002480:	f7ff fbc8 	bl	8001c14 <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	2b02      	cmp	r3, #2
 800248c:	d908      	bls.n	80024a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e140      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
 8002492:	bf00      	nop
 8002494:	40021000 	.word	0x40021000
 8002498:	42420000 	.word	0x42420000
 800249c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024a0:	4b9e      	ldr	r3, [pc, #632]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 80024a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a4:	f003 0302 	and.w	r3, r3, #2
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d1e9      	bne.n	8002480 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0304 	and.w	r3, r3, #4
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f000 80a6 	beq.w	8002606 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024ba:	2300      	movs	r3, #0
 80024bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024be:	4b97      	ldr	r3, [pc, #604]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d10d      	bne.n	80024e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ca:	4b94      	ldr	r3, [pc, #592]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 80024cc:	69db      	ldr	r3, [r3, #28]
 80024ce:	4a93      	ldr	r2, [pc, #588]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 80024d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024d4:	61d3      	str	r3, [r2, #28]
 80024d6:	4b91      	ldr	r3, [pc, #580]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024de:	60bb      	str	r3, [r7, #8]
 80024e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024e2:	2301      	movs	r3, #1
 80024e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e6:	4b8e      	ldr	r3, [pc, #568]	; (8002720 <HAL_RCC_OscConfig+0x4f8>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d118      	bne.n	8002524 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024f2:	4b8b      	ldr	r3, [pc, #556]	; (8002720 <HAL_RCC_OscConfig+0x4f8>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a8a      	ldr	r2, [pc, #552]	; (8002720 <HAL_RCC_OscConfig+0x4f8>)
 80024f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024fe:	f7ff fb89 	bl	8001c14 <HAL_GetTick>
 8002502:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002504:	e008      	b.n	8002518 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002506:	f7ff fb85 	bl	8001c14 <HAL_GetTick>
 800250a:	4602      	mov	r2, r0
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	2b64      	cmp	r3, #100	; 0x64
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e0fd      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002518:	4b81      	ldr	r3, [pc, #516]	; (8002720 <HAL_RCC_OscConfig+0x4f8>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002520:	2b00      	cmp	r3, #0
 8002522:	d0f0      	beq.n	8002506 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	2b01      	cmp	r3, #1
 800252a:	d106      	bne.n	800253a <HAL_RCC_OscConfig+0x312>
 800252c:	4b7b      	ldr	r3, [pc, #492]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	4a7a      	ldr	r2, [pc, #488]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002532:	f043 0301 	orr.w	r3, r3, #1
 8002536:	6213      	str	r3, [r2, #32]
 8002538:	e02d      	b.n	8002596 <HAL_RCC_OscConfig+0x36e>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d10c      	bne.n	800255c <HAL_RCC_OscConfig+0x334>
 8002542:	4b76      	ldr	r3, [pc, #472]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002544:	6a1b      	ldr	r3, [r3, #32]
 8002546:	4a75      	ldr	r2, [pc, #468]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002548:	f023 0301 	bic.w	r3, r3, #1
 800254c:	6213      	str	r3, [r2, #32]
 800254e:	4b73      	ldr	r3, [pc, #460]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002550:	6a1b      	ldr	r3, [r3, #32]
 8002552:	4a72      	ldr	r2, [pc, #456]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002554:	f023 0304 	bic.w	r3, r3, #4
 8002558:	6213      	str	r3, [r2, #32]
 800255a:	e01c      	b.n	8002596 <HAL_RCC_OscConfig+0x36e>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	2b05      	cmp	r3, #5
 8002562:	d10c      	bne.n	800257e <HAL_RCC_OscConfig+0x356>
 8002564:	4b6d      	ldr	r3, [pc, #436]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002566:	6a1b      	ldr	r3, [r3, #32]
 8002568:	4a6c      	ldr	r2, [pc, #432]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 800256a:	f043 0304 	orr.w	r3, r3, #4
 800256e:	6213      	str	r3, [r2, #32]
 8002570:	4b6a      	ldr	r3, [pc, #424]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002572:	6a1b      	ldr	r3, [r3, #32]
 8002574:	4a69      	ldr	r2, [pc, #420]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002576:	f043 0301 	orr.w	r3, r3, #1
 800257a:	6213      	str	r3, [r2, #32]
 800257c:	e00b      	b.n	8002596 <HAL_RCC_OscConfig+0x36e>
 800257e:	4b67      	ldr	r3, [pc, #412]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002580:	6a1b      	ldr	r3, [r3, #32]
 8002582:	4a66      	ldr	r2, [pc, #408]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002584:	f023 0301 	bic.w	r3, r3, #1
 8002588:	6213      	str	r3, [r2, #32]
 800258a:	4b64      	ldr	r3, [pc, #400]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 800258c:	6a1b      	ldr	r3, [r3, #32]
 800258e:	4a63      	ldr	r2, [pc, #396]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002590:	f023 0304 	bic.w	r3, r3, #4
 8002594:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d015      	beq.n	80025ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800259e:	f7ff fb39 	bl	8001c14 <HAL_GetTick>
 80025a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025a4:	e00a      	b.n	80025bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025a6:	f7ff fb35 	bl	8001c14 <HAL_GetTick>
 80025aa:	4602      	mov	r2, r0
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d901      	bls.n	80025bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e0ab      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025bc:	4b57      	ldr	r3, [pc, #348]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 80025be:	6a1b      	ldr	r3, [r3, #32]
 80025c0:	f003 0302 	and.w	r3, r3, #2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d0ee      	beq.n	80025a6 <HAL_RCC_OscConfig+0x37e>
 80025c8:	e014      	b.n	80025f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ca:	f7ff fb23 	bl	8001c14 <HAL_GetTick>
 80025ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025d0:	e00a      	b.n	80025e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025d2:	f7ff fb1f 	bl	8001c14 <HAL_GetTick>
 80025d6:	4602      	mov	r2, r0
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d901      	bls.n	80025e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e095      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025e8:	4b4c      	ldr	r3, [pc, #304]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 80025ea:	6a1b      	ldr	r3, [r3, #32]
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d1ee      	bne.n	80025d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025f4:	7dfb      	ldrb	r3, [r7, #23]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d105      	bne.n	8002606 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025fa:	4b48      	ldr	r3, [pc, #288]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 80025fc:	69db      	ldr	r3, [r3, #28]
 80025fe:	4a47      	ldr	r2, [pc, #284]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002600:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002604:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	69db      	ldr	r3, [r3, #28]
 800260a:	2b00      	cmp	r3, #0
 800260c:	f000 8081 	beq.w	8002712 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002610:	4b42      	ldr	r3, [pc, #264]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f003 030c 	and.w	r3, r3, #12
 8002618:	2b08      	cmp	r3, #8
 800261a:	d061      	beq.n	80026e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	69db      	ldr	r3, [r3, #28]
 8002620:	2b02      	cmp	r3, #2
 8002622:	d146      	bne.n	80026b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002624:	4b3f      	ldr	r3, [pc, #252]	; (8002724 <HAL_RCC_OscConfig+0x4fc>)
 8002626:	2200      	movs	r2, #0
 8002628:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800262a:	f7ff faf3 	bl	8001c14 <HAL_GetTick>
 800262e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002630:	e008      	b.n	8002644 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002632:	f7ff faef 	bl	8001c14 <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	2b02      	cmp	r3, #2
 800263e:	d901      	bls.n	8002644 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002640:	2303      	movs	r3, #3
 8002642:	e067      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002644:	4b35      	ldr	r3, [pc, #212]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800264c:	2b00      	cmp	r3, #0
 800264e:	d1f0      	bne.n	8002632 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a1b      	ldr	r3, [r3, #32]
 8002654:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002658:	d108      	bne.n	800266c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800265a:	4b30      	ldr	r3, [pc, #192]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	492d      	ldr	r1, [pc, #180]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002668:	4313      	orrs	r3, r2
 800266a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800266c:	4b2b      	ldr	r3, [pc, #172]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a19      	ldr	r1, [r3, #32]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267c:	430b      	orrs	r3, r1
 800267e:	4927      	ldr	r1, [pc, #156]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 8002680:	4313      	orrs	r3, r2
 8002682:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002684:	4b27      	ldr	r3, [pc, #156]	; (8002724 <HAL_RCC_OscConfig+0x4fc>)
 8002686:	2201      	movs	r2, #1
 8002688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800268a:	f7ff fac3 	bl	8001c14 <HAL_GetTick>
 800268e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002690:	e008      	b.n	80026a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002692:	f7ff fabf 	bl	8001c14 <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d901      	bls.n	80026a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e037      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026a4:	4b1d      	ldr	r3, [pc, #116]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d0f0      	beq.n	8002692 <HAL_RCC_OscConfig+0x46a>
 80026b0:	e02f      	b.n	8002712 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026b2:	4b1c      	ldr	r3, [pc, #112]	; (8002724 <HAL_RCC_OscConfig+0x4fc>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b8:	f7ff faac 	bl	8001c14 <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026c0:	f7ff faa8 	bl	8001c14 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e020      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026d2:	4b12      	ldr	r3, [pc, #72]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d1f0      	bne.n	80026c0 <HAL_RCC_OscConfig+0x498>
 80026de:	e018      	b.n	8002712 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	69db      	ldr	r3, [r3, #28]
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d101      	bne.n	80026ec <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
 80026ea:	e013      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026ec:	4b0b      	ldr	r3, [pc, #44]	; (800271c <HAL_RCC_OscConfig+0x4f4>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6a1b      	ldr	r3, [r3, #32]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d106      	bne.n	800270e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800270a:	429a      	cmp	r2, r3
 800270c:	d001      	beq.n	8002712 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e000      	b.n	8002714 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3718      	adds	r7, #24
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40021000 	.word	0x40021000
 8002720:	40007000 	.word	0x40007000
 8002724:	42420060 	.word	0x42420060

08002728 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d101      	bne.n	800273c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e0d0      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800273c:	4b6a      	ldr	r3, [pc, #424]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0307 	and.w	r3, r3, #7
 8002744:	683a      	ldr	r2, [r7, #0]
 8002746:	429a      	cmp	r2, r3
 8002748:	d910      	bls.n	800276c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800274a:	4b67      	ldr	r3, [pc, #412]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f023 0207 	bic.w	r2, r3, #7
 8002752:	4965      	ldr	r1, [pc, #404]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	4313      	orrs	r3, r2
 8002758:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800275a:	4b63      	ldr	r3, [pc, #396]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0307 	and.w	r3, r3, #7
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	d001      	beq.n	800276c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e0b8      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0302 	and.w	r3, r3, #2
 8002774:	2b00      	cmp	r3, #0
 8002776:	d020      	beq.n	80027ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0304 	and.w	r3, r3, #4
 8002780:	2b00      	cmp	r3, #0
 8002782:	d005      	beq.n	8002790 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002784:	4b59      	ldr	r3, [pc, #356]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	4a58      	ldr	r2, [pc, #352]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 800278a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800278e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0308 	and.w	r3, r3, #8
 8002798:	2b00      	cmp	r3, #0
 800279a:	d005      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800279c:	4b53      	ldr	r3, [pc, #332]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	4a52      	ldr	r2, [pc, #328]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027a2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80027a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027a8:	4b50      	ldr	r3, [pc, #320]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	494d      	ldr	r1, [pc, #308]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d040      	beq.n	8002848 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d107      	bne.n	80027de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ce:	4b47      	ldr	r3, [pc, #284]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d115      	bne.n	8002806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e07f      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d107      	bne.n	80027f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027e6:	4b41      	ldr	r3, [pc, #260]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d109      	bne.n	8002806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e073      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027f6:	4b3d      	ldr	r3, [pc, #244]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e06b      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002806:	4b39      	ldr	r3, [pc, #228]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f023 0203 	bic.w	r2, r3, #3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	4936      	ldr	r1, [pc, #216]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002814:	4313      	orrs	r3, r2
 8002816:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002818:	f7ff f9fc 	bl	8001c14 <HAL_GetTick>
 800281c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800281e:	e00a      	b.n	8002836 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002820:	f7ff f9f8 	bl	8001c14 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	f241 3288 	movw	r2, #5000	; 0x1388
 800282e:	4293      	cmp	r3, r2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e053      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002836:	4b2d      	ldr	r3, [pc, #180]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f003 020c 	and.w	r2, r3, #12
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	429a      	cmp	r2, r3
 8002846:	d1eb      	bne.n	8002820 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002848:	4b27      	ldr	r3, [pc, #156]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0307 	and.w	r3, r3, #7
 8002850:	683a      	ldr	r2, [r7, #0]
 8002852:	429a      	cmp	r2, r3
 8002854:	d210      	bcs.n	8002878 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002856:	4b24      	ldr	r3, [pc, #144]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f023 0207 	bic.w	r2, r3, #7
 800285e:	4922      	ldr	r1, [pc, #136]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	4313      	orrs	r3, r2
 8002864:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002866:	4b20      	ldr	r3, [pc, #128]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	429a      	cmp	r2, r3
 8002872:	d001      	beq.n	8002878 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e032      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0304 	and.w	r3, r3, #4
 8002880:	2b00      	cmp	r3, #0
 8002882:	d008      	beq.n	8002896 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002884:	4b19      	ldr	r3, [pc, #100]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	4916      	ldr	r1, [pc, #88]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002892:	4313      	orrs	r3, r2
 8002894:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0308 	and.w	r3, r3, #8
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d009      	beq.n	80028b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028a2:	4b12      	ldr	r3, [pc, #72]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	00db      	lsls	r3, r3, #3
 80028b0:	490e      	ldr	r1, [pc, #56]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028b6:	f000 f821 	bl	80028fc <HAL_RCC_GetSysClockFreq>
 80028ba:	4602      	mov	r2, r0
 80028bc:	4b0b      	ldr	r3, [pc, #44]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	091b      	lsrs	r3, r3, #4
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	490a      	ldr	r1, [pc, #40]	; (80028f0 <HAL_RCC_ClockConfig+0x1c8>)
 80028c8:	5ccb      	ldrb	r3, [r1, r3]
 80028ca:	fa22 f303 	lsr.w	r3, r2, r3
 80028ce:	4a09      	ldr	r2, [pc, #36]	; (80028f4 <HAL_RCC_ClockConfig+0x1cc>)
 80028d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028d2:	4b09      	ldr	r3, [pc, #36]	; (80028f8 <HAL_RCC_ClockConfig+0x1d0>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff f95a 	bl	8001b90 <HAL_InitTick>

  return HAL_OK;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3710      	adds	r7, #16
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40022000 	.word	0x40022000
 80028ec:	40021000 	.word	0x40021000
 80028f0:	08006b00 	.word	0x08006b00
 80028f4:	20000018 	.word	0x20000018
 80028f8:	2000001c 	.word	0x2000001c

080028fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028fc:	b490      	push	{r4, r7}
 80028fe:	b08a      	sub	sp, #40	; 0x28
 8002900:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002902:	4b2a      	ldr	r3, [pc, #168]	; (80029ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8002904:	1d3c      	adds	r4, r7, #4
 8002906:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002908:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800290c:	f240 2301 	movw	r3, #513	; 0x201
 8002910:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002912:	2300      	movs	r3, #0
 8002914:	61fb      	str	r3, [r7, #28]
 8002916:	2300      	movs	r3, #0
 8002918:	61bb      	str	r3, [r7, #24]
 800291a:	2300      	movs	r3, #0
 800291c:	627b      	str	r3, [r7, #36]	; 0x24
 800291e:	2300      	movs	r3, #0
 8002920:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002922:	2300      	movs	r3, #0
 8002924:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002926:	4b22      	ldr	r3, [pc, #136]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	f003 030c 	and.w	r3, r3, #12
 8002932:	2b04      	cmp	r3, #4
 8002934:	d002      	beq.n	800293c <HAL_RCC_GetSysClockFreq+0x40>
 8002936:	2b08      	cmp	r3, #8
 8002938:	d003      	beq.n	8002942 <HAL_RCC_GetSysClockFreq+0x46>
 800293a:	e02d      	b.n	8002998 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800293c:	4b1d      	ldr	r3, [pc, #116]	; (80029b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800293e:	623b      	str	r3, [r7, #32]
      break;
 8002940:	e02d      	b.n	800299e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	0c9b      	lsrs	r3, r3, #18
 8002946:	f003 030f 	and.w	r3, r3, #15
 800294a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800294e:	4413      	add	r3, r2
 8002950:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002954:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d013      	beq.n	8002988 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002960:	4b13      	ldr	r3, [pc, #76]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	0c5b      	lsrs	r3, r3, #17
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800296e:	4413      	add	r3, r2
 8002970:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002974:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	4a0e      	ldr	r2, [pc, #56]	; (80029b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800297a:	fb02 f203 	mul.w	r2, r2, r3
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	fbb2 f3f3 	udiv	r3, r2, r3
 8002984:	627b      	str	r3, [r7, #36]	; 0x24
 8002986:	e004      	b.n	8002992 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	4a0b      	ldr	r2, [pc, #44]	; (80029b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800298c:	fb02 f303 	mul.w	r3, r2, r3
 8002990:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002994:	623b      	str	r3, [r7, #32]
      break;
 8002996:	e002      	b.n	800299e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002998:	4b06      	ldr	r3, [pc, #24]	; (80029b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800299a:	623b      	str	r3, [r7, #32]
      break;
 800299c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800299e:	6a3b      	ldr	r3, [r7, #32]
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3728      	adds	r7, #40	; 0x28
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bc90      	pop	{r4, r7}
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	08006af0 	.word	0x08006af0
 80029b0:	40021000 	.word	0x40021000
 80029b4:	007a1200 	.word	0x007a1200
 80029b8:	003d0900 	.word	0x003d0900

080029bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029c0:	4b02      	ldr	r3, [pc, #8]	; (80029cc <HAL_RCC_GetHCLKFreq+0x10>)
 80029c2:	681b      	ldr	r3, [r3, #0]
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr
 80029cc:	20000018 	.word	0x20000018

080029d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029d4:	f7ff fff2 	bl	80029bc <HAL_RCC_GetHCLKFreq>
 80029d8:	4602      	mov	r2, r0
 80029da:	4b05      	ldr	r3, [pc, #20]	; (80029f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	0a1b      	lsrs	r3, r3, #8
 80029e0:	f003 0307 	and.w	r3, r3, #7
 80029e4:	4903      	ldr	r1, [pc, #12]	; (80029f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029e6:	5ccb      	ldrb	r3, [r1, r3]
 80029e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	40021000 	.word	0x40021000
 80029f4:	08006b10 	.word	0x08006b10

080029f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029fc:	f7ff ffde 	bl	80029bc <HAL_RCC_GetHCLKFreq>
 8002a00:	4602      	mov	r2, r0
 8002a02:	4b05      	ldr	r3, [pc, #20]	; (8002a18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	0adb      	lsrs	r3, r3, #11
 8002a08:	f003 0307 	and.w	r3, r3, #7
 8002a0c:	4903      	ldr	r1, [pc, #12]	; (8002a1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a0e:	5ccb      	ldrb	r3, [r1, r3]
 8002a10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	08006b10 	.word	0x08006b10

08002a20 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b085      	sub	sp, #20
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a28:	4b0a      	ldr	r3, [pc, #40]	; (8002a54 <RCC_Delay+0x34>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a0a      	ldr	r2, [pc, #40]	; (8002a58 <RCC_Delay+0x38>)
 8002a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a32:	0a5b      	lsrs	r3, r3, #9
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	fb02 f303 	mul.w	r3, r2, r3
 8002a3a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a3c:	bf00      	nop
  }
  while (Delay --);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	1e5a      	subs	r2, r3, #1
 8002a42:	60fa      	str	r2, [r7, #12]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d1f9      	bne.n	8002a3c <RCC_Delay+0x1c>
}
 8002a48:	bf00      	nop
 8002a4a:	bf00      	nop
 8002a4c:	3714      	adds	r7, #20
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bc80      	pop	{r7}
 8002a52:	4770      	bx	lr
 8002a54:	20000018 	.word	0x20000018
 8002a58:	10624dd3 	.word	0x10624dd3

08002a5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d101      	bne.n	8002a6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e041      	b.n	8002af2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d106      	bne.n	8002a88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f7fe fe92 	bl	80017ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2202      	movs	r2, #2
 8002a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	3304      	adds	r3, #4
 8002a98:	4619      	mov	r1, r3
 8002a9a:	4610      	mov	r0, r2
 8002a9c:	f000 fc28 	bl	80032f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2201      	movs	r2, #1
 8002aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
	...

08002afc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b085      	sub	sp, #20
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d001      	beq.n	8002b14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e03a      	b.n	8002b8a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2202      	movs	r2, #2
 8002b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68da      	ldr	r2, [r3, #12]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f042 0201 	orr.w	r2, r2, #1
 8002b2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a18      	ldr	r2, [pc, #96]	; (8002b94 <HAL_TIM_Base_Start_IT+0x98>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d00e      	beq.n	8002b54 <HAL_TIM_Base_Start_IT+0x58>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b3e:	d009      	beq.n	8002b54 <HAL_TIM_Base_Start_IT+0x58>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a14      	ldr	r2, [pc, #80]	; (8002b98 <HAL_TIM_Base_Start_IT+0x9c>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d004      	beq.n	8002b54 <HAL_TIM_Base_Start_IT+0x58>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a13      	ldr	r2, [pc, #76]	; (8002b9c <HAL_TIM_Base_Start_IT+0xa0>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d111      	bne.n	8002b78 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 0307 	and.w	r3, r3, #7
 8002b5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2b06      	cmp	r3, #6
 8002b64:	d010      	beq.n	8002b88 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f042 0201 	orr.w	r2, r2, #1
 8002b74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b76:	e007      	b.n	8002b88 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f042 0201 	orr.w	r2, r2, #1
 8002b86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3714      	adds	r7, #20
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bc80      	pop	{r7}
 8002b92:	4770      	bx	lr
 8002b94:	40012c00 	.word	0x40012c00
 8002b98:	40000400 	.word	0x40000400
 8002b9c:	40000800 	.word	0x40000800

08002ba0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e041      	b.n	8002c36 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d106      	bne.n	8002bcc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 f839 	bl	8002c3e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2202      	movs	r2, #2
 8002bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3304      	adds	r3, #4
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4610      	mov	r0, r2
 8002be0:	f000 fb86 	bl	80032f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2201      	movs	r2, #1
 8002be8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2201      	movs	r2, #1
 8002c18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	b083      	sub	sp, #12
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002c46:	bf00      	nop
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bc80      	pop	{r7}
 8002c4e:	4770      	bx	lr

08002c50 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d109      	bne.n	8002c74 <HAL_TIM_PWM_Start+0x24>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	bf14      	ite	ne
 8002c6c:	2301      	movne	r3, #1
 8002c6e:	2300      	moveq	r3, #0
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	e022      	b.n	8002cba <HAL_TIM_PWM_Start+0x6a>
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	2b04      	cmp	r3, #4
 8002c78:	d109      	bne.n	8002c8e <HAL_TIM_PWM_Start+0x3e>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	bf14      	ite	ne
 8002c86:	2301      	movne	r3, #1
 8002c88:	2300      	moveq	r3, #0
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	e015      	b.n	8002cba <HAL_TIM_PWM_Start+0x6a>
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	2b08      	cmp	r3, #8
 8002c92:	d109      	bne.n	8002ca8 <HAL_TIM_PWM_Start+0x58>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	bf14      	ite	ne
 8002ca0:	2301      	movne	r3, #1
 8002ca2:	2300      	moveq	r3, #0
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	e008      	b.n	8002cba <HAL_TIM_PWM_Start+0x6a>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	bf14      	ite	ne
 8002cb4:	2301      	movne	r3, #1
 8002cb6:	2300      	moveq	r3, #0
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e05e      	b.n	8002d80 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d104      	bne.n	8002cd2 <HAL_TIM_PWM_Start+0x82>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2202      	movs	r2, #2
 8002ccc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cd0:	e013      	b.n	8002cfa <HAL_TIM_PWM_Start+0xaa>
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	2b04      	cmp	r3, #4
 8002cd6:	d104      	bne.n	8002ce2 <HAL_TIM_PWM_Start+0x92>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2202      	movs	r2, #2
 8002cdc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ce0:	e00b      	b.n	8002cfa <HAL_TIM_PWM_Start+0xaa>
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	2b08      	cmp	r3, #8
 8002ce6:	d104      	bne.n	8002cf2 <HAL_TIM_PWM_Start+0xa2>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2202      	movs	r2, #2
 8002cec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cf0:	e003      	b.n	8002cfa <HAL_TIM_PWM_Start+0xaa>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	6839      	ldr	r1, [r7, #0]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f000 fd74 	bl	80037f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a1e      	ldr	r2, [pc, #120]	; (8002d88 <HAL_TIM_PWM_Start+0x138>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d107      	bne.n	8002d22 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a18      	ldr	r2, [pc, #96]	; (8002d88 <HAL_TIM_PWM_Start+0x138>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d00e      	beq.n	8002d4a <HAL_TIM_PWM_Start+0xfa>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d34:	d009      	beq.n	8002d4a <HAL_TIM_PWM_Start+0xfa>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a14      	ldr	r2, [pc, #80]	; (8002d8c <HAL_TIM_PWM_Start+0x13c>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d004      	beq.n	8002d4a <HAL_TIM_PWM_Start+0xfa>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a12      	ldr	r2, [pc, #72]	; (8002d90 <HAL_TIM_PWM_Start+0x140>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d111      	bne.n	8002d6e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	f003 0307 	and.w	r3, r3, #7
 8002d54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2b06      	cmp	r3, #6
 8002d5a:	d010      	beq.n	8002d7e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f042 0201 	orr.w	r2, r2, #1
 8002d6a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d6c:	e007      	b.n	8002d7e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f042 0201 	orr.w	r2, r2, #1
 8002d7c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3710      	adds	r7, #16
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	40012c00 	.word	0x40012c00
 8002d8c:	40000400 	.word	0x40000400
 8002d90:	40000800 	.word	0x40000800

08002d94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	691b      	ldr	r3, [r3, #16]
 8002da2:	f003 0302 	and.w	r3, r3, #2
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d122      	bne.n	8002df0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	f003 0302 	and.w	r3, r3, #2
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d11b      	bne.n	8002df0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f06f 0202 	mvn.w	r2, #2
 8002dc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	699b      	ldr	r3, [r3, #24]
 8002dce:	f003 0303 	and.w	r3, r3, #3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d003      	beq.n	8002dde <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f000 fa6f 	bl	80032ba <HAL_TIM_IC_CaptureCallback>
 8002ddc:	e005      	b.n	8002dea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f000 fa62 	bl	80032a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f000 fa71 	bl	80032cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	f003 0304 	and.w	r3, r3, #4
 8002dfa:	2b04      	cmp	r3, #4
 8002dfc:	d122      	bne.n	8002e44 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	f003 0304 	and.w	r3, r3, #4
 8002e08:	2b04      	cmp	r3, #4
 8002e0a:	d11b      	bne.n	8002e44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f06f 0204 	mvn.w	r2, #4
 8002e14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2202      	movs	r2, #2
 8002e1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	699b      	ldr	r3, [r3, #24]
 8002e22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d003      	beq.n	8002e32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 fa45 	bl	80032ba <HAL_TIM_IC_CaptureCallback>
 8002e30:	e005      	b.n	8002e3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f000 fa38 	bl	80032a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f000 fa47 	bl	80032cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	691b      	ldr	r3, [r3, #16]
 8002e4a:	f003 0308 	and.w	r3, r3, #8
 8002e4e:	2b08      	cmp	r3, #8
 8002e50:	d122      	bne.n	8002e98 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	f003 0308 	and.w	r3, r3, #8
 8002e5c:	2b08      	cmp	r3, #8
 8002e5e:	d11b      	bne.n	8002e98 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f06f 0208 	mvn.w	r2, #8
 8002e68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2204      	movs	r2, #4
 8002e6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	69db      	ldr	r3, [r3, #28]
 8002e76:	f003 0303 	and.w	r3, r3, #3
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d003      	beq.n	8002e86 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f000 fa1b 	bl	80032ba <HAL_TIM_IC_CaptureCallback>
 8002e84:	e005      	b.n	8002e92 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f000 fa0e 	bl	80032a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f000 fa1d 	bl	80032cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	f003 0310 	and.w	r3, r3, #16
 8002ea2:	2b10      	cmp	r3, #16
 8002ea4:	d122      	bne.n	8002eec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	f003 0310 	and.w	r3, r3, #16
 8002eb0:	2b10      	cmp	r3, #16
 8002eb2:	d11b      	bne.n	8002eec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f06f 0210 	mvn.w	r2, #16
 8002ebc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2208      	movs	r2, #8
 8002ec2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	69db      	ldr	r3, [r3, #28]
 8002eca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d003      	beq.n	8002eda <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f000 f9f1 	bl	80032ba <HAL_TIM_IC_CaptureCallback>
 8002ed8:	e005      	b.n	8002ee6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f000 f9e4 	bl	80032a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 f9f3 	bl	80032cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	691b      	ldr	r3, [r3, #16]
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d10e      	bne.n	8002f18 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	f003 0301 	and.w	r3, r3, #1
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d107      	bne.n	8002f18 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f06f 0201 	mvn.w	r2, #1
 8002f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f7fe fbfc 	bl	8001710 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	691b      	ldr	r3, [r3, #16]
 8002f1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f22:	2b80      	cmp	r3, #128	; 0x80
 8002f24:	d10e      	bne.n	8002f44 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f30:	2b80      	cmp	r3, #128	; 0x80
 8002f32:	d107      	bne.n	8002f44 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 fd32 	bl	80039a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f4e:	2b40      	cmp	r3, #64	; 0x40
 8002f50:	d10e      	bne.n	8002f70 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f5c:	2b40      	cmp	r3, #64	; 0x40
 8002f5e:	d107      	bne.n	8002f70 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 f9b7 	bl	80032de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	691b      	ldr	r3, [r3, #16]
 8002f76:	f003 0320 	and.w	r3, r3, #32
 8002f7a:	2b20      	cmp	r3, #32
 8002f7c:	d10e      	bne.n	8002f9c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	f003 0320 	and.w	r3, r3, #32
 8002f88:	2b20      	cmp	r3, #32
 8002f8a:	d107      	bne.n	8002f9c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f06f 0220 	mvn.w	r2, #32
 8002f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f000 fcfd 	bl	8003996 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f9c:	bf00      	nop
 8002f9e:	3708      	adds	r7, #8
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d101      	bne.n	8002fbe <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002fba:	2302      	movs	r3, #2
 8002fbc:	e0ac      	b.n	8003118 <HAL_TIM_PWM_ConfigChannel+0x174>
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2b0c      	cmp	r3, #12
 8002fca:	f200 809f 	bhi.w	800310c <HAL_TIM_PWM_ConfigChannel+0x168>
 8002fce:	a201      	add	r2, pc, #4	; (adr r2, 8002fd4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fd4:	08003009 	.word	0x08003009
 8002fd8:	0800310d 	.word	0x0800310d
 8002fdc:	0800310d 	.word	0x0800310d
 8002fe0:	0800310d 	.word	0x0800310d
 8002fe4:	08003049 	.word	0x08003049
 8002fe8:	0800310d 	.word	0x0800310d
 8002fec:	0800310d 	.word	0x0800310d
 8002ff0:	0800310d 	.word	0x0800310d
 8002ff4:	0800308b 	.word	0x0800308b
 8002ff8:	0800310d 	.word	0x0800310d
 8002ffc:	0800310d 	.word	0x0800310d
 8003000:	0800310d 	.word	0x0800310d
 8003004:	080030cb 	.word	0x080030cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	68b9      	ldr	r1, [r7, #8]
 800300e:	4618      	mov	r0, r3
 8003010:	f000 f9d0 	bl	80033b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	699a      	ldr	r2, [r3, #24]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f042 0208 	orr.w	r2, r2, #8
 8003022:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	699a      	ldr	r2, [r3, #24]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0204 	bic.w	r2, r2, #4
 8003032:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6999      	ldr	r1, [r3, #24]
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	691a      	ldr	r2, [r3, #16]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	430a      	orrs	r2, r1
 8003044:	619a      	str	r2, [r3, #24]
      break;
 8003046:	e062      	b.n	800310e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	68b9      	ldr	r1, [r7, #8]
 800304e:	4618      	mov	r0, r3
 8003050:	f000 fa16 	bl	8003480 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	699a      	ldr	r2, [r3, #24]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003062:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	699a      	ldr	r2, [r3, #24]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003072:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	6999      	ldr	r1, [r3, #24]
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	691b      	ldr	r3, [r3, #16]
 800307e:	021a      	lsls	r2, r3, #8
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	430a      	orrs	r2, r1
 8003086:	619a      	str	r2, [r3, #24]
      break;
 8003088:	e041      	b.n	800310e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68b9      	ldr	r1, [r7, #8]
 8003090:	4618      	mov	r0, r3
 8003092:	f000 fa5f 	bl	8003554 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	69da      	ldr	r2, [r3, #28]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f042 0208 	orr.w	r2, r2, #8
 80030a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	69da      	ldr	r2, [r3, #28]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 0204 	bic.w	r2, r2, #4
 80030b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	69d9      	ldr	r1, [r3, #28]
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	691a      	ldr	r2, [r3, #16]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	61da      	str	r2, [r3, #28]
      break;
 80030c8:	e021      	b.n	800310e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	68b9      	ldr	r1, [r7, #8]
 80030d0:	4618      	mov	r0, r3
 80030d2:	f000 faa9 	bl	8003628 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	69da      	ldr	r2, [r3, #28]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	69da      	ldr	r2, [r3, #28]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	69d9      	ldr	r1, [r3, #28]
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	691b      	ldr	r3, [r3, #16]
 8003100:	021a      	lsls	r2, r3, #8
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	430a      	orrs	r2, r1
 8003108:	61da      	str	r2, [r3, #28]
      break;
 800310a:	e000      	b.n	800310e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800310c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003116:	2300      	movs	r3, #0
}
 8003118:	4618      	mov	r0, r3
 800311a:	3710      	adds	r7, #16
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003130:	2b01      	cmp	r3, #1
 8003132:	d101      	bne.n	8003138 <HAL_TIM_ConfigClockSource+0x18>
 8003134:	2302      	movs	r3, #2
 8003136:	e0b3      	b.n	80032a0 <HAL_TIM_ConfigClockSource+0x180>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2202      	movs	r2, #2
 8003144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003156:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800315e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	68fa      	ldr	r2, [r7, #12]
 8003166:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003170:	d03e      	beq.n	80031f0 <HAL_TIM_ConfigClockSource+0xd0>
 8003172:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003176:	f200 8087 	bhi.w	8003288 <HAL_TIM_ConfigClockSource+0x168>
 800317a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800317e:	f000 8085 	beq.w	800328c <HAL_TIM_ConfigClockSource+0x16c>
 8003182:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003186:	d87f      	bhi.n	8003288 <HAL_TIM_ConfigClockSource+0x168>
 8003188:	2b70      	cmp	r3, #112	; 0x70
 800318a:	d01a      	beq.n	80031c2 <HAL_TIM_ConfigClockSource+0xa2>
 800318c:	2b70      	cmp	r3, #112	; 0x70
 800318e:	d87b      	bhi.n	8003288 <HAL_TIM_ConfigClockSource+0x168>
 8003190:	2b60      	cmp	r3, #96	; 0x60
 8003192:	d050      	beq.n	8003236 <HAL_TIM_ConfigClockSource+0x116>
 8003194:	2b60      	cmp	r3, #96	; 0x60
 8003196:	d877      	bhi.n	8003288 <HAL_TIM_ConfigClockSource+0x168>
 8003198:	2b50      	cmp	r3, #80	; 0x50
 800319a:	d03c      	beq.n	8003216 <HAL_TIM_ConfigClockSource+0xf6>
 800319c:	2b50      	cmp	r3, #80	; 0x50
 800319e:	d873      	bhi.n	8003288 <HAL_TIM_ConfigClockSource+0x168>
 80031a0:	2b40      	cmp	r3, #64	; 0x40
 80031a2:	d058      	beq.n	8003256 <HAL_TIM_ConfigClockSource+0x136>
 80031a4:	2b40      	cmp	r3, #64	; 0x40
 80031a6:	d86f      	bhi.n	8003288 <HAL_TIM_ConfigClockSource+0x168>
 80031a8:	2b30      	cmp	r3, #48	; 0x30
 80031aa:	d064      	beq.n	8003276 <HAL_TIM_ConfigClockSource+0x156>
 80031ac:	2b30      	cmp	r3, #48	; 0x30
 80031ae:	d86b      	bhi.n	8003288 <HAL_TIM_ConfigClockSource+0x168>
 80031b0:	2b20      	cmp	r3, #32
 80031b2:	d060      	beq.n	8003276 <HAL_TIM_ConfigClockSource+0x156>
 80031b4:	2b20      	cmp	r3, #32
 80031b6:	d867      	bhi.n	8003288 <HAL_TIM_ConfigClockSource+0x168>
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d05c      	beq.n	8003276 <HAL_TIM_ConfigClockSource+0x156>
 80031bc:	2b10      	cmp	r3, #16
 80031be:	d05a      	beq.n	8003276 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80031c0:	e062      	b.n	8003288 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6818      	ldr	r0, [r3, #0]
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	6899      	ldr	r1, [r3, #8]
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	685a      	ldr	r2, [r3, #4]
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	f000 faee 	bl	80037b2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80031e4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	609a      	str	r2, [r3, #8]
      break;
 80031ee:	e04e      	b.n	800328e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6818      	ldr	r0, [r3, #0]
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	6899      	ldr	r1, [r3, #8]
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	685a      	ldr	r2, [r3, #4]
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	f000 fad7 	bl	80037b2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	689a      	ldr	r2, [r3, #8]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003212:	609a      	str	r2, [r3, #8]
      break;
 8003214:	e03b      	b.n	800328e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6818      	ldr	r0, [r3, #0]
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	6859      	ldr	r1, [r3, #4]
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	461a      	mov	r2, r3
 8003224:	f000 fa4e 	bl	80036c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2150      	movs	r1, #80	; 0x50
 800322e:	4618      	mov	r0, r3
 8003230:	f000 faa5 	bl	800377e <TIM_ITRx_SetConfig>
      break;
 8003234:	e02b      	b.n	800328e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6818      	ldr	r0, [r3, #0]
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	6859      	ldr	r1, [r3, #4]
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	461a      	mov	r2, r3
 8003244:	f000 fa6c 	bl	8003720 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	2160      	movs	r1, #96	; 0x60
 800324e:	4618      	mov	r0, r3
 8003250:	f000 fa95 	bl	800377e <TIM_ITRx_SetConfig>
      break;
 8003254:	e01b      	b.n	800328e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6818      	ldr	r0, [r3, #0]
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	6859      	ldr	r1, [r3, #4]
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	461a      	mov	r2, r3
 8003264:	f000 fa2e 	bl	80036c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2140      	movs	r1, #64	; 0x40
 800326e:	4618      	mov	r0, r3
 8003270:	f000 fa85 	bl	800377e <TIM_ITRx_SetConfig>
      break;
 8003274:	e00b      	b.n	800328e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4619      	mov	r1, r3
 8003280:	4610      	mov	r0, r2
 8003282:	f000 fa7c 	bl	800377e <TIM_ITRx_SetConfig>
        break;
 8003286:	e002      	b.n	800328e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003288:	bf00      	nop
 800328a:	e000      	b.n	800328e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800328c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032b0:	bf00      	nop
 80032b2:	370c      	adds	r7, #12
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bc80      	pop	{r7}
 80032b8:	4770      	bx	lr

080032ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80032ba:	b480      	push	{r7}
 80032bc:	b083      	sub	sp, #12
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032c2:	bf00      	nop
 80032c4:	370c      	adds	r7, #12
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bc80      	pop	{r7}
 80032ca:	4770      	bx	lr

080032cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032d4:	bf00      	nop
 80032d6:	370c      	adds	r7, #12
 80032d8:	46bd      	mov	sp, r7
 80032da:	bc80      	pop	{r7}
 80032dc:	4770      	bx	lr

080032de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80032de:	b480      	push	{r7}
 80032e0:	b083      	sub	sp, #12
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80032e6:	bf00      	nop
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bc80      	pop	{r7}
 80032ee:	4770      	bx	lr

080032f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b085      	sub	sp, #20
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	4a29      	ldr	r2, [pc, #164]	; (80033a8 <TIM_Base_SetConfig+0xb8>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d00b      	beq.n	8003320 <TIM_Base_SetConfig+0x30>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800330e:	d007      	beq.n	8003320 <TIM_Base_SetConfig+0x30>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4a26      	ldr	r2, [pc, #152]	; (80033ac <TIM_Base_SetConfig+0xbc>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d003      	beq.n	8003320 <TIM_Base_SetConfig+0x30>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4a25      	ldr	r2, [pc, #148]	; (80033b0 <TIM_Base_SetConfig+0xc0>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d108      	bne.n	8003332 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003326:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	4313      	orrs	r3, r2
 8003330:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a1c      	ldr	r2, [pc, #112]	; (80033a8 <TIM_Base_SetConfig+0xb8>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d00b      	beq.n	8003352 <TIM_Base_SetConfig+0x62>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003340:	d007      	beq.n	8003352 <TIM_Base_SetConfig+0x62>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a19      	ldr	r2, [pc, #100]	; (80033ac <TIM_Base_SetConfig+0xbc>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d003      	beq.n	8003352 <TIM_Base_SetConfig+0x62>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a18      	ldr	r2, [pc, #96]	; (80033b0 <TIM_Base_SetConfig+0xc0>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d108      	bne.n	8003364 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003358:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	68fa      	ldr	r2, [r7, #12]
 8003360:	4313      	orrs	r3, r2
 8003362:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	4313      	orrs	r3, r2
 8003370:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	68fa      	ldr	r2, [r7, #12]
 8003376:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	689a      	ldr	r2, [r3, #8]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a07      	ldr	r2, [pc, #28]	; (80033a8 <TIM_Base_SetConfig+0xb8>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d103      	bne.n	8003398 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	691a      	ldr	r2, [r3, #16]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2201      	movs	r2, #1
 800339c:	615a      	str	r2, [r3, #20]
}
 800339e:	bf00      	nop
 80033a0:	3714      	adds	r7, #20
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bc80      	pop	{r7}
 80033a6:	4770      	bx	lr
 80033a8:	40012c00 	.word	0x40012c00
 80033ac:	40000400 	.word	0x40000400
 80033b0:	40000800 	.word	0x40000800

080033b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b087      	sub	sp, #28
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a1b      	ldr	r3, [r3, #32]
 80033c2:	f023 0201 	bic.w	r2, r3, #1
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a1b      	ldr	r3, [r3, #32]
 80033ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	699b      	ldr	r3, [r3, #24]
 80033da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f023 0303 	bic.w	r3, r3, #3
 80033ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	68fa      	ldr	r2, [r7, #12]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	f023 0302 	bic.w	r3, r3, #2
 80033fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	697a      	ldr	r2, [r7, #20]
 8003404:	4313      	orrs	r3, r2
 8003406:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4a1c      	ldr	r2, [pc, #112]	; (800347c <TIM_OC1_SetConfig+0xc8>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d10c      	bne.n	800342a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	f023 0308 	bic.w	r3, r3, #8
 8003416:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	697a      	ldr	r2, [r7, #20]
 800341e:	4313      	orrs	r3, r2
 8003420:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	f023 0304 	bic.w	r3, r3, #4
 8003428:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a13      	ldr	r2, [pc, #76]	; (800347c <TIM_OC1_SetConfig+0xc8>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d111      	bne.n	8003456 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003438:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003440:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	695b      	ldr	r3, [r3, #20]
 8003446:	693a      	ldr	r2, [r7, #16]
 8003448:	4313      	orrs	r3, r2
 800344a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	693a      	ldr	r2, [r7, #16]
 8003452:	4313      	orrs	r3, r2
 8003454:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	693a      	ldr	r2, [r7, #16]
 800345a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	68fa      	ldr	r2, [r7, #12]
 8003460:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	685a      	ldr	r2, [r3, #4]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	697a      	ldr	r2, [r7, #20]
 800346e:	621a      	str	r2, [r3, #32]
}
 8003470:	bf00      	nop
 8003472:	371c      	adds	r7, #28
 8003474:	46bd      	mov	sp, r7
 8003476:	bc80      	pop	{r7}
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	40012c00 	.word	0x40012c00

08003480 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003480:	b480      	push	{r7}
 8003482:	b087      	sub	sp, #28
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a1b      	ldr	r3, [r3, #32]
 800348e:	f023 0210 	bic.w	r2, r3, #16
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a1b      	ldr	r3, [r3, #32]
 800349a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	699b      	ldr	r3, [r3, #24]
 80034a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	021b      	lsls	r3, r3, #8
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	f023 0320 	bic.w	r3, r3, #32
 80034ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	011b      	lsls	r3, r3, #4
 80034d2:	697a      	ldr	r2, [r7, #20]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a1d      	ldr	r2, [pc, #116]	; (8003550 <TIM_OC2_SetConfig+0xd0>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d10d      	bne.n	80034fc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	011b      	lsls	r3, r3, #4
 80034ee:	697a      	ldr	r2, [r7, #20]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a14      	ldr	r2, [pc, #80]	; (8003550 <TIM_OC2_SetConfig+0xd0>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d113      	bne.n	800352c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800350a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003512:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	693a      	ldr	r2, [r7, #16]
 800351c:	4313      	orrs	r3, r2
 800351e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	699b      	ldr	r3, [r3, #24]
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	4313      	orrs	r3, r2
 800352a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	693a      	ldr	r2, [r7, #16]
 8003530:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	68fa      	ldr	r2, [r7, #12]
 8003536:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685a      	ldr	r2, [r3, #4]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	697a      	ldr	r2, [r7, #20]
 8003544:	621a      	str	r2, [r3, #32]
}
 8003546:	bf00      	nop
 8003548:	371c      	adds	r7, #28
 800354a:	46bd      	mov	sp, r7
 800354c:	bc80      	pop	{r7}
 800354e:	4770      	bx	lr
 8003550:	40012c00 	.word	0x40012c00

08003554 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003554:	b480      	push	{r7}
 8003556:	b087      	sub	sp, #28
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a1b      	ldr	r3, [r3, #32]
 8003562:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a1b      	ldr	r3, [r3, #32]
 800356e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	69db      	ldr	r3, [r3, #28]
 800357a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003582:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f023 0303 	bic.w	r3, r3, #3
 800358a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	68fa      	ldr	r2, [r7, #12]
 8003592:	4313      	orrs	r3, r2
 8003594:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800359c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	021b      	lsls	r3, r3, #8
 80035a4:	697a      	ldr	r2, [r7, #20]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a1d      	ldr	r2, [pc, #116]	; (8003624 <TIM_OC3_SetConfig+0xd0>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d10d      	bne.n	80035ce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	021b      	lsls	r3, r3, #8
 80035c0:	697a      	ldr	r2, [r7, #20]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a14      	ldr	r2, [pc, #80]	; (8003624 <TIM_OC3_SetConfig+0xd0>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d113      	bne.n	80035fe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80035e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	695b      	ldr	r3, [r3, #20]
 80035ea:	011b      	lsls	r3, r3, #4
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	699b      	ldr	r3, [r3, #24]
 80035f6:	011b      	lsls	r3, r3, #4
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	693a      	ldr	r2, [r7, #16]
 8003602:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68fa      	ldr	r2, [r7, #12]
 8003608:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	685a      	ldr	r2, [r3, #4]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	697a      	ldr	r2, [r7, #20]
 8003616:	621a      	str	r2, [r3, #32]
}
 8003618:	bf00      	nop
 800361a:	371c      	adds	r7, #28
 800361c:	46bd      	mov	sp, r7
 800361e:	bc80      	pop	{r7}
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	40012c00 	.word	0x40012c00

08003628 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003628:	b480      	push	{r7}
 800362a:	b087      	sub	sp, #28
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6a1b      	ldr	r3, [r3, #32]
 8003636:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a1b      	ldr	r3, [r3, #32]
 8003642:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	69db      	ldr	r3, [r3, #28]
 800364e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003656:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800365e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	021b      	lsls	r3, r3, #8
 8003666:	68fa      	ldr	r2, [r7, #12]
 8003668:	4313      	orrs	r3, r2
 800366a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003672:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	031b      	lsls	r3, r3, #12
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	4313      	orrs	r3, r2
 800367e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a0f      	ldr	r2, [pc, #60]	; (80036c0 <TIM_OC4_SetConfig+0x98>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d109      	bne.n	800369c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800368e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	695b      	ldr	r3, [r3, #20]
 8003694:	019b      	lsls	r3, r3, #6
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	4313      	orrs	r3, r2
 800369a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	697a      	ldr	r2, [r7, #20]
 80036a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	68fa      	ldr	r2, [r7, #12]
 80036a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	685a      	ldr	r2, [r3, #4]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	621a      	str	r2, [r3, #32]
}
 80036b6:	bf00      	nop
 80036b8:	371c      	adds	r7, #28
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bc80      	pop	{r7}
 80036be:	4770      	bx	lr
 80036c0:	40012c00 	.word	0x40012c00

080036c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b087      	sub	sp, #28
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6a1b      	ldr	r3, [r3, #32]
 80036d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	6a1b      	ldr	r3, [r3, #32]
 80036da:	f023 0201 	bic.w	r2, r3, #1
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	699b      	ldr	r3, [r3, #24]
 80036e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	011b      	lsls	r3, r3, #4
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	f023 030a 	bic.w	r3, r3, #10
 8003700:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003702:	697a      	ldr	r2, [r7, #20]
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	4313      	orrs	r3, r2
 8003708:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	693a      	ldr	r2, [r7, #16]
 800370e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	697a      	ldr	r2, [r7, #20]
 8003714:	621a      	str	r2, [r3, #32]
}
 8003716:	bf00      	nop
 8003718:	371c      	adds	r7, #28
 800371a:	46bd      	mov	sp, r7
 800371c:	bc80      	pop	{r7}
 800371e:	4770      	bx	lr

08003720 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003720:	b480      	push	{r7}
 8003722:	b087      	sub	sp, #28
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	f023 0210 	bic.w	r2, r3, #16
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	699b      	ldr	r3, [r3, #24]
 800373c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800374a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	031b      	lsls	r3, r3, #12
 8003750:	697a      	ldr	r2, [r7, #20]
 8003752:	4313      	orrs	r3, r2
 8003754:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800375c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	011b      	lsls	r3, r3, #4
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	4313      	orrs	r3, r2
 8003766:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	697a      	ldr	r2, [r7, #20]
 800376c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	621a      	str	r2, [r3, #32]
}
 8003774:	bf00      	nop
 8003776:	371c      	adds	r7, #28
 8003778:	46bd      	mov	sp, r7
 800377a:	bc80      	pop	{r7}
 800377c:	4770      	bx	lr

0800377e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800377e:	b480      	push	{r7}
 8003780:	b085      	sub	sp, #20
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
 8003786:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003794:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003796:	683a      	ldr	r2, [r7, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	4313      	orrs	r3, r2
 800379c:	f043 0307 	orr.w	r3, r3, #7
 80037a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	609a      	str	r2, [r3, #8]
}
 80037a8:	bf00      	nop
 80037aa:	3714      	adds	r7, #20
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bc80      	pop	{r7}
 80037b0:	4770      	bx	lr

080037b2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80037b2:	b480      	push	{r7}
 80037b4:	b087      	sub	sp, #28
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	60f8      	str	r0, [r7, #12]
 80037ba:	60b9      	str	r1, [r7, #8]
 80037bc:	607a      	str	r2, [r7, #4]
 80037be:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80037cc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	021a      	lsls	r2, r3, #8
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	431a      	orrs	r2, r3
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	4313      	orrs	r3, r2
 80037da:	697a      	ldr	r2, [r7, #20]
 80037dc:	4313      	orrs	r3, r2
 80037de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	697a      	ldr	r2, [r7, #20]
 80037e4:	609a      	str	r2, [r3, #8]
}
 80037e6:	bf00      	nop
 80037e8:	371c      	adds	r7, #28
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bc80      	pop	{r7}
 80037ee:	4770      	bx	lr

080037f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b087      	sub	sp, #28
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	f003 031f 	and.w	r3, r3, #31
 8003802:	2201      	movs	r2, #1
 8003804:	fa02 f303 	lsl.w	r3, r2, r3
 8003808:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6a1a      	ldr	r2, [r3, #32]
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	43db      	mvns	r3, r3
 8003812:	401a      	ands	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6a1a      	ldr	r2, [r3, #32]
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	f003 031f 	and.w	r3, r3, #31
 8003822:	6879      	ldr	r1, [r7, #4]
 8003824:	fa01 f303 	lsl.w	r3, r1, r3
 8003828:	431a      	orrs	r2, r3
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	621a      	str	r2, [r3, #32]
}
 800382e:	bf00      	nop
 8003830:	371c      	adds	r7, #28
 8003832:	46bd      	mov	sp, r7
 8003834:	bc80      	pop	{r7}
 8003836:	4770      	bx	lr

08003838 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003838:	b480      	push	{r7}
 800383a:	b085      	sub	sp, #20
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003848:	2b01      	cmp	r3, #1
 800384a:	d101      	bne.n	8003850 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800384c:	2302      	movs	r3, #2
 800384e:	e046      	b.n	80038de <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2202      	movs	r2, #2
 800385c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003876:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	68fa      	ldr	r2, [r7, #12]
 800387e:	4313      	orrs	r3, r2
 8003880:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	68fa      	ldr	r2, [r7, #12]
 8003888:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a16      	ldr	r2, [pc, #88]	; (80038e8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d00e      	beq.n	80038b2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800389c:	d009      	beq.n	80038b2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a12      	ldr	r2, [pc, #72]	; (80038ec <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d004      	beq.n	80038b2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a10      	ldr	r2, [pc, #64]	; (80038f0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d10c      	bne.n	80038cc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	68ba      	ldr	r2, [r7, #8]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68ba      	ldr	r2, [r7, #8]
 80038ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3714      	adds	r7, #20
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bc80      	pop	{r7}
 80038e6:	4770      	bx	lr
 80038e8:	40012c00 	.word	0x40012c00
 80038ec:	40000400 	.word	0x40000400
 80038f0:	40000800 	.word	0x40000800

080038f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b085      	sub	sp, #20
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80038fe:	2300      	movs	r3, #0
 8003900:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003908:	2b01      	cmp	r3, #1
 800390a:	d101      	bne.n	8003910 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800390c:	2302      	movs	r3, #2
 800390e:	e03d      	b.n	800398c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	4313      	orrs	r3, r2
 8003924:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	4313      	orrs	r3, r2
 8003932:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	4313      	orrs	r3, r2
 8003940:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4313      	orrs	r3, r2
 800394e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	4313      	orrs	r3, r2
 800395c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	695b      	ldr	r3, [r3, #20]
 8003968:	4313      	orrs	r3, r2
 800396a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	69db      	ldr	r3, [r3, #28]
 8003976:	4313      	orrs	r3, r2
 8003978:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800398a:	2300      	movs	r3, #0
}
 800398c:	4618      	mov	r0, r3
 800398e:	3714      	adds	r7, #20
 8003990:	46bd      	mov	sp, r7
 8003992:	bc80      	pop	{r7}
 8003994:	4770      	bx	lr

08003996 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003996:	b480      	push	{r7}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800399e:	bf00      	nop
 80039a0:	370c      	adds	r7, #12
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bc80      	pop	{r7}
 80039a6:	4770      	bx	lr

080039a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bc80      	pop	{r7}
 80039b8:	4770      	bx	lr

080039ba <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b082      	sub	sp, #8
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d101      	bne.n	80039cc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e03f      	b.n	8003a4c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d106      	bne.n	80039e6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f7fd ff4f 	bl	8001884 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2224      	movs	r2, #36	; 0x24
 80039ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	68da      	ldr	r2, [r3, #12]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039fc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f000 f904 	bl	8003c0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	691a      	ldr	r2, [r3, #16]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a12:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	695a      	ldr	r2, [r3, #20]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a22:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	68da      	ldr	r2, [r3, #12]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a32:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2220      	movs	r2, #32
 8003a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2220      	movs	r2, #32
 8003a46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3708      	adds	r7, #8
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b08a      	sub	sp, #40	; 0x28
 8003a58:	af02      	add	r7, sp, #8
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	603b      	str	r3, [r7, #0]
 8003a60:	4613      	mov	r3, r2
 8003a62:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	2b20      	cmp	r3, #32
 8003a72:	d17c      	bne.n	8003b6e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d002      	beq.n	8003a80 <HAL_UART_Transmit+0x2c>
 8003a7a:	88fb      	ldrh	r3, [r7, #6]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d101      	bne.n	8003a84 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e075      	b.n	8003b70 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d101      	bne.n	8003a92 <HAL_UART_Transmit+0x3e>
 8003a8e:	2302      	movs	r3, #2
 8003a90:	e06e      	b.n	8003b70 <HAL_UART_Transmit+0x11c>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2201      	movs	r2, #1
 8003a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2221      	movs	r2, #33	; 0x21
 8003aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003aa8:	f7fe f8b4 	bl	8001c14 <HAL_GetTick>
 8003aac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	88fa      	ldrh	r2, [r7, #6]
 8003ab2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	88fa      	ldrh	r2, [r7, #6]
 8003ab8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ac2:	d108      	bne.n	8003ad6 <HAL_UART_Transmit+0x82>
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	691b      	ldr	r3, [r3, #16]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d104      	bne.n	8003ad6 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003acc:	2300      	movs	r3, #0
 8003ace:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	61bb      	str	r3, [r7, #24]
 8003ad4:	e003      	b.n	8003ade <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ada:	2300      	movs	r3, #0
 8003adc:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003ae6:	e02a      	b.n	8003b3e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	9300      	str	r3, [sp, #0]
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	2200      	movs	r2, #0
 8003af0:	2180      	movs	r1, #128	; 0x80
 8003af2:	68f8      	ldr	r0, [r7, #12]
 8003af4:	f000 f840 	bl	8003b78 <UART_WaitOnFlagUntilTimeout>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d001      	beq.n	8003b02 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e036      	b.n	8003b70 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d10b      	bne.n	8003b20 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	881b      	ldrh	r3, [r3, #0]
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b16:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	3302      	adds	r3, #2
 8003b1c:	61bb      	str	r3, [r7, #24]
 8003b1e:	e007      	b.n	8003b30 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	781a      	ldrb	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	3b01      	subs	r3, #1
 8003b38:	b29a      	uxth	r2, r3
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1cf      	bne.n	8003ae8 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	9300      	str	r3, [sp, #0]
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	2140      	movs	r1, #64	; 0x40
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f000 f810 	bl	8003b78 <UART_WaitOnFlagUntilTimeout>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e006      	b.n	8003b70 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2220      	movs	r2, #32
 8003b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	e000      	b.n	8003b70 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003b6e:	2302      	movs	r3, #2
  }
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3720      	adds	r7, #32
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	60f8      	str	r0, [r7, #12]
 8003b80:	60b9      	str	r1, [r7, #8]
 8003b82:	603b      	str	r3, [r7, #0]
 8003b84:	4613      	mov	r3, r2
 8003b86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b88:	e02c      	b.n	8003be4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b8a:	69bb      	ldr	r3, [r7, #24]
 8003b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b90:	d028      	beq.n	8003be4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d007      	beq.n	8003ba8 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b98:	f7fe f83c 	bl	8001c14 <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	69ba      	ldr	r2, [r7, #24]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d21d      	bcs.n	8003be4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	68da      	ldr	r2, [r3, #12]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003bb6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	695a      	ldr	r2, [r3, #20]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 0201 	bic.w	r2, r2, #1
 8003bc6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2220      	movs	r2, #32
 8003bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2220      	movs	r2, #32
 8003bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e00f      	b.n	8003c04 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	4013      	ands	r3, r2
 8003bee:	68ba      	ldr	r2, [r7, #8]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	bf0c      	ite	eq
 8003bf4:	2301      	moveq	r3, #1
 8003bf6:	2300      	movne	r3, #0
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	79fb      	ldrb	r3, [r7, #7]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d0c3      	beq.n	8003b8a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c02:	2300      	movs	r3, #0
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3710      	adds	r7, #16
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}

08003c0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	68da      	ldr	r2, [r3, #12]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	430a      	orrs	r2, r1
 8003c28:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	689a      	ldr	r2, [r3, #8]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	691b      	ldr	r3, [r3, #16]
 8003c32:	431a      	orrs	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003c46:	f023 030c 	bic.w	r3, r3, #12
 8003c4a:	687a      	ldr	r2, [r7, #4]
 8003c4c:	6812      	ldr	r2, [r2, #0]
 8003c4e:	68b9      	ldr	r1, [r7, #8]
 8003c50:	430b      	orrs	r3, r1
 8003c52:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	699a      	ldr	r2, [r3, #24]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	430a      	orrs	r2, r1
 8003c68:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a2c      	ldr	r2, [pc, #176]	; (8003d20 <UART_SetConfig+0x114>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d103      	bne.n	8003c7c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003c74:	f7fe fec0 	bl	80029f8 <HAL_RCC_GetPCLK2Freq>
 8003c78:	60f8      	str	r0, [r7, #12]
 8003c7a:	e002      	b.n	8003c82 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003c7c:	f7fe fea8 	bl	80029d0 <HAL_RCC_GetPCLK1Freq>
 8003c80:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c82:	68fa      	ldr	r2, [r7, #12]
 8003c84:	4613      	mov	r3, r2
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	4413      	add	r3, r2
 8003c8a:	009a      	lsls	r2, r3, #2
 8003c8c:	441a      	add	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c98:	4a22      	ldr	r2, [pc, #136]	; (8003d24 <UART_SetConfig+0x118>)
 8003c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c9e:	095b      	lsrs	r3, r3, #5
 8003ca0:	0119      	lsls	r1, r3, #4
 8003ca2:	68fa      	ldr	r2, [r7, #12]
 8003ca4:	4613      	mov	r3, r2
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	4413      	add	r3, r2
 8003caa:	009a      	lsls	r2, r3, #2
 8003cac:	441a      	add	r2, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cb8:	4b1a      	ldr	r3, [pc, #104]	; (8003d24 <UART_SetConfig+0x118>)
 8003cba:	fba3 0302 	umull	r0, r3, r3, r2
 8003cbe:	095b      	lsrs	r3, r3, #5
 8003cc0:	2064      	movs	r0, #100	; 0x64
 8003cc2:	fb00 f303 	mul.w	r3, r0, r3
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	011b      	lsls	r3, r3, #4
 8003cca:	3332      	adds	r3, #50	; 0x32
 8003ccc:	4a15      	ldr	r2, [pc, #84]	; (8003d24 <UART_SetConfig+0x118>)
 8003cce:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd2:	095b      	lsrs	r3, r3, #5
 8003cd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003cd8:	4419      	add	r1, r3
 8003cda:	68fa      	ldr	r2, [r7, #12]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	4413      	add	r3, r2
 8003ce2:	009a      	lsls	r2, r3, #2
 8003ce4:	441a      	add	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cf0:	4b0c      	ldr	r3, [pc, #48]	; (8003d24 <UART_SetConfig+0x118>)
 8003cf2:	fba3 0302 	umull	r0, r3, r3, r2
 8003cf6:	095b      	lsrs	r3, r3, #5
 8003cf8:	2064      	movs	r0, #100	; 0x64
 8003cfa:	fb00 f303 	mul.w	r3, r0, r3
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	011b      	lsls	r3, r3, #4
 8003d02:	3332      	adds	r3, #50	; 0x32
 8003d04:	4a07      	ldr	r2, [pc, #28]	; (8003d24 <UART_SetConfig+0x118>)
 8003d06:	fba2 2303 	umull	r2, r3, r2, r3
 8003d0a:	095b      	lsrs	r3, r3, #5
 8003d0c:	f003 020f 	and.w	r2, r3, #15
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	440a      	add	r2, r1
 8003d16:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003d18:	bf00      	nop
 8003d1a:	3710      	adds	r7, #16
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	40013800 	.word	0x40013800
 8003d24:	51eb851f 	.word	0x51eb851f

08003d28 <__errno>:
 8003d28:	4b01      	ldr	r3, [pc, #4]	; (8003d30 <__errno+0x8>)
 8003d2a:	6818      	ldr	r0, [r3, #0]
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	20000024 	.word	0x20000024

08003d34 <__libc_init_array>:
 8003d34:	b570      	push	{r4, r5, r6, lr}
 8003d36:	2600      	movs	r6, #0
 8003d38:	4d0c      	ldr	r5, [pc, #48]	; (8003d6c <__libc_init_array+0x38>)
 8003d3a:	4c0d      	ldr	r4, [pc, #52]	; (8003d70 <__libc_init_array+0x3c>)
 8003d3c:	1b64      	subs	r4, r4, r5
 8003d3e:	10a4      	asrs	r4, r4, #2
 8003d40:	42a6      	cmp	r6, r4
 8003d42:	d109      	bne.n	8003d58 <__libc_init_array+0x24>
 8003d44:	f002 fec4 	bl	8006ad0 <_init>
 8003d48:	2600      	movs	r6, #0
 8003d4a:	4d0a      	ldr	r5, [pc, #40]	; (8003d74 <__libc_init_array+0x40>)
 8003d4c:	4c0a      	ldr	r4, [pc, #40]	; (8003d78 <__libc_init_array+0x44>)
 8003d4e:	1b64      	subs	r4, r4, r5
 8003d50:	10a4      	asrs	r4, r4, #2
 8003d52:	42a6      	cmp	r6, r4
 8003d54:	d105      	bne.n	8003d62 <__libc_init_array+0x2e>
 8003d56:	bd70      	pop	{r4, r5, r6, pc}
 8003d58:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d5c:	4798      	blx	r3
 8003d5e:	3601      	adds	r6, #1
 8003d60:	e7ee      	b.n	8003d40 <__libc_init_array+0xc>
 8003d62:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d66:	4798      	blx	r3
 8003d68:	3601      	adds	r6, #1
 8003d6a:	e7f2      	b.n	8003d52 <__libc_init_array+0x1e>
 8003d6c:	08006efc 	.word	0x08006efc
 8003d70:	08006efc 	.word	0x08006efc
 8003d74:	08006efc 	.word	0x08006efc
 8003d78:	08006f00 	.word	0x08006f00

08003d7c <malloc>:
 8003d7c:	4b02      	ldr	r3, [pc, #8]	; (8003d88 <malloc+0xc>)
 8003d7e:	4601      	mov	r1, r0
 8003d80:	6818      	ldr	r0, [r3, #0]
 8003d82:	f000 b85f 	b.w	8003e44 <_malloc_r>
 8003d86:	bf00      	nop
 8003d88:	20000024 	.word	0x20000024

08003d8c <free>:
 8003d8c:	4b02      	ldr	r3, [pc, #8]	; (8003d98 <free+0xc>)
 8003d8e:	4601      	mov	r1, r0
 8003d90:	6818      	ldr	r0, [r3, #0]
 8003d92:	f000 b80b 	b.w	8003dac <_free_r>
 8003d96:	bf00      	nop
 8003d98:	20000024 	.word	0x20000024

08003d9c <memset>:
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	4402      	add	r2, r0
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d100      	bne.n	8003da6 <memset+0xa>
 8003da4:	4770      	bx	lr
 8003da6:	f803 1b01 	strb.w	r1, [r3], #1
 8003daa:	e7f9      	b.n	8003da0 <memset+0x4>

08003dac <_free_r>:
 8003dac:	b538      	push	{r3, r4, r5, lr}
 8003dae:	4605      	mov	r5, r0
 8003db0:	2900      	cmp	r1, #0
 8003db2:	d043      	beq.n	8003e3c <_free_r+0x90>
 8003db4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003db8:	1f0c      	subs	r4, r1, #4
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	bfb8      	it	lt
 8003dbe:	18e4      	addlt	r4, r4, r3
 8003dc0:	f001 fbc8 	bl	8005554 <__malloc_lock>
 8003dc4:	4a1e      	ldr	r2, [pc, #120]	; (8003e40 <_free_r+0x94>)
 8003dc6:	6813      	ldr	r3, [r2, #0]
 8003dc8:	4610      	mov	r0, r2
 8003dca:	b933      	cbnz	r3, 8003dda <_free_r+0x2e>
 8003dcc:	6063      	str	r3, [r4, #4]
 8003dce:	6014      	str	r4, [r2, #0]
 8003dd0:	4628      	mov	r0, r5
 8003dd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003dd6:	f001 bbc3 	b.w	8005560 <__malloc_unlock>
 8003dda:	42a3      	cmp	r3, r4
 8003ddc:	d90a      	bls.n	8003df4 <_free_r+0x48>
 8003dde:	6821      	ldr	r1, [r4, #0]
 8003de0:	1862      	adds	r2, r4, r1
 8003de2:	4293      	cmp	r3, r2
 8003de4:	bf01      	itttt	eq
 8003de6:	681a      	ldreq	r2, [r3, #0]
 8003de8:	685b      	ldreq	r3, [r3, #4]
 8003dea:	1852      	addeq	r2, r2, r1
 8003dec:	6022      	streq	r2, [r4, #0]
 8003dee:	6063      	str	r3, [r4, #4]
 8003df0:	6004      	str	r4, [r0, #0]
 8003df2:	e7ed      	b.n	8003dd0 <_free_r+0x24>
 8003df4:	461a      	mov	r2, r3
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	b10b      	cbz	r3, 8003dfe <_free_r+0x52>
 8003dfa:	42a3      	cmp	r3, r4
 8003dfc:	d9fa      	bls.n	8003df4 <_free_r+0x48>
 8003dfe:	6811      	ldr	r1, [r2, #0]
 8003e00:	1850      	adds	r0, r2, r1
 8003e02:	42a0      	cmp	r0, r4
 8003e04:	d10b      	bne.n	8003e1e <_free_r+0x72>
 8003e06:	6820      	ldr	r0, [r4, #0]
 8003e08:	4401      	add	r1, r0
 8003e0a:	1850      	adds	r0, r2, r1
 8003e0c:	4283      	cmp	r3, r0
 8003e0e:	6011      	str	r1, [r2, #0]
 8003e10:	d1de      	bne.n	8003dd0 <_free_r+0x24>
 8003e12:	6818      	ldr	r0, [r3, #0]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	4401      	add	r1, r0
 8003e18:	6011      	str	r1, [r2, #0]
 8003e1a:	6053      	str	r3, [r2, #4]
 8003e1c:	e7d8      	b.n	8003dd0 <_free_r+0x24>
 8003e1e:	d902      	bls.n	8003e26 <_free_r+0x7a>
 8003e20:	230c      	movs	r3, #12
 8003e22:	602b      	str	r3, [r5, #0]
 8003e24:	e7d4      	b.n	8003dd0 <_free_r+0x24>
 8003e26:	6820      	ldr	r0, [r4, #0]
 8003e28:	1821      	adds	r1, r4, r0
 8003e2a:	428b      	cmp	r3, r1
 8003e2c:	bf01      	itttt	eq
 8003e2e:	6819      	ldreq	r1, [r3, #0]
 8003e30:	685b      	ldreq	r3, [r3, #4]
 8003e32:	1809      	addeq	r1, r1, r0
 8003e34:	6021      	streq	r1, [r4, #0]
 8003e36:	6063      	str	r3, [r4, #4]
 8003e38:	6054      	str	r4, [r2, #4]
 8003e3a:	e7c9      	b.n	8003dd0 <_free_r+0x24>
 8003e3c:	bd38      	pop	{r3, r4, r5, pc}
 8003e3e:	bf00      	nop
 8003e40:	20000234 	.word	0x20000234

08003e44 <_malloc_r>:
 8003e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e46:	1ccd      	adds	r5, r1, #3
 8003e48:	f025 0503 	bic.w	r5, r5, #3
 8003e4c:	3508      	adds	r5, #8
 8003e4e:	2d0c      	cmp	r5, #12
 8003e50:	bf38      	it	cc
 8003e52:	250c      	movcc	r5, #12
 8003e54:	2d00      	cmp	r5, #0
 8003e56:	4606      	mov	r6, r0
 8003e58:	db01      	blt.n	8003e5e <_malloc_r+0x1a>
 8003e5a:	42a9      	cmp	r1, r5
 8003e5c:	d903      	bls.n	8003e66 <_malloc_r+0x22>
 8003e5e:	230c      	movs	r3, #12
 8003e60:	6033      	str	r3, [r6, #0]
 8003e62:	2000      	movs	r0, #0
 8003e64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e66:	f001 fb75 	bl	8005554 <__malloc_lock>
 8003e6a:	4921      	ldr	r1, [pc, #132]	; (8003ef0 <_malloc_r+0xac>)
 8003e6c:	680a      	ldr	r2, [r1, #0]
 8003e6e:	4614      	mov	r4, r2
 8003e70:	b99c      	cbnz	r4, 8003e9a <_malloc_r+0x56>
 8003e72:	4f20      	ldr	r7, [pc, #128]	; (8003ef4 <_malloc_r+0xb0>)
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	b923      	cbnz	r3, 8003e82 <_malloc_r+0x3e>
 8003e78:	4621      	mov	r1, r4
 8003e7a:	4630      	mov	r0, r6
 8003e7c:	f000 fc9c 	bl	80047b8 <_sbrk_r>
 8003e80:	6038      	str	r0, [r7, #0]
 8003e82:	4629      	mov	r1, r5
 8003e84:	4630      	mov	r0, r6
 8003e86:	f000 fc97 	bl	80047b8 <_sbrk_r>
 8003e8a:	1c43      	adds	r3, r0, #1
 8003e8c:	d123      	bne.n	8003ed6 <_malloc_r+0x92>
 8003e8e:	230c      	movs	r3, #12
 8003e90:	4630      	mov	r0, r6
 8003e92:	6033      	str	r3, [r6, #0]
 8003e94:	f001 fb64 	bl	8005560 <__malloc_unlock>
 8003e98:	e7e3      	b.n	8003e62 <_malloc_r+0x1e>
 8003e9a:	6823      	ldr	r3, [r4, #0]
 8003e9c:	1b5b      	subs	r3, r3, r5
 8003e9e:	d417      	bmi.n	8003ed0 <_malloc_r+0x8c>
 8003ea0:	2b0b      	cmp	r3, #11
 8003ea2:	d903      	bls.n	8003eac <_malloc_r+0x68>
 8003ea4:	6023      	str	r3, [r4, #0]
 8003ea6:	441c      	add	r4, r3
 8003ea8:	6025      	str	r5, [r4, #0]
 8003eaa:	e004      	b.n	8003eb6 <_malloc_r+0x72>
 8003eac:	6863      	ldr	r3, [r4, #4]
 8003eae:	42a2      	cmp	r2, r4
 8003eb0:	bf0c      	ite	eq
 8003eb2:	600b      	streq	r3, [r1, #0]
 8003eb4:	6053      	strne	r3, [r2, #4]
 8003eb6:	4630      	mov	r0, r6
 8003eb8:	f001 fb52 	bl	8005560 <__malloc_unlock>
 8003ebc:	f104 000b 	add.w	r0, r4, #11
 8003ec0:	1d23      	adds	r3, r4, #4
 8003ec2:	f020 0007 	bic.w	r0, r0, #7
 8003ec6:	1ac2      	subs	r2, r0, r3
 8003ec8:	d0cc      	beq.n	8003e64 <_malloc_r+0x20>
 8003eca:	1a1b      	subs	r3, r3, r0
 8003ecc:	50a3      	str	r3, [r4, r2]
 8003ece:	e7c9      	b.n	8003e64 <_malloc_r+0x20>
 8003ed0:	4622      	mov	r2, r4
 8003ed2:	6864      	ldr	r4, [r4, #4]
 8003ed4:	e7cc      	b.n	8003e70 <_malloc_r+0x2c>
 8003ed6:	1cc4      	adds	r4, r0, #3
 8003ed8:	f024 0403 	bic.w	r4, r4, #3
 8003edc:	42a0      	cmp	r0, r4
 8003ede:	d0e3      	beq.n	8003ea8 <_malloc_r+0x64>
 8003ee0:	1a21      	subs	r1, r4, r0
 8003ee2:	4630      	mov	r0, r6
 8003ee4:	f000 fc68 	bl	80047b8 <_sbrk_r>
 8003ee8:	3001      	adds	r0, #1
 8003eea:	d1dd      	bne.n	8003ea8 <_malloc_r+0x64>
 8003eec:	e7cf      	b.n	8003e8e <_malloc_r+0x4a>
 8003eee:	bf00      	nop
 8003ef0:	20000234 	.word	0x20000234
 8003ef4:	20000238 	.word	0x20000238

08003ef8 <__cvt>:
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003efe:	461f      	mov	r7, r3
 8003f00:	bfbb      	ittet	lt
 8003f02:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003f06:	461f      	movlt	r7, r3
 8003f08:	2300      	movge	r3, #0
 8003f0a:	232d      	movlt	r3, #45	; 0x2d
 8003f0c:	b088      	sub	sp, #32
 8003f0e:	4614      	mov	r4, r2
 8003f10:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003f12:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003f14:	7013      	strb	r3, [r2, #0]
 8003f16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003f18:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003f1c:	f023 0820 	bic.w	r8, r3, #32
 8003f20:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f24:	d005      	beq.n	8003f32 <__cvt+0x3a>
 8003f26:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003f2a:	d100      	bne.n	8003f2e <__cvt+0x36>
 8003f2c:	3501      	adds	r5, #1
 8003f2e:	2302      	movs	r3, #2
 8003f30:	e000      	b.n	8003f34 <__cvt+0x3c>
 8003f32:	2303      	movs	r3, #3
 8003f34:	aa07      	add	r2, sp, #28
 8003f36:	9204      	str	r2, [sp, #16]
 8003f38:	aa06      	add	r2, sp, #24
 8003f3a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003f3e:	e9cd 3500 	strd	r3, r5, [sp]
 8003f42:	4622      	mov	r2, r4
 8003f44:	463b      	mov	r3, r7
 8003f46:	f000 fcf7 	bl	8004938 <_dtoa_r>
 8003f4a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003f4e:	4606      	mov	r6, r0
 8003f50:	d102      	bne.n	8003f58 <__cvt+0x60>
 8003f52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003f54:	07db      	lsls	r3, r3, #31
 8003f56:	d522      	bpl.n	8003f9e <__cvt+0xa6>
 8003f58:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f5c:	eb06 0905 	add.w	r9, r6, r5
 8003f60:	d110      	bne.n	8003f84 <__cvt+0x8c>
 8003f62:	7833      	ldrb	r3, [r6, #0]
 8003f64:	2b30      	cmp	r3, #48	; 0x30
 8003f66:	d10a      	bne.n	8003f7e <__cvt+0x86>
 8003f68:	2200      	movs	r2, #0
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	4620      	mov	r0, r4
 8003f6e:	4639      	mov	r1, r7
 8003f70:	f7fc fd1a 	bl	80009a8 <__aeabi_dcmpeq>
 8003f74:	b918      	cbnz	r0, 8003f7e <__cvt+0x86>
 8003f76:	f1c5 0501 	rsb	r5, r5, #1
 8003f7a:	f8ca 5000 	str.w	r5, [sl]
 8003f7e:	f8da 3000 	ldr.w	r3, [sl]
 8003f82:	4499      	add	r9, r3
 8003f84:	2200      	movs	r2, #0
 8003f86:	2300      	movs	r3, #0
 8003f88:	4620      	mov	r0, r4
 8003f8a:	4639      	mov	r1, r7
 8003f8c:	f7fc fd0c 	bl	80009a8 <__aeabi_dcmpeq>
 8003f90:	b108      	cbz	r0, 8003f96 <__cvt+0x9e>
 8003f92:	f8cd 901c 	str.w	r9, [sp, #28]
 8003f96:	2230      	movs	r2, #48	; 0x30
 8003f98:	9b07      	ldr	r3, [sp, #28]
 8003f9a:	454b      	cmp	r3, r9
 8003f9c:	d307      	bcc.n	8003fae <__cvt+0xb6>
 8003f9e:	4630      	mov	r0, r6
 8003fa0:	9b07      	ldr	r3, [sp, #28]
 8003fa2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003fa4:	1b9b      	subs	r3, r3, r6
 8003fa6:	6013      	str	r3, [r2, #0]
 8003fa8:	b008      	add	sp, #32
 8003faa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fae:	1c59      	adds	r1, r3, #1
 8003fb0:	9107      	str	r1, [sp, #28]
 8003fb2:	701a      	strb	r2, [r3, #0]
 8003fb4:	e7f0      	b.n	8003f98 <__cvt+0xa0>

08003fb6 <__exponent>:
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003fba:	2900      	cmp	r1, #0
 8003fbc:	f803 2b02 	strb.w	r2, [r3], #2
 8003fc0:	bfb6      	itet	lt
 8003fc2:	222d      	movlt	r2, #45	; 0x2d
 8003fc4:	222b      	movge	r2, #43	; 0x2b
 8003fc6:	4249      	neglt	r1, r1
 8003fc8:	2909      	cmp	r1, #9
 8003fca:	7042      	strb	r2, [r0, #1]
 8003fcc:	dd2b      	ble.n	8004026 <__exponent+0x70>
 8003fce:	f10d 0407 	add.w	r4, sp, #7
 8003fd2:	46a4      	mov	ip, r4
 8003fd4:	270a      	movs	r7, #10
 8003fd6:	fb91 f6f7 	sdiv	r6, r1, r7
 8003fda:	460a      	mov	r2, r1
 8003fdc:	46a6      	mov	lr, r4
 8003fde:	fb07 1516 	mls	r5, r7, r6, r1
 8003fe2:	2a63      	cmp	r2, #99	; 0x63
 8003fe4:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003fe8:	4631      	mov	r1, r6
 8003fea:	f104 34ff 	add.w	r4, r4, #4294967295
 8003fee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003ff2:	dcf0      	bgt.n	8003fd6 <__exponent+0x20>
 8003ff4:	3130      	adds	r1, #48	; 0x30
 8003ff6:	f1ae 0502 	sub.w	r5, lr, #2
 8003ffa:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003ffe:	4629      	mov	r1, r5
 8004000:	1c44      	adds	r4, r0, #1
 8004002:	4561      	cmp	r1, ip
 8004004:	d30a      	bcc.n	800401c <__exponent+0x66>
 8004006:	f10d 0209 	add.w	r2, sp, #9
 800400a:	eba2 020e 	sub.w	r2, r2, lr
 800400e:	4565      	cmp	r5, ip
 8004010:	bf88      	it	hi
 8004012:	2200      	movhi	r2, #0
 8004014:	4413      	add	r3, r2
 8004016:	1a18      	subs	r0, r3, r0
 8004018:	b003      	add	sp, #12
 800401a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800401c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004020:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004024:	e7ed      	b.n	8004002 <__exponent+0x4c>
 8004026:	2330      	movs	r3, #48	; 0x30
 8004028:	3130      	adds	r1, #48	; 0x30
 800402a:	7083      	strb	r3, [r0, #2]
 800402c:	70c1      	strb	r1, [r0, #3]
 800402e:	1d03      	adds	r3, r0, #4
 8004030:	e7f1      	b.n	8004016 <__exponent+0x60>
	...

08004034 <_printf_float>:
 8004034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004038:	b091      	sub	sp, #68	; 0x44
 800403a:	460c      	mov	r4, r1
 800403c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004040:	4616      	mov	r6, r2
 8004042:	461f      	mov	r7, r3
 8004044:	4605      	mov	r5, r0
 8004046:	f001 fa65 	bl	8005514 <_localeconv_r>
 800404a:	6803      	ldr	r3, [r0, #0]
 800404c:	4618      	mov	r0, r3
 800404e:	9309      	str	r3, [sp, #36]	; 0x24
 8004050:	f7fc f87e 	bl	8000150 <strlen>
 8004054:	2300      	movs	r3, #0
 8004056:	930e      	str	r3, [sp, #56]	; 0x38
 8004058:	f8d8 3000 	ldr.w	r3, [r8]
 800405c:	900a      	str	r0, [sp, #40]	; 0x28
 800405e:	3307      	adds	r3, #7
 8004060:	f023 0307 	bic.w	r3, r3, #7
 8004064:	f103 0208 	add.w	r2, r3, #8
 8004068:	f894 9018 	ldrb.w	r9, [r4, #24]
 800406c:	f8d4 b000 	ldr.w	fp, [r4]
 8004070:	f8c8 2000 	str.w	r2, [r8]
 8004074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004078:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800407c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8004080:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004084:	930b      	str	r3, [sp, #44]	; 0x2c
 8004086:	f04f 32ff 	mov.w	r2, #4294967295
 800408a:	4640      	mov	r0, r8
 800408c:	4b9c      	ldr	r3, [pc, #624]	; (8004300 <_printf_float+0x2cc>)
 800408e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004090:	f7fc fcbc 	bl	8000a0c <__aeabi_dcmpun>
 8004094:	bb70      	cbnz	r0, 80040f4 <_printf_float+0xc0>
 8004096:	f04f 32ff 	mov.w	r2, #4294967295
 800409a:	4640      	mov	r0, r8
 800409c:	4b98      	ldr	r3, [pc, #608]	; (8004300 <_printf_float+0x2cc>)
 800409e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80040a0:	f7fc fc96 	bl	80009d0 <__aeabi_dcmple>
 80040a4:	bb30      	cbnz	r0, 80040f4 <_printf_float+0xc0>
 80040a6:	2200      	movs	r2, #0
 80040a8:	2300      	movs	r3, #0
 80040aa:	4640      	mov	r0, r8
 80040ac:	4651      	mov	r1, sl
 80040ae:	f7fc fc85 	bl	80009bc <__aeabi_dcmplt>
 80040b2:	b110      	cbz	r0, 80040ba <_printf_float+0x86>
 80040b4:	232d      	movs	r3, #45	; 0x2d
 80040b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040ba:	4b92      	ldr	r3, [pc, #584]	; (8004304 <_printf_float+0x2d0>)
 80040bc:	4892      	ldr	r0, [pc, #584]	; (8004308 <_printf_float+0x2d4>)
 80040be:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80040c2:	bf94      	ite	ls
 80040c4:	4698      	movls	r8, r3
 80040c6:	4680      	movhi	r8, r0
 80040c8:	2303      	movs	r3, #3
 80040ca:	f04f 0a00 	mov.w	sl, #0
 80040ce:	6123      	str	r3, [r4, #16]
 80040d0:	f02b 0304 	bic.w	r3, fp, #4
 80040d4:	6023      	str	r3, [r4, #0]
 80040d6:	4633      	mov	r3, r6
 80040d8:	4621      	mov	r1, r4
 80040da:	4628      	mov	r0, r5
 80040dc:	9700      	str	r7, [sp, #0]
 80040de:	aa0f      	add	r2, sp, #60	; 0x3c
 80040e0:	f000 f9d4 	bl	800448c <_printf_common>
 80040e4:	3001      	adds	r0, #1
 80040e6:	f040 8090 	bne.w	800420a <_printf_float+0x1d6>
 80040ea:	f04f 30ff 	mov.w	r0, #4294967295
 80040ee:	b011      	add	sp, #68	; 0x44
 80040f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040f4:	4642      	mov	r2, r8
 80040f6:	4653      	mov	r3, sl
 80040f8:	4640      	mov	r0, r8
 80040fa:	4651      	mov	r1, sl
 80040fc:	f7fc fc86 	bl	8000a0c <__aeabi_dcmpun>
 8004100:	b148      	cbz	r0, 8004116 <_printf_float+0xe2>
 8004102:	f1ba 0f00 	cmp.w	sl, #0
 8004106:	bfb8      	it	lt
 8004108:	232d      	movlt	r3, #45	; 0x2d
 800410a:	4880      	ldr	r0, [pc, #512]	; (800430c <_printf_float+0x2d8>)
 800410c:	bfb8      	it	lt
 800410e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004112:	4b7f      	ldr	r3, [pc, #508]	; (8004310 <_printf_float+0x2dc>)
 8004114:	e7d3      	b.n	80040be <_printf_float+0x8a>
 8004116:	6863      	ldr	r3, [r4, #4]
 8004118:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800411c:	1c5a      	adds	r2, r3, #1
 800411e:	d142      	bne.n	80041a6 <_printf_float+0x172>
 8004120:	2306      	movs	r3, #6
 8004122:	6063      	str	r3, [r4, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	9206      	str	r2, [sp, #24]
 8004128:	aa0e      	add	r2, sp, #56	; 0x38
 800412a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800412e:	aa0d      	add	r2, sp, #52	; 0x34
 8004130:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004134:	9203      	str	r2, [sp, #12]
 8004136:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800413a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800413e:	6023      	str	r3, [r4, #0]
 8004140:	6863      	ldr	r3, [r4, #4]
 8004142:	4642      	mov	r2, r8
 8004144:	9300      	str	r3, [sp, #0]
 8004146:	4628      	mov	r0, r5
 8004148:	4653      	mov	r3, sl
 800414a:	910b      	str	r1, [sp, #44]	; 0x2c
 800414c:	f7ff fed4 	bl	8003ef8 <__cvt>
 8004150:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004152:	4680      	mov	r8, r0
 8004154:	2947      	cmp	r1, #71	; 0x47
 8004156:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004158:	d108      	bne.n	800416c <_printf_float+0x138>
 800415a:	1cc8      	adds	r0, r1, #3
 800415c:	db02      	blt.n	8004164 <_printf_float+0x130>
 800415e:	6863      	ldr	r3, [r4, #4]
 8004160:	4299      	cmp	r1, r3
 8004162:	dd40      	ble.n	80041e6 <_printf_float+0x1b2>
 8004164:	f1a9 0902 	sub.w	r9, r9, #2
 8004168:	fa5f f989 	uxtb.w	r9, r9
 800416c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004170:	d81f      	bhi.n	80041b2 <_printf_float+0x17e>
 8004172:	464a      	mov	r2, r9
 8004174:	3901      	subs	r1, #1
 8004176:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800417a:	910d      	str	r1, [sp, #52]	; 0x34
 800417c:	f7ff ff1b 	bl	8003fb6 <__exponent>
 8004180:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004182:	4682      	mov	sl, r0
 8004184:	1813      	adds	r3, r2, r0
 8004186:	2a01      	cmp	r2, #1
 8004188:	6123      	str	r3, [r4, #16]
 800418a:	dc02      	bgt.n	8004192 <_printf_float+0x15e>
 800418c:	6822      	ldr	r2, [r4, #0]
 800418e:	07d2      	lsls	r2, r2, #31
 8004190:	d501      	bpl.n	8004196 <_printf_float+0x162>
 8004192:	3301      	adds	r3, #1
 8004194:	6123      	str	r3, [r4, #16]
 8004196:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800419a:	2b00      	cmp	r3, #0
 800419c:	d09b      	beq.n	80040d6 <_printf_float+0xa2>
 800419e:	232d      	movs	r3, #45	; 0x2d
 80041a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041a4:	e797      	b.n	80040d6 <_printf_float+0xa2>
 80041a6:	2947      	cmp	r1, #71	; 0x47
 80041a8:	d1bc      	bne.n	8004124 <_printf_float+0xf0>
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d1ba      	bne.n	8004124 <_printf_float+0xf0>
 80041ae:	2301      	movs	r3, #1
 80041b0:	e7b7      	b.n	8004122 <_printf_float+0xee>
 80041b2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80041b6:	d118      	bne.n	80041ea <_printf_float+0x1b6>
 80041b8:	2900      	cmp	r1, #0
 80041ba:	6863      	ldr	r3, [r4, #4]
 80041bc:	dd0b      	ble.n	80041d6 <_printf_float+0x1a2>
 80041be:	6121      	str	r1, [r4, #16]
 80041c0:	b913      	cbnz	r3, 80041c8 <_printf_float+0x194>
 80041c2:	6822      	ldr	r2, [r4, #0]
 80041c4:	07d0      	lsls	r0, r2, #31
 80041c6:	d502      	bpl.n	80041ce <_printf_float+0x19a>
 80041c8:	3301      	adds	r3, #1
 80041ca:	440b      	add	r3, r1
 80041cc:	6123      	str	r3, [r4, #16]
 80041ce:	f04f 0a00 	mov.w	sl, #0
 80041d2:	65a1      	str	r1, [r4, #88]	; 0x58
 80041d4:	e7df      	b.n	8004196 <_printf_float+0x162>
 80041d6:	b913      	cbnz	r3, 80041de <_printf_float+0x1aa>
 80041d8:	6822      	ldr	r2, [r4, #0]
 80041da:	07d2      	lsls	r2, r2, #31
 80041dc:	d501      	bpl.n	80041e2 <_printf_float+0x1ae>
 80041de:	3302      	adds	r3, #2
 80041e0:	e7f4      	b.n	80041cc <_printf_float+0x198>
 80041e2:	2301      	movs	r3, #1
 80041e4:	e7f2      	b.n	80041cc <_printf_float+0x198>
 80041e6:	f04f 0967 	mov.w	r9, #103	; 0x67
 80041ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041ec:	4299      	cmp	r1, r3
 80041ee:	db05      	blt.n	80041fc <_printf_float+0x1c8>
 80041f0:	6823      	ldr	r3, [r4, #0]
 80041f2:	6121      	str	r1, [r4, #16]
 80041f4:	07d8      	lsls	r0, r3, #31
 80041f6:	d5ea      	bpl.n	80041ce <_printf_float+0x19a>
 80041f8:	1c4b      	adds	r3, r1, #1
 80041fa:	e7e7      	b.n	80041cc <_printf_float+0x198>
 80041fc:	2900      	cmp	r1, #0
 80041fe:	bfcc      	ite	gt
 8004200:	2201      	movgt	r2, #1
 8004202:	f1c1 0202 	rsble	r2, r1, #2
 8004206:	4413      	add	r3, r2
 8004208:	e7e0      	b.n	80041cc <_printf_float+0x198>
 800420a:	6823      	ldr	r3, [r4, #0]
 800420c:	055a      	lsls	r2, r3, #21
 800420e:	d407      	bmi.n	8004220 <_printf_float+0x1ec>
 8004210:	6923      	ldr	r3, [r4, #16]
 8004212:	4642      	mov	r2, r8
 8004214:	4631      	mov	r1, r6
 8004216:	4628      	mov	r0, r5
 8004218:	47b8      	blx	r7
 800421a:	3001      	adds	r0, #1
 800421c:	d12b      	bne.n	8004276 <_printf_float+0x242>
 800421e:	e764      	b.n	80040ea <_printf_float+0xb6>
 8004220:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004224:	f240 80dd 	bls.w	80043e2 <_printf_float+0x3ae>
 8004228:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800422c:	2200      	movs	r2, #0
 800422e:	2300      	movs	r3, #0
 8004230:	f7fc fbba 	bl	80009a8 <__aeabi_dcmpeq>
 8004234:	2800      	cmp	r0, #0
 8004236:	d033      	beq.n	80042a0 <_printf_float+0x26c>
 8004238:	2301      	movs	r3, #1
 800423a:	4631      	mov	r1, r6
 800423c:	4628      	mov	r0, r5
 800423e:	4a35      	ldr	r2, [pc, #212]	; (8004314 <_printf_float+0x2e0>)
 8004240:	47b8      	blx	r7
 8004242:	3001      	adds	r0, #1
 8004244:	f43f af51 	beq.w	80040ea <_printf_float+0xb6>
 8004248:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800424c:	429a      	cmp	r2, r3
 800424e:	db02      	blt.n	8004256 <_printf_float+0x222>
 8004250:	6823      	ldr	r3, [r4, #0]
 8004252:	07d8      	lsls	r0, r3, #31
 8004254:	d50f      	bpl.n	8004276 <_printf_float+0x242>
 8004256:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800425a:	4631      	mov	r1, r6
 800425c:	4628      	mov	r0, r5
 800425e:	47b8      	blx	r7
 8004260:	3001      	adds	r0, #1
 8004262:	f43f af42 	beq.w	80040ea <_printf_float+0xb6>
 8004266:	f04f 0800 	mov.w	r8, #0
 800426a:	f104 091a 	add.w	r9, r4, #26
 800426e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004270:	3b01      	subs	r3, #1
 8004272:	4543      	cmp	r3, r8
 8004274:	dc09      	bgt.n	800428a <_printf_float+0x256>
 8004276:	6823      	ldr	r3, [r4, #0]
 8004278:	079b      	lsls	r3, r3, #30
 800427a:	f100 8102 	bmi.w	8004482 <_printf_float+0x44e>
 800427e:	68e0      	ldr	r0, [r4, #12]
 8004280:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004282:	4298      	cmp	r0, r3
 8004284:	bfb8      	it	lt
 8004286:	4618      	movlt	r0, r3
 8004288:	e731      	b.n	80040ee <_printf_float+0xba>
 800428a:	2301      	movs	r3, #1
 800428c:	464a      	mov	r2, r9
 800428e:	4631      	mov	r1, r6
 8004290:	4628      	mov	r0, r5
 8004292:	47b8      	blx	r7
 8004294:	3001      	adds	r0, #1
 8004296:	f43f af28 	beq.w	80040ea <_printf_float+0xb6>
 800429a:	f108 0801 	add.w	r8, r8, #1
 800429e:	e7e6      	b.n	800426e <_printf_float+0x23a>
 80042a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	dc38      	bgt.n	8004318 <_printf_float+0x2e4>
 80042a6:	2301      	movs	r3, #1
 80042a8:	4631      	mov	r1, r6
 80042aa:	4628      	mov	r0, r5
 80042ac:	4a19      	ldr	r2, [pc, #100]	; (8004314 <_printf_float+0x2e0>)
 80042ae:	47b8      	blx	r7
 80042b0:	3001      	adds	r0, #1
 80042b2:	f43f af1a 	beq.w	80040ea <_printf_float+0xb6>
 80042b6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80042ba:	4313      	orrs	r3, r2
 80042bc:	d102      	bne.n	80042c4 <_printf_float+0x290>
 80042be:	6823      	ldr	r3, [r4, #0]
 80042c0:	07d9      	lsls	r1, r3, #31
 80042c2:	d5d8      	bpl.n	8004276 <_printf_float+0x242>
 80042c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042c8:	4631      	mov	r1, r6
 80042ca:	4628      	mov	r0, r5
 80042cc:	47b8      	blx	r7
 80042ce:	3001      	adds	r0, #1
 80042d0:	f43f af0b 	beq.w	80040ea <_printf_float+0xb6>
 80042d4:	f04f 0900 	mov.w	r9, #0
 80042d8:	f104 0a1a 	add.w	sl, r4, #26
 80042dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80042de:	425b      	negs	r3, r3
 80042e0:	454b      	cmp	r3, r9
 80042e2:	dc01      	bgt.n	80042e8 <_printf_float+0x2b4>
 80042e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80042e6:	e794      	b.n	8004212 <_printf_float+0x1de>
 80042e8:	2301      	movs	r3, #1
 80042ea:	4652      	mov	r2, sl
 80042ec:	4631      	mov	r1, r6
 80042ee:	4628      	mov	r0, r5
 80042f0:	47b8      	blx	r7
 80042f2:	3001      	adds	r0, #1
 80042f4:	f43f aef9 	beq.w	80040ea <_printf_float+0xb6>
 80042f8:	f109 0901 	add.w	r9, r9, #1
 80042fc:	e7ee      	b.n	80042dc <_printf_float+0x2a8>
 80042fe:	bf00      	nop
 8004300:	7fefffff 	.word	0x7fefffff
 8004304:	08006b1c 	.word	0x08006b1c
 8004308:	08006b20 	.word	0x08006b20
 800430c:	08006b28 	.word	0x08006b28
 8004310:	08006b24 	.word	0x08006b24
 8004314:	08006b2c 	.word	0x08006b2c
 8004318:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800431a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800431c:	429a      	cmp	r2, r3
 800431e:	bfa8      	it	ge
 8004320:	461a      	movge	r2, r3
 8004322:	2a00      	cmp	r2, #0
 8004324:	4691      	mov	r9, r2
 8004326:	dc37      	bgt.n	8004398 <_printf_float+0x364>
 8004328:	f04f 0b00 	mov.w	fp, #0
 800432c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004330:	f104 021a 	add.w	r2, r4, #26
 8004334:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004338:	ebaa 0309 	sub.w	r3, sl, r9
 800433c:	455b      	cmp	r3, fp
 800433e:	dc33      	bgt.n	80043a8 <_printf_float+0x374>
 8004340:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004344:	429a      	cmp	r2, r3
 8004346:	db3b      	blt.n	80043c0 <_printf_float+0x38c>
 8004348:	6823      	ldr	r3, [r4, #0]
 800434a:	07da      	lsls	r2, r3, #31
 800434c:	d438      	bmi.n	80043c0 <_printf_float+0x38c>
 800434e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004350:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004352:	eba2 030a 	sub.w	r3, r2, sl
 8004356:	eba2 0901 	sub.w	r9, r2, r1
 800435a:	4599      	cmp	r9, r3
 800435c:	bfa8      	it	ge
 800435e:	4699      	movge	r9, r3
 8004360:	f1b9 0f00 	cmp.w	r9, #0
 8004364:	dc34      	bgt.n	80043d0 <_printf_float+0x39c>
 8004366:	f04f 0800 	mov.w	r8, #0
 800436a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800436e:	f104 0a1a 	add.w	sl, r4, #26
 8004372:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004376:	1a9b      	subs	r3, r3, r2
 8004378:	eba3 0309 	sub.w	r3, r3, r9
 800437c:	4543      	cmp	r3, r8
 800437e:	f77f af7a 	ble.w	8004276 <_printf_float+0x242>
 8004382:	2301      	movs	r3, #1
 8004384:	4652      	mov	r2, sl
 8004386:	4631      	mov	r1, r6
 8004388:	4628      	mov	r0, r5
 800438a:	47b8      	blx	r7
 800438c:	3001      	adds	r0, #1
 800438e:	f43f aeac 	beq.w	80040ea <_printf_float+0xb6>
 8004392:	f108 0801 	add.w	r8, r8, #1
 8004396:	e7ec      	b.n	8004372 <_printf_float+0x33e>
 8004398:	4613      	mov	r3, r2
 800439a:	4631      	mov	r1, r6
 800439c:	4642      	mov	r2, r8
 800439e:	4628      	mov	r0, r5
 80043a0:	47b8      	blx	r7
 80043a2:	3001      	adds	r0, #1
 80043a4:	d1c0      	bne.n	8004328 <_printf_float+0x2f4>
 80043a6:	e6a0      	b.n	80040ea <_printf_float+0xb6>
 80043a8:	2301      	movs	r3, #1
 80043aa:	4631      	mov	r1, r6
 80043ac:	4628      	mov	r0, r5
 80043ae:	920b      	str	r2, [sp, #44]	; 0x2c
 80043b0:	47b8      	blx	r7
 80043b2:	3001      	adds	r0, #1
 80043b4:	f43f ae99 	beq.w	80040ea <_printf_float+0xb6>
 80043b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80043ba:	f10b 0b01 	add.w	fp, fp, #1
 80043be:	e7b9      	b.n	8004334 <_printf_float+0x300>
 80043c0:	4631      	mov	r1, r6
 80043c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80043c6:	4628      	mov	r0, r5
 80043c8:	47b8      	blx	r7
 80043ca:	3001      	adds	r0, #1
 80043cc:	d1bf      	bne.n	800434e <_printf_float+0x31a>
 80043ce:	e68c      	b.n	80040ea <_printf_float+0xb6>
 80043d0:	464b      	mov	r3, r9
 80043d2:	4631      	mov	r1, r6
 80043d4:	4628      	mov	r0, r5
 80043d6:	eb08 020a 	add.w	r2, r8, sl
 80043da:	47b8      	blx	r7
 80043dc:	3001      	adds	r0, #1
 80043de:	d1c2      	bne.n	8004366 <_printf_float+0x332>
 80043e0:	e683      	b.n	80040ea <_printf_float+0xb6>
 80043e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80043e4:	2a01      	cmp	r2, #1
 80043e6:	dc01      	bgt.n	80043ec <_printf_float+0x3b8>
 80043e8:	07db      	lsls	r3, r3, #31
 80043ea:	d537      	bpl.n	800445c <_printf_float+0x428>
 80043ec:	2301      	movs	r3, #1
 80043ee:	4642      	mov	r2, r8
 80043f0:	4631      	mov	r1, r6
 80043f2:	4628      	mov	r0, r5
 80043f4:	47b8      	blx	r7
 80043f6:	3001      	adds	r0, #1
 80043f8:	f43f ae77 	beq.w	80040ea <_printf_float+0xb6>
 80043fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004400:	4631      	mov	r1, r6
 8004402:	4628      	mov	r0, r5
 8004404:	47b8      	blx	r7
 8004406:	3001      	adds	r0, #1
 8004408:	f43f ae6f 	beq.w	80040ea <_printf_float+0xb6>
 800440c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004410:	2200      	movs	r2, #0
 8004412:	2300      	movs	r3, #0
 8004414:	f7fc fac8 	bl	80009a8 <__aeabi_dcmpeq>
 8004418:	b9d8      	cbnz	r0, 8004452 <_printf_float+0x41e>
 800441a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800441c:	f108 0201 	add.w	r2, r8, #1
 8004420:	3b01      	subs	r3, #1
 8004422:	4631      	mov	r1, r6
 8004424:	4628      	mov	r0, r5
 8004426:	47b8      	blx	r7
 8004428:	3001      	adds	r0, #1
 800442a:	d10e      	bne.n	800444a <_printf_float+0x416>
 800442c:	e65d      	b.n	80040ea <_printf_float+0xb6>
 800442e:	2301      	movs	r3, #1
 8004430:	464a      	mov	r2, r9
 8004432:	4631      	mov	r1, r6
 8004434:	4628      	mov	r0, r5
 8004436:	47b8      	blx	r7
 8004438:	3001      	adds	r0, #1
 800443a:	f43f ae56 	beq.w	80040ea <_printf_float+0xb6>
 800443e:	f108 0801 	add.w	r8, r8, #1
 8004442:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004444:	3b01      	subs	r3, #1
 8004446:	4543      	cmp	r3, r8
 8004448:	dcf1      	bgt.n	800442e <_printf_float+0x3fa>
 800444a:	4653      	mov	r3, sl
 800444c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004450:	e6e0      	b.n	8004214 <_printf_float+0x1e0>
 8004452:	f04f 0800 	mov.w	r8, #0
 8004456:	f104 091a 	add.w	r9, r4, #26
 800445a:	e7f2      	b.n	8004442 <_printf_float+0x40e>
 800445c:	2301      	movs	r3, #1
 800445e:	4642      	mov	r2, r8
 8004460:	e7df      	b.n	8004422 <_printf_float+0x3ee>
 8004462:	2301      	movs	r3, #1
 8004464:	464a      	mov	r2, r9
 8004466:	4631      	mov	r1, r6
 8004468:	4628      	mov	r0, r5
 800446a:	47b8      	blx	r7
 800446c:	3001      	adds	r0, #1
 800446e:	f43f ae3c 	beq.w	80040ea <_printf_float+0xb6>
 8004472:	f108 0801 	add.w	r8, r8, #1
 8004476:	68e3      	ldr	r3, [r4, #12]
 8004478:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800447a:	1a5b      	subs	r3, r3, r1
 800447c:	4543      	cmp	r3, r8
 800447e:	dcf0      	bgt.n	8004462 <_printf_float+0x42e>
 8004480:	e6fd      	b.n	800427e <_printf_float+0x24a>
 8004482:	f04f 0800 	mov.w	r8, #0
 8004486:	f104 0919 	add.w	r9, r4, #25
 800448a:	e7f4      	b.n	8004476 <_printf_float+0x442>

0800448c <_printf_common>:
 800448c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004490:	4616      	mov	r6, r2
 8004492:	4699      	mov	r9, r3
 8004494:	688a      	ldr	r2, [r1, #8]
 8004496:	690b      	ldr	r3, [r1, #16]
 8004498:	4607      	mov	r7, r0
 800449a:	4293      	cmp	r3, r2
 800449c:	bfb8      	it	lt
 800449e:	4613      	movlt	r3, r2
 80044a0:	6033      	str	r3, [r6, #0]
 80044a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044a6:	460c      	mov	r4, r1
 80044a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80044ac:	b10a      	cbz	r2, 80044b2 <_printf_common+0x26>
 80044ae:	3301      	adds	r3, #1
 80044b0:	6033      	str	r3, [r6, #0]
 80044b2:	6823      	ldr	r3, [r4, #0]
 80044b4:	0699      	lsls	r1, r3, #26
 80044b6:	bf42      	ittt	mi
 80044b8:	6833      	ldrmi	r3, [r6, #0]
 80044ba:	3302      	addmi	r3, #2
 80044bc:	6033      	strmi	r3, [r6, #0]
 80044be:	6825      	ldr	r5, [r4, #0]
 80044c0:	f015 0506 	ands.w	r5, r5, #6
 80044c4:	d106      	bne.n	80044d4 <_printf_common+0x48>
 80044c6:	f104 0a19 	add.w	sl, r4, #25
 80044ca:	68e3      	ldr	r3, [r4, #12]
 80044cc:	6832      	ldr	r2, [r6, #0]
 80044ce:	1a9b      	subs	r3, r3, r2
 80044d0:	42ab      	cmp	r3, r5
 80044d2:	dc28      	bgt.n	8004526 <_printf_common+0x9a>
 80044d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80044d8:	1e13      	subs	r3, r2, #0
 80044da:	6822      	ldr	r2, [r4, #0]
 80044dc:	bf18      	it	ne
 80044de:	2301      	movne	r3, #1
 80044e0:	0692      	lsls	r2, r2, #26
 80044e2:	d42d      	bmi.n	8004540 <_printf_common+0xb4>
 80044e4:	4649      	mov	r1, r9
 80044e6:	4638      	mov	r0, r7
 80044e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044ec:	47c0      	blx	r8
 80044ee:	3001      	adds	r0, #1
 80044f0:	d020      	beq.n	8004534 <_printf_common+0xa8>
 80044f2:	6823      	ldr	r3, [r4, #0]
 80044f4:	68e5      	ldr	r5, [r4, #12]
 80044f6:	f003 0306 	and.w	r3, r3, #6
 80044fa:	2b04      	cmp	r3, #4
 80044fc:	bf18      	it	ne
 80044fe:	2500      	movne	r5, #0
 8004500:	6832      	ldr	r2, [r6, #0]
 8004502:	f04f 0600 	mov.w	r6, #0
 8004506:	68a3      	ldr	r3, [r4, #8]
 8004508:	bf08      	it	eq
 800450a:	1aad      	subeq	r5, r5, r2
 800450c:	6922      	ldr	r2, [r4, #16]
 800450e:	bf08      	it	eq
 8004510:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004514:	4293      	cmp	r3, r2
 8004516:	bfc4      	itt	gt
 8004518:	1a9b      	subgt	r3, r3, r2
 800451a:	18ed      	addgt	r5, r5, r3
 800451c:	341a      	adds	r4, #26
 800451e:	42b5      	cmp	r5, r6
 8004520:	d11a      	bne.n	8004558 <_printf_common+0xcc>
 8004522:	2000      	movs	r0, #0
 8004524:	e008      	b.n	8004538 <_printf_common+0xac>
 8004526:	2301      	movs	r3, #1
 8004528:	4652      	mov	r2, sl
 800452a:	4649      	mov	r1, r9
 800452c:	4638      	mov	r0, r7
 800452e:	47c0      	blx	r8
 8004530:	3001      	adds	r0, #1
 8004532:	d103      	bne.n	800453c <_printf_common+0xb0>
 8004534:	f04f 30ff 	mov.w	r0, #4294967295
 8004538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800453c:	3501      	adds	r5, #1
 800453e:	e7c4      	b.n	80044ca <_printf_common+0x3e>
 8004540:	2030      	movs	r0, #48	; 0x30
 8004542:	18e1      	adds	r1, r4, r3
 8004544:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004548:	1c5a      	adds	r2, r3, #1
 800454a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800454e:	4422      	add	r2, r4
 8004550:	3302      	adds	r3, #2
 8004552:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004556:	e7c5      	b.n	80044e4 <_printf_common+0x58>
 8004558:	2301      	movs	r3, #1
 800455a:	4622      	mov	r2, r4
 800455c:	4649      	mov	r1, r9
 800455e:	4638      	mov	r0, r7
 8004560:	47c0      	blx	r8
 8004562:	3001      	adds	r0, #1
 8004564:	d0e6      	beq.n	8004534 <_printf_common+0xa8>
 8004566:	3601      	adds	r6, #1
 8004568:	e7d9      	b.n	800451e <_printf_common+0x92>
	...

0800456c <_printf_i>:
 800456c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004570:	460c      	mov	r4, r1
 8004572:	7e27      	ldrb	r7, [r4, #24]
 8004574:	4691      	mov	r9, r2
 8004576:	2f78      	cmp	r7, #120	; 0x78
 8004578:	4680      	mov	r8, r0
 800457a:	469a      	mov	sl, r3
 800457c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800457e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004582:	d807      	bhi.n	8004594 <_printf_i+0x28>
 8004584:	2f62      	cmp	r7, #98	; 0x62
 8004586:	d80a      	bhi.n	800459e <_printf_i+0x32>
 8004588:	2f00      	cmp	r7, #0
 800458a:	f000 80d9 	beq.w	8004740 <_printf_i+0x1d4>
 800458e:	2f58      	cmp	r7, #88	; 0x58
 8004590:	f000 80a4 	beq.w	80046dc <_printf_i+0x170>
 8004594:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004598:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800459c:	e03a      	b.n	8004614 <_printf_i+0xa8>
 800459e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80045a2:	2b15      	cmp	r3, #21
 80045a4:	d8f6      	bhi.n	8004594 <_printf_i+0x28>
 80045a6:	a001      	add	r0, pc, #4	; (adr r0, 80045ac <_printf_i+0x40>)
 80045a8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80045ac:	08004605 	.word	0x08004605
 80045b0:	08004619 	.word	0x08004619
 80045b4:	08004595 	.word	0x08004595
 80045b8:	08004595 	.word	0x08004595
 80045bc:	08004595 	.word	0x08004595
 80045c0:	08004595 	.word	0x08004595
 80045c4:	08004619 	.word	0x08004619
 80045c8:	08004595 	.word	0x08004595
 80045cc:	08004595 	.word	0x08004595
 80045d0:	08004595 	.word	0x08004595
 80045d4:	08004595 	.word	0x08004595
 80045d8:	08004727 	.word	0x08004727
 80045dc:	08004649 	.word	0x08004649
 80045e0:	08004709 	.word	0x08004709
 80045e4:	08004595 	.word	0x08004595
 80045e8:	08004595 	.word	0x08004595
 80045ec:	08004749 	.word	0x08004749
 80045f0:	08004595 	.word	0x08004595
 80045f4:	08004649 	.word	0x08004649
 80045f8:	08004595 	.word	0x08004595
 80045fc:	08004595 	.word	0x08004595
 8004600:	08004711 	.word	0x08004711
 8004604:	680b      	ldr	r3, [r1, #0]
 8004606:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800460a:	1d1a      	adds	r2, r3, #4
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	600a      	str	r2, [r1, #0]
 8004610:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004614:	2301      	movs	r3, #1
 8004616:	e0a4      	b.n	8004762 <_printf_i+0x1f6>
 8004618:	6825      	ldr	r5, [r4, #0]
 800461a:	6808      	ldr	r0, [r1, #0]
 800461c:	062e      	lsls	r6, r5, #24
 800461e:	f100 0304 	add.w	r3, r0, #4
 8004622:	d50a      	bpl.n	800463a <_printf_i+0xce>
 8004624:	6805      	ldr	r5, [r0, #0]
 8004626:	600b      	str	r3, [r1, #0]
 8004628:	2d00      	cmp	r5, #0
 800462a:	da03      	bge.n	8004634 <_printf_i+0xc8>
 800462c:	232d      	movs	r3, #45	; 0x2d
 800462e:	426d      	negs	r5, r5
 8004630:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004634:	230a      	movs	r3, #10
 8004636:	485e      	ldr	r0, [pc, #376]	; (80047b0 <_printf_i+0x244>)
 8004638:	e019      	b.n	800466e <_printf_i+0x102>
 800463a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800463e:	6805      	ldr	r5, [r0, #0]
 8004640:	600b      	str	r3, [r1, #0]
 8004642:	bf18      	it	ne
 8004644:	b22d      	sxthne	r5, r5
 8004646:	e7ef      	b.n	8004628 <_printf_i+0xbc>
 8004648:	680b      	ldr	r3, [r1, #0]
 800464a:	6825      	ldr	r5, [r4, #0]
 800464c:	1d18      	adds	r0, r3, #4
 800464e:	6008      	str	r0, [r1, #0]
 8004650:	0628      	lsls	r0, r5, #24
 8004652:	d501      	bpl.n	8004658 <_printf_i+0xec>
 8004654:	681d      	ldr	r5, [r3, #0]
 8004656:	e002      	b.n	800465e <_printf_i+0xf2>
 8004658:	0669      	lsls	r1, r5, #25
 800465a:	d5fb      	bpl.n	8004654 <_printf_i+0xe8>
 800465c:	881d      	ldrh	r5, [r3, #0]
 800465e:	2f6f      	cmp	r7, #111	; 0x6f
 8004660:	bf0c      	ite	eq
 8004662:	2308      	moveq	r3, #8
 8004664:	230a      	movne	r3, #10
 8004666:	4852      	ldr	r0, [pc, #328]	; (80047b0 <_printf_i+0x244>)
 8004668:	2100      	movs	r1, #0
 800466a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800466e:	6866      	ldr	r6, [r4, #4]
 8004670:	2e00      	cmp	r6, #0
 8004672:	bfa8      	it	ge
 8004674:	6821      	ldrge	r1, [r4, #0]
 8004676:	60a6      	str	r6, [r4, #8]
 8004678:	bfa4      	itt	ge
 800467a:	f021 0104 	bicge.w	r1, r1, #4
 800467e:	6021      	strge	r1, [r4, #0]
 8004680:	b90d      	cbnz	r5, 8004686 <_printf_i+0x11a>
 8004682:	2e00      	cmp	r6, #0
 8004684:	d04d      	beq.n	8004722 <_printf_i+0x1b6>
 8004686:	4616      	mov	r6, r2
 8004688:	fbb5 f1f3 	udiv	r1, r5, r3
 800468c:	fb03 5711 	mls	r7, r3, r1, r5
 8004690:	5dc7      	ldrb	r7, [r0, r7]
 8004692:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004696:	462f      	mov	r7, r5
 8004698:	42bb      	cmp	r3, r7
 800469a:	460d      	mov	r5, r1
 800469c:	d9f4      	bls.n	8004688 <_printf_i+0x11c>
 800469e:	2b08      	cmp	r3, #8
 80046a0:	d10b      	bne.n	80046ba <_printf_i+0x14e>
 80046a2:	6823      	ldr	r3, [r4, #0]
 80046a4:	07df      	lsls	r7, r3, #31
 80046a6:	d508      	bpl.n	80046ba <_printf_i+0x14e>
 80046a8:	6923      	ldr	r3, [r4, #16]
 80046aa:	6861      	ldr	r1, [r4, #4]
 80046ac:	4299      	cmp	r1, r3
 80046ae:	bfde      	ittt	le
 80046b0:	2330      	movle	r3, #48	; 0x30
 80046b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80046b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80046ba:	1b92      	subs	r2, r2, r6
 80046bc:	6122      	str	r2, [r4, #16]
 80046be:	464b      	mov	r3, r9
 80046c0:	4621      	mov	r1, r4
 80046c2:	4640      	mov	r0, r8
 80046c4:	f8cd a000 	str.w	sl, [sp]
 80046c8:	aa03      	add	r2, sp, #12
 80046ca:	f7ff fedf 	bl	800448c <_printf_common>
 80046ce:	3001      	adds	r0, #1
 80046d0:	d14c      	bne.n	800476c <_printf_i+0x200>
 80046d2:	f04f 30ff 	mov.w	r0, #4294967295
 80046d6:	b004      	add	sp, #16
 80046d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046dc:	4834      	ldr	r0, [pc, #208]	; (80047b0 <_printf_i+0x244>)
 80046de:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80046e2:	680e      	ldr	r6, [r1, #0]
 80046e4:	6823      	ldr	r3, [r4, #0]
 80046e6:	f856 5b04 	ldr.w	r5, [r6], #4
 80046ea:	061f      	lsls	r7, r3, #24
 80046ec:	600e      	str	r6, [r1, #0]
 80046ee:	d514      	bpl.n	800471a <_printf_i+0x1ae>
 80046f0:	07d9      	lsls	r1, r3, #31
 80046f2:	bf44      	itt	mi
 80046f4:	f043 0320 	orrmi.w	r3, r3, #32
 80046f8:	6023      	strmi	r3, [r4, #0]
 80046fa:	b91d      	cbnz	r5, 8004704 <_printf_i+0x198>
 80046fc:	6823      	ldr	r3, [r4, #0]
 80046fe:	f023 0320 	bic.w	r3, r3, #32
 8004702:	6023      	str	r3, [r4, #0]
 8004704:	2310      	movs	r3, #16
 8004706:	e7af      	b.n	8004668 <_printf_i+0xfc>
 8004708:	6823      	ldr	r3, [r4, #0]
 800470a:	f043 0320 	orr.w	r3, r3, #32
 800470e:	6023      	str	r3, [r4, #0]
 8004710:	2378      	movs	r3, #120	; 0x78
 8004712:	4828      	ldr	r0, [pc, #160]	; (80047b4 <_printf_i+0x248>)
 8004714:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004718:	e7e3      	b.n	80046e2 <_printf_i+0x176>
 800471a:	065e      	lsls	r6, r3, #25
 800471c:	bf48      	it	mi
 800471e:	b2ad      	uxthmi	r5, r5
 8004720:	e7e6      	b.n	80046f0 <_printf_i+0x184>
 8004722:	4616      	mov	r6, r2
 8004724:	e7bb      	b.n	800469e <_printf_i+0x132>
 8004726:	680b      	ldr	r3, [r1, #0]
 8004728:	6826      	ldr	r6, [r4, #0]
 800472a:	1d1d      	adds	r5, r3, #4
 800472c:	6960      	ldr	r0, [r4, #20]
 800472e:	600d      	str	r5, [r1, #0]
 8004730:	0635      	lsls	r5, r6, #24
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	d501      	bpl.n	800473a <_printf_i+0x1ce>
 8004736:	6018      	str	r0, [r3, #0]
 8004738:	e002      	b.n	8004740 <_printf_i+0x1d4>
 800473a:	0671      	lsls	r1, r6, #25
 800473c:	d5fb      	bpl.n	8004736 <_printf_i+0x1ca>
 800473e:	8018      	strh	r0, [r3, #0]
 8004740:	2300      	movs	r3, #0
 8004742:	4616      	mov	r6, r2
 8004744:	6123      	str	r3, [r4, #16]
 8004746:	e7ba      	b.n	80046be <_printf_i+0x152>
 8004748:	680b      	ldr	r3, [r1, #0]
 800474a:	1d1a      	adds	r2, r3, #4
 800474c:	600a      	str	r2, [r1, #0]
 800474e:	681e      	ldr	r6, [r3, #0]
 8004750:	2100      	movs	r1, #0
 8004752:	4630      	mov	r0, r6
 8004754:	6862      	ldr	r2, [r4, #4]
 8004756:	f000 fee1 	bl	800551c <memchr>
 800475a:	b108      	cbz	r0, 8004760 <_printf_i+0x1f4>
 800475c:	1b80      	subs	r0, r0, r6
 800475e:	6060      	str	r0, [r4, #4]
 8004760:	6863      	ldr	r3, [r4, #4]
 8004762:	6123      	str	r3, [r4, #16]
 8004764:	2300      	movs	r3, #0
 8004766:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800476a:	e7a8      	b.n	80046be <_printf_i+0x152>
 800476c:	4632      	mov	r2, r6
 800476e:	4649      	mov	r1, r9
 8004770:	4640      	mov	r0, r8
 8004772:	6923      	ldr	r3, [r4, #16]
 8004774:	47d0      	blx	sl
 8004776:	3001      	adds	r0, #1
 8004778:	d0ab      	beq.n	80046d2 <_printf_i+0x166>
 800477a:	6823      	ldr	r3, [r4, #0]
 800477c:	079b      	lsls	r3, r3, #30
 800477e:	d413      	bmi.n	80047a8 <_printf_i+0x23c>
 8004780:	68e0      	ldr	r0, [r4, #12]
 8004782:	9b03      	ldr	r3, [sp, #12]
 8004784:	4298      	cmp	r0, r3
 8004786:	bfb8      	it	lt
 8004788:	4618      	movlt	r0, r3
 800478a:	e7a4      	b.n	80046d6 <_printf_i+0x16a>
 800478c:	2301      	movs	r3, #1
 800478e:	4632      	mov	r2, r6
 8004790:	4649      	mov	r1, r9
 8004792:	4640      	mov	r0, r8
 8004794:	47d0      	blx	sl
 8004796:	3001      	adds	r0, #1
 8004798:	d09b      	beq.n	80046d2 <_printf_i+0x166>
 800479a:	3501      	adds	r5, #1
 800479c:	68e3      	ldr	r3, [r4, #12]
 800479e:	9903      	ldr	r1, [sp, #12]
 80047a0:	1a5b      	subs	r3, r3, r1
 80047a2:	42ab      	cmp	r3, r5
 80047a4:	dcf2      	bgt.n	800478c <_printf_i+0x220>
 80047a6:	e7eb      	b.n	8004780 <_printf_i+0x214>
 80047a8:	2500      	movs	r5, #0
 80047aa:	f104 0619 	add.w	r6, r4, #25
 80047ae:	e7f5      	b.n	800479c <_printf_i+0x230>
 80047b0:	08006b2e 	.word	0x08006b2e
 80047b4:	08006b3f 	.word	0x08006b3f

080047b8 <_sbrk_r>:
 80047b8:	b538      	push	{r3, r4, r5, lr}
 80047ba:	2300      	movs	r3, #0
 80047bc:	4d05      	ldr	r5, [pc, #20]	; (80047d4 <_sbrk_r+0x1c>)
 80047be:	4604      	mov	r4, r0
 80047c0:	4608      	mov	r0, r1
 80047c2:	602b      	str	r3, [r5, #0]
 80047c4:	f7fd f96c 	bl	8001aa0 <_sbrk>
 80047c8:	1c43      	adds	r3, r0, #1
 80047ca:	d102      	bne.n	80047d2 <_sbrk_r+0x1a>
 80047cc:	682b      	ldr	r3, [r5, #0]
 80047ce:	b103      	cbz	r3, 80047d2 <_sbrk_r+0x1a>
 80047d0:	6023      	str	r3, [r4, #0]
 80047d2:	bd38      	pop	{r3, r4, r5, pc}
 80047d4:	20000320 	.word	0x20000320

080047d8 <siprintf>:
 80047d8:	b40e      	push	{r1, r2, r3}
 80047da:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80047de:	b500      	push	{lr}
 80047e0:	b09c      	sub	sp, #112	; 0x70
 80047e2:	ab1d      	add	r3, sp, #116	; 0x74
 80047e4:	9002      	str	r0, [sp, #8]
 80047e6:	9006      	str	r0, [sp, #24]
 80047e8:	9107      	str	r1, [sp, #28]
 80047ea:	9104      	str	r1, [sp, #16]
 80047ec:	4808      	ldr	r0, [pc, #32]	; (8004810 <siprintf+0x38>)
 80047ee:	4909      	ldr	r1, [pc, #36]	; (8004814 <siprintf+0x3c>)
 80047f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80047f4:	9105      	str	r1, [sp, #20]
 80047f6:	6800      	ldr	r0, [r0, #0]
 80047f8:	a902      	add	r1, sp, #8
 80047fa:	9301      	str	r3, [sp, #4]
 80047fc:	f001 faa2 	bl	8005d44 <_svfiprintf_r>
 8004800:	2200      	movs	r2, #0
 8004802:	9b02      	ldr	r3, [sp, #8]
 8004804:	701a      	strb	r2, [r3, #0]
 8004806:	b01c      	add	sp, #112	; 0x70
 8004808:	f85d eb04 	ldr.w	lr, [sp], #4
 800480c:	b003      	add	sp, #12
 800480e:	4770      	bx	lr
 8004810:	20000024 	.word	0x20000024
 8004814:	ffff0208 	.word	0xffff0208

08004818 <quorem>:
 8004818:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800481c:	6903      	ldr	r3, [r0, #16]
 800481e:	690c      	ldr	r4, [r1, #16]
 8004820:	4607      	mov	r7, r0
 8004822:	42a3      	cmp	r3, r4
 8004824:	f2c0 8083 	blt.w	800492e <quorem+0x116>
 8004828:	3c01      	subs	r4, #1
 800482a:	f100 0514 	add.w	r5, r0, #20
 800482e:	f101 0814 	add.w	r8, r1, #20
 8004832:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004836:	9301      	str	r3, [sp, #4]
 8004838:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800483c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004840:	3301      	adds	r3, #1
 8004842:	429a      	cmp	r2, r3
 8004844:	fbb2 f6f3 	udiv	r6, r2, r3
 8004848:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800484c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004850:	d332      	bcc.n	80048b8 <quorem+0xa0>
 8004852:	f04f 0e00 	mov.w	lr, #0
 8004856:	4640      	mov	r0, r8
 8004858:	46ac      	mov	ip, r5
 800485a:	46f2      	mov	sl, lr
 800485c:	f850 2b04 	ldr.w	r2, [r0], #4
 8004860:	b293      	uxth	r3, r2
 8004862:	fb06 e303 	mla	r3, r6, r3, lr
 8004866:	0c12      	lsrs	r2, r2, #16
 8004868:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800486c:	fb06 e202 	mla	r2, r6, r2, lr
 8004870:	b29b      	uxth	r3, r3
 8004872:	ebaa 0303 	sub.w	r3, sl, r3
 8004876:	f8dc a000 	ldr.w	sl, [ip]
 800487a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800487e:	fa1f fa8a 	uxth.w	sl, sl
 8004882:	4453      	add	r3, sl
 8004884:	fa1f fa82 	uxth.w	sl, r2
 8004888:	f8dc 2000 	ldr.w	r2, [ip]
 800488c:	4581      	cmp	r9, r0
 800488e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8004892:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004896:	b29b      	uxth	r3, r3
 8004898:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800489c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80048a0:	f84c 3b04 	str.w	r3, [ip], #4
 80048a4:	d2da      	bcs.n	800485c <quorem+0x44>
 80048a6:	f855 300b 	ldr.w	r3, [r5, fp]
 80048aa:	b92b      	cbnz	r3, 80048b8 <quorem+0xa0>
 80048ac:	9b01      	ldr	r3, [sp, #4]
 80048ae:	3b04      	subs	r3, #4
 80048b0:	429d      	cmp	r5, r3
 80048b2:	461a      	mov	r2, r3
 80048b4:	d32f      	bcc.n	8004916 <quorem+0xfe>
 80048b6:	613c      	str	r4, [r7, #16]
 80048b8:	4638      	mov	r0, r7
 80048ba:	f001 f8d1 	bl	8005a60 <__mcmp>
 80048be:	2800      	cmp	r0, #0
 80048c0:	db25      	blt.n	800490e <quorem+0xf6>
 80048c2:	4628      	mov	r0, r5
 80048c4:	f04f 0c00 	mov.w	ip, #0
 80048c8:	3601      	adds	r6, #1
 80048ca:	f858 1b04 	ldr.w	r1, [r8], #4
 80048ce:	f8d0 e000 	ldr.w	lr, [r0]
 80048d2:	b28b      	uxth	r3, r1
 80048d4:	ebac 0303 	sub.w	r3, ip, r3
 80048d8:	fa1f f28e 	uxth.w	r2, lr
 80048dc:	4413      	add	r3, r2
 80048de:	0c0a      	lsrs	r2, r1, #16
 80048e0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80048e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80048ee:	45c1      	cmp	r9, r8
 80048f0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80048f4:	f840 3b04 	str.w	r3, [r0], #4
 80048f8:	d2e7      	bcs.n	80048ca <quorem+0xb2>
 80048fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80048fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004902:	b922      	cbnz	r2, 800490e <quorem+0xf6>
 8004904:	3b04      	subs	r3, #4
 8004906:	429d      	cmp	r5, r3
 8004908:	461a      	mov	r2, r3
 800490a:	d30a      	bcc.n	8004922 <quorem+0x10a>
 800490c:	613c      	str	r4, [r7, #16]
 800490e:	4630      	mov	r0, r6
 8004910:	b003      	add	sp, #12
 8004912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004916:	6812      	ldr	r2, [r2, #0]
 8004918:	3b04      	subs	r3, #4
 800491a:	2a00      	cmp	r2, #0
 800491c:	d1cb      	bne.n	80048b6 <quorem+0x9e>
 800491e:	3c01      	subs	r4, #1
 8004920:	e7c6      	b.n	80048b0 <quorem+0x98>
 8004922:	6812      	ldr	r2, [r2, #0]
 8004924:	3b04      	subs	r3, #4
 8004926:	2a00      	cmp	r2, #0
 8004928:	d1f0      	bne.n	800490c <quorem+0xf4>
 800492a:	3c01      	subs	r4, #1
 800492c:	e7eb      	b.n	8004906 <quorem+0xee>
 800492e:	2000      	movs	r0, #0
 8004930:	e7ee      	b.n	8004910 <quorem+0xf8>
 8004932:	0000      	movs	r0, r0
 8004934:	0000      	movs	r0, r0
	...

08004938 <_dtoa_r>:
 8004938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800493c:	4616      	mov	r6, r2
 800493e:	461f      	mov	r7, r3
 8004940:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004942:	b099      	sub	sp, #100	; 0x64
 8004944:	4605      	mov	r5, r0
 8004946:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800494a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800494e:	b974      	cbnz	r4, 800496e <_dtoa_r+0x36>
 8004950:	2010      	movs	r0, #16
 8004952:	f7ff fa13 	bl	8003d7c <malloc>
 8004956:	4602      	mov	r2, r0
 8004958:	6268      	str	r0, [r5, #36]	; 0x24
 800495a:	b920      	cbnz	r0, 8004966 <_dtoa_r+0x2e>
 800495c:	21ea      	movs	r1, #234	; 0xea
 800495e:	4bae      	ldr	r3, [pc, #696]	; (8004c18 <_dtoa_r+0x2e0>)
 8004960:	48ae      	ldr	r0, [pc, #696]	; (8004c1c <_dtoa_r+0x2e4>)
 8004962:	f001 faef 	bl	8005f44 <__assert_func>
 8004966:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800496a:	6004      	str	r4, [r0, #0]
 800496c:	60c4      	str	r4, [r0, #12]
 800496e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004970:	6819      	ldr	r1, [r3, #0]
 8004972:	b151      	cbz	r1, 800498a <_dtoa_r+0x52>
 8004974:	685a      	ldr	r2, [r3, #4]
 8004976:	2301      	movs	r3, #1
 8004978:	4093      	lsls	r3, r2
 800497a:	604a      	str	r2, [r1, #4]
 800497c:	608b      	str	r3, [r1, #8]
 800497e:	4628      	mov	r0, r5
 8004980:	f000 fe34 	bl	80055ec <_Bfree>
 8004984:	2200      	movs	r2, #0
 8004986:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004988:	601a      	str	r2, [r3, #0]
 800498a:	1e3b      	subs	r3, r7, #0
 800498c:	bfaf      	iteee	ge
 800498e:	2300      	movge	r3, #0
 8004990:	2201      	movlt	r2, #1
 8004992:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004996:	9305      	strlt	r3, [sp, #20]
 8004998:	bfa8      	it	ge
 800499a:	f8c8 3000 	strge.w	r3, [r8]
 800499e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80049a2:	4b9f      	ldr	r3, [pc, #636]	; (8004c20 <_dtoa_r+0x2e8>)
 80049a4:	bfb8      	it	lt
 80049a6:	f8c8 2000 	strlt.w	r2, [r8]
 80049aa:	ea33 0309 	bics.w	r3, r3, r9
 80049ae:	d119      	bne.n	80049e4 <_dtoa_r+0xac>
 80049b0:	f242 730f 	movw	r3, #9999	; 0x270f
 80049b4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80049b6:	6013      	str	r3, [r2, #0]
 80049b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80049bc:	4333      	orrs	r3, r6
 80049be:	f000 8580 	beq.w	80054c2 <_dtoa_r+0xb8a>
 80049c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80049c4:	b953      	cbnz	r3, 80049dc <_dtoa_r+0xa4>
 80049c6:	4b97      	ldr	r3, [pc, #604]	; (8004c24 <_dtoa_r+0x2ec>)
 80049c8:	e022      	b.n	8004a10 <_dtoa_r+0xd8>
 80049ca:	4b97      	ldr	r3, [pc, #604]	; (8004c28 <_dtoa_r+0x2f0>)
 80049cc:	9308      	str	r3, [sp, #32]
 80049ce:	3308      	adds	r3, #8
 80049d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80049d2:	6013      	str	r3, [r2, #0]
 80049d4:	9808      	ldr	r0, [sp, #32]
 80049d6:	b019      	add	sp, #100	; 0x64
 80049d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049dc:	4b91      	ldr	r3, [pc, #580]	; (8004c24 <_dtoa_r+0x2ec>)
 80049de:	9308      	str	r3, [sp, #32]
 80049e0:	3303      	adds	r3, #3
 80049e2:	e7f5      	b.n	80049d0 <_dtoa_r+0x98>
 80049e4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80049e8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80049ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80049f0:	2200      	movs	r2, #0
 80049f2:	2300      	movs	r3, #0
 80049f4:	f7fb ffd8 	bl	80009a8 <__aeabi_dcmpeq>
 80049f8:	4680      	mov	r8, r0
 80049fa:	b158      	cbz	r0, 8004a14 <_dtoa_r+0xdc>
 80049fc:	2301      	movs	r3, #1
 80049fe:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004a00:	6013      	str	r3, [r2, #0]
 8004a02:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	f000 8559 	beq.w	80054bc <_dtoa_r+0xb84>
 8004a0a:	4888      	ldr	r0, [pc, #544]	; (8004c2c <_dtoa_r+0x2f4>)
 8004a0c:	6018      	str	r0, [r3, #0]
 8004a0e:	1e43      	subs	r3, r0, #1
 8004a10:	9308      	str	r3, [sp, #32]
 8004a12:	e7df      	b.n	80049d4 <_dtoa_r+0x9c>
 8004a14:	ab16      	add	r3, sp, #88	; 0x58
 8004a16:	9301      	str	r3, [sp, #4]
 8004a18:	ab17      	add	r3, sp, #92	; 0x5c
 8004a1a:	9300      	str	r3, [sp, #0]
 8004a1c:	4628      	mov	r0, r5
 8004a1e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004a22:	f001 f8c9 	bl	8005bb8 <__d2b>
 8004a26:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004a2a:	4682      	mov	sl, r0
 8004a2c:	2c00      	cmp	r4, #0
 8004a2e:	d07e      	beq.n	8004b2e <_dtoa_r+0x1f6>
 8004a30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004a34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a36:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004a3a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a3e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004a42:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004a46:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	4b78      	ldr	r3, [pc, #480]	; (8004c30 <_dtoa_r+0x2f8>)
 8004a4e:	f7fb fb8b 	bl	8000168 <__aeabi_dsub>
 8004a52:	a36b      	add	r3, pc, #428	; (adr r3, 8004c00 <_dtoa_r+0x2c8>)
 8004a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a58:	f7fb fd3e 	bl	80004d8 <__aeabi_dmul>
 8004a5c:	a36a      	add	r3, pc, #424	; (adr r3, 8004c08 <_dtoa_r+0x2d0>)
 8004a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a62:	f7fb fb83 	bl	800016c <__adddf3>
 8004a66:	4606      	mov	r6, r0
 8004a68:	4620      	mov	r0, r4
 8004a6a:	460f      	mov	r7, r1
 8004a6c:	f7fb fcca 	bl	8000404 <__aeabi_i2d>
 8004a70:	a367      	add	r3, pc, #412	; (adr r3, 8004c10 <_dtoa_r+0x2d8>)
 8004a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a76:	f7fb fd2f 	bl	80004d8 <__aeabi_dmul>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	4630      	mov	r0, r6
 8004a80:	4639      	mov	r1, r7
 8004a82:	f7fb fb73 	bl	800016c <__adddf3>
 8004a86:	4606      	mov	r6, r0
 8004a88:	460f      	mov	r7, r1
 8004a8a:	f7fb ffd5 	bl	8000a38 <__aeabi_d2iz>
 8004a8e:	2200      	movs	r2, #0
 8004a90:	4681      	mov	r9, r0
 8004a92:	2300      	movs	r3, #0
 8004a94:	4630      	mov	r0, r6
 8004a96:	4639      	mov	r1, r7
 8004a98:	f7fb ff90 	bl	80009bc <__aeabi_dcmplt>
 8004a9c:	b148      	cbz	r0, 8004ab2 <_dtoa_r+0x17a>
 8004a9e:	4648      	mov	r0, r9
 8004aa0:	f7fb fcb0 	bl	8000404 <__aeabi_i2d>
 8004aa4:	4632      	mov	r2, r6
 8004aa6:	463b      	mov	r3, r7
 8004aa8:	f7fb ff7e 	bl	80009a8 <__aeabi_dcmpeq>
 8004aac:	b908      	cbnz	r0, 8004ab2 <_dtoa_r+0x17a>
 8004aae:	f109 39ff 	add.w	r9, r9, #4294967295
 8004ab2:	f1b9 0f16 	cmp.w	r9, #22
 8004ab6:	d857      	bhi.n	8004b68 <_dtoa_r+0x230>
 8004ab8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004abc:	4b5d      	ldr	r3, [pc, #372]	; (8004c34 <_dtoa_r+0x2fc>)
 8004abe:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8004ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac6:	f7fb ff79 	bl	80009bc <__aeabi_dcmplt>
 8004aca:	2800      	cmp	r0, #0
 8004acc:	d04e      	beq.n	8004b6c <_dtoa_r+0x234>
 8004ace:	2300      	movs	r3, #0
 8004ad0:	f109 39ff 	add.w	r9, r9, #4294967295
 8004ad4:	930f      	str	r3, [sp, #60]	; 0x3c
 8004ad6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004ad8:	1b1c      	subs	r4, r3, r4
 8004ada:	1e63      	subs	r3, r4, #1
 8004adc:	9309      	str	r3, [sp, #36]	; 0x24
 8004ade:	bf49      	itett	mi
 8004ae0:	f1c4 0301 	rsbmi	r3, r4, #1
 8004ae4:	2300      	movpl	r3, #0
 8004ae6:	9306      	strmi	r3, [sp, #24]
 8004ae8:	2300      	movmi	r3, #0
 8004aea:	bf54      	ite	pl
 8004aec:	9306      	strpl	r3, [sp, #24]
 8004aee:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004af0:	f1b9 0f00 	cmp.w	r9, #0
 8004af4:	db3c      	blt.n	8004b70 <_dtoa_r+0x238>
 8004af6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004af8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8004afc:	444b      	add	r3, r9
 8004afe:	9309      	str	r3, [sp, #36]	; 0x24
 8004b00:	2300      	movs	r3, #0
 8004b02:	930a      	str	r3, [sp, #40]	; 0x28
 8004b04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004b06:	2b09      	cmp	r3, #9
 8004b08:	d86c      	bhi.n	8004be4 <_dtoa_r+0x2ac>
 8004b0a:	2b05      	cmp	r3, #5
 8004b0c:	bfc4      	itt	gt
 8004b0e:	3b04      	subgt	r3, #4
 8004b10:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004b12:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004b14:	bfc8      	it	gt
 8004b16:	2400      	movgt	r4, #0
 8004b18:	f1a3 0302 	sub.w	r3, r3, #2
 8004b1c:	bfd8      	it	le
 8004b1e:	2401      	movle	r4, #1
 8004b20:	2b03      	cmp	r3, #3
 8004b22:	f200 808b 	bhi.w	8004c3c <_dtoa_r+0x304>
 8004b26:	e8df f003 	tbb	[pc, r3]
 8004b2a:	4f2d      	.short	0x4f2d
 8004b2c:	5b4d      	.short	0x5b4d
 8004b2e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004b32:	441c      	add	r4, r3
 8004b34:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004b38:	2b20      	cmp	r3, #32
 8004b3a:	bfc3      	ittte	gt
 8004b3c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004b40:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004b44:	fa09 f303 	lslgt.w	r3, r9, r3
 8004b48:	f1c3 0320 	rsble	r3, r3, #32
 8004b4c:	bfc6      	itte	gt
 8004b4e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004b52:	4318      	orrgt	r0, r3
 8004b54:	fa06 f003 	lslle.w	r0, r6, r3
 8004b58:	f7fb fc44 	bl	80003e4 <__aeabi_ui2d>
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004b62:	3c01      	subs	r4, #1
 8004b64:	9313      	str	r3, [sp, #76]	; 0x4c
 8004b66:	e770      	b.n	8004a4a <_dtoa_r+0x112>
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e7b3      	b.n	8004ad4 <_dtoa_r+0x19c>
 8004b6c:	900f      	str	r0, [sp, #60]	; 0x3c
 8004b6e:	e7b2      	b.n	8004ad6 <_dtoa_r+0x19e>
 8004b70:	9b06      	ldr	r3, [sp, #24]
 8004b72:	eba3 0309 	sub.w	r3, r3, r9
 8004b76:	9306      	str	r3, [sp, #24]
 8004b78:	f1c9 0300 	rsb	r3, r9, #0
 8004b7c:	930a      	str	r3, [sp, #40]	; 0x28
 8004b7e:	2300      	movs	r3, #0
 8004b80:	930e      	str	r3, [sp, #56]	; 0x38
 8004b82:	e7bf      	b.n	8004b04 <_dtoa_r+0x1cc>
 8004b84:	2300      	movs	r3, #0
 8004b86:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b88:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	dc59      	bgt.n	8004c42 <_dtoa_r+0x30a>
 8004b8e:	f04f 0b01 	mov.w	fp, #1
 8004b92:	465b      	mov	r3, fp
 8004b94:	f8cd b008 	str.w	fp, [sp, #8]
 8004b98:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004ba0:	6042      	str	r2, [r0, #4]
 8004ba2:	2204      	movs	r2, #4
 8004ba4:	f102 0614 	add.w	r6, r2, #20
 8004ba8:	429e      	cmp	r6, r3
 8004baa:	6841      	ldr	r1, [r0, #4]
 8004bac:	d94f      	bls.n	8004c4e <_dtoa_r+0x316>
 8004bae:	4628      	mov	r0, r5
 8004bb0:	f000 fcdc 	bl	800556c <_Balloc>
 8004bb4:	9008      	str	r0, [sp, #32]
 8004bb6:	2800      	cmp	r0, #0
 8004bb8:	d14d      	bne.n	8004c56 <_dtoa_r+0x31e>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004bc0:	4b1d      	ldr	r3, [pc, #116]	; (8004c38 <_dtoa_r+0x300>)
 8004bc2:	e6cd      	b.n	8004960 <_dtoa_r+0x28>
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e7de      	b.n	8004b86 <_dtoa_r+0x24e>
 8004bc8:	2300      	movs	r3, #0
 8004bca:	930b      	str	r3, [sp, #44]	; 0x2c
 8004bcc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004bce:	eb09 0b03 	add.w	fp, r9, r3
 8004bd2:	f10b 0301 	add.w	r3, fp, #1
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	9302      	str	r3, [sp, #8]
 8004bda:	bfb8      	it	lt
 8004bdc:	2301      	movlt	r3, #1
 8004bde:	e7dd      	b.n	8004b9c <_dtoa_r+0x264>
 8004be0:	2301      	movs	r3, #1
 8004be2:	e7f2      	b.n	8004bca <_dtoa_r+0x292>
 8004be4:	2401      	movs	r4, #1
 8004be6:	2300      	movs	r3, #0
 8004be8:	940b      	str	r4, [sp, #44]	; 0x2c
 8004bea:	9322      	str	r3, [sp, #136]	; 0x88
 8004bec:	f04f 3bff 	mov.w	fp, #4294967295
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	2312      	movs	r3, #18
 8004bf4:	f8cd b008 	str.w	fp, [sp, #8]
 8004bf8:	9223      	str	r2, [sp, #140]	; 0x8c
 8004bfa:	e7cf      	b.n	8004b9c <_dtoa_r+0x264>
 8004bfc:	f3af 8000 	nop.w
 8004c00:	636f4361 	.word	0x636f4361
 8004c04:	3fd287a7 	.word	0x3fd287a7
 8004c08:	8b60c8b3 	.word	0x8b60c8b3
 8004c0c:	3fc68a28 	.word	0x3fc68a28
 8004c10:	509f79fb 	.word	0x509f79fb
 8004c14:	3fd34413 	.word	0x3fd34413
 8004c18:	08006b5d 	.word	0x08006b5d
 8004c1c:	08006b74 	.word	0x08006b74
 8004c20:	7ff00000 	.word	0x7ff00000
 8004c24:	08006b59 	.word	0x08006b59
 8004c28:	08006b50 	.word	0x08006b50
 8004c2c:	08006b2d 	.word	0x08006b2d
 8004c30:	3ff80000 	.word	0x3ff80000
 8004c34:	08006c70 	.word	0x08006c70
 8004c38:	08006bd3 	.word	0x08006bd3
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004c40:	e7d4      	b.n	8004bec <_dtoa_r+0x2b4>
 8004c42:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8004c46:	465b      	mov	r3, fp
 8004c48:	f8cd b008 	str.w	fp, [sp, #8]
 8004c4c:	e7a6      	b.n	8004b9c <_dtoa_r+0x264>
 8004c4e:	3101      	adds	r1, #1
 8004c50:	6041      	str	r1, [r0, #4]
 8004c52:	0052      	lsls	r2, r2, #1
 8004c54:	e7a6      	b.n	8004ba4 <_dtoa_r+0x26c>
 8004c56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004c58:	9a08      	ldr	r2, [sp, #32]
 8004c5a:	601a      	str	r2, [r3, #0]
 8004c5c:	9b02      	ldr	r3, [sp, #8]
 8004c5e:	2b0e      	cmp	r3, #14
 8004c60:	f200 80a8 	bhi.w	8004db4 <_dtoa_r+0x47c>
 8004c64:	2c00      	cmp	r4, #0
 8004c66:	f000 80a5 	beq.w	8004db4 <_dtoa_r+0x47c>
 8004c6a:	f1b9 0f00 	cmp.w	r9, #0
 8004c6e:	dd34      	ble.n	8004cda <_dtoa_r+0x3a2>
 8004c70:	4a9a      	ldr	r2, [pc, #616]	; (8004edc <_dtoa_r+0x5a4>)
 8004c72:	f009 030f 	and.w	r3, r9, #15
 8004c76:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004c7a:	f419 7f80 	tst.w	r9, #256	; 0x100
 8004c7e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004c82:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004c86:	ea4f 1429 	mov.w	r4, r9, asr #4
 8004c8a:	d016      	beq.n	8004cba <_dtoa_r+0x382>
 8004c8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c90:	4b93      	ldr	r3, [pc, #588]	; (8004ee0 <_dtoa_r+0x5a8>)
 8004c92:	2703      	movs	r7, #3
 8004c94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004c98:	f7fb fd48 	bl	800072c <__aeabi_ddiv>
 8004c9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ca0:	f004 040f 	and.w	r4, r4, #15
 8004ca4:	4e8e      	ldr	r6, [pc, #568]	; (8004ee0 <_dtoa_r+0x5a8>)
 8004ca6:	b954      	cbnz	r4, 8004cbe <_dtoa_r+0x386>
 8004ca8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004cac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004cb0:	f7fb fd3c 	bl	800072c <__aeabi_ddiv>
 8004cb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004cb8:	e029      	b.n	8004d0e <_dtoa_r+0x3d6>
 8004cba:	2702      	movs	r7, #2
 8004cbc:	e7f2      	b.n	8004ca4 <_dtoa_r+0x36c>
 8004cbe:	07e1      	lsls	r1, r4, #31
 8004cc0:	d508      	bpl.n	8004cd4 <_dtoa_r+0x39c>
 8004cc2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004cc6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004cca:	f7fb fc05 	bl	80004d8 <__aeabi_dmul>
 8004cce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004cd2:	3701      	adds	r7, #1
 8004cd4:	1064      	asrs	r4, r4, #1
 8004cd6:	3608      	adds	r6, #8
 8004cd8:	e7e5      	b.n	8004ca6 <_dtoa_r+0x36e>
 8004cda:	f000 80a5 	beq.w	8004e28 <_dtoa_r+0x4f0>
 8004cde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004ce2:	f1c9 0400 	rsb	r4, r9, #0
 8004ce6:	4b7d      	ldr	r3, [pc, #500]	; (8004edc <_dtoa_r+0x5a4>)
 8004ce8:	f004 020f 	and.w	r2, r4, #15
 8004cec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf4:	f7fb fbf0 	bl	80004d8 <__aeabi_dmul>
 8004cf8:	2702      	movs	r7, #2
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d00:	4e77      	ldr	r6, [pc, #476]	; (8004ee0 <_dtoa_r+0x5a8>)
 8004d02:	1124      	asrs	r4, r4, #4
 8004d04:	2c00      	cmp	r4, #0
 8004d06:	f040 8084 	bne.w	8004e12 <_dtoa_r+0x4da>
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1d2      	bne.n	8004cb4 <_dtoa_r+0x37c>
 8004d0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	f000 808b 	beq.w	8004e2c <_dtoa_r+0x4f4>
 8004d16:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004d1a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004d1e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004d22:	2200      	movs	r2, #0
 8004d24:	4b6f      	ldr	r3, [pc, #444]	; (8004ee4 <_dtoa_r+0x5ac>)
 8004d26:	f7fb fe49 	bl	80009bc <__aeabi_dcmplt>
 8004d2a:	2800      	cmp	r0, #0
 8004d2c:	d07e      	beq.n	8004e2c <_dtoa_r+0x4f4>
 8004d2e:	9b02      	ldr	r3, [sp, #8]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d07b      	beq.n	8004e2c <_dtoa_r+0x4f4>
 8004d34:	f1bb 0f00 	cmp.w	fp, #0
 8004d38:	dd38      	ble.n	8004dac <_dtoa_r+0x474>
 8004d3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004d3e:	2200      	movs	r2, #0
 8004d40:	4b69      	ldr	r3, [pc, #420]	; (8004ee8 <_dtoa_r+0x5b0>)
 8004d42:	f7fb fbc9 	bl	80004d8 <__aeabi_dmul>
 8004d46:	465c      	mov	r4, fp
 8004d48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d4c:	f109 38ff 	add.w	r8, r9, #4294967295
 8004d50:	3701      	adds	r7, #1
 8004d52:	4638      	mov	r0, r7
 8004d54:	f7fb fb56 	bl	8000404 <__aeabi_i2d>
 8004d58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d5c:	f7fb fbbc 	bl	80004d8 <__aeabi_dmul>
 8004d60:	2200      	movs	r2, #0
 8004d62:	4b62      	ldr	r3, [pc, #392]	; (8004eec <_dtoa_r+0x5b4>)
 8004d64:	f7fb fa02 	bl	800016c <__adddf3>
 8004d68:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004d6c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004d70:	9611      	str	r6, [sp, #68]	; 0x44
 8004d72:	2c00      	cmp	r4, #0
 8004d74:	d15d      	bne.n	8004e32 <_dtoa_r+0x4fa>
 8004d76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	4b5c      	ldr	r3, [pc, #368]	; (8004ef0 <_dtoa_r+0x5b8>)
 8004d7e:	f7fb f9f3 	bl	8000168 <__aeabi_dsub>
 8004d82:	4602      	mov	r2, r0
 8004d84:	460b      	mov	r3, r1
 8004d86:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004d8a:	4633      	mov	r3, r6
 8004d8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004d8e:	f7fb fe33 	bl	80009f8 <__aeabi_dcmpgt>
 8004d92:	2800      	cmp	r0, #0
 8004d94:	f040 829e 	bne.w	80052d4 <_dtoa_r+0x99c>
 8004d98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004d9e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004da2:	f7fb fe0b 	bl	80009bc <__aeabi_dcmplt>
 8004da6:	2800      	cmp	r0, #0
 8004da8:	f040 8292 	bne.w	80052d0 <_dtoa_r+0x998>
 8004dac:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004db0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004db4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	f2c0 8153 	blt.w	8005062 <_dtoa_r+0x72a>
 8004dbc:	f1b9 0f0e 	cmp.w	r9, #14
 8004dc0:	f300 814f 	bgt.w	8005062 <_dtoa_r+0x72a>
 8004dc4:	4b45      	ldr	r3, [pc, #276]	; (8004edc <_dtoa_r+0x5a4>)
 8004dc6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8004dca:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004dce:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004dd2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	f280 80db 	bge.w	8004f90 <_dtoa_r+0x658>
 8004dda:	9b02      	ldr	r3, [sp, #8]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	f300 80d7 	bgt.w	8004f90 <_dtoa_r+0x658>
 8004de2:	f040 8274 	bne.w	80052ce <_dtoa_r+0x996>
 8004de6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004dea:	2200      	movs	r2, #0
 8004dec:	4b40      	ldr	r3, [pc, #256]	; (8004ef0 <_dtoa_r+0x5b8>)
 8004dee:	f7fb fb73 	bl	80004d8 <__aeabi_dmul>
 8004df2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004df6:	f7fb fdf5 	bl	80009e4 <__aeabi_dcmpge>
 8004dfa:	9c02      	ldr	r4, [sp, #8]
 8004dfc:	4626      	mov	r6, r4
 8004dfe:	2800      	cmp	r0, #0
 8004e00:	f040 824a 	bne.w	8005298 <_dtoa_r+0x960>
 8004e04:	2331      	movs	r3, #49	; 0x31
 8004e06:	9f08      	ldr	r7, [sp, #32]
 8004e08:	f109 0901 	add.w	r9, r9, #1
 8004e0c:	f807 3b01 	strb.w	r3, [r7], #1
 8004e10:	e246      	b.n	80052a0 <_dtoa_r+0x968>
 8004e12:	07e2      	lsls	r2, r4, #31
 8004e14:	d505      	bpl.n	8004e22 <_dtoa_r+0x4ea>
 8004e16:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004e1a:	f7fb fb5d 	bl	80004d8 <__aeabi_dmul>
 8004e1e:	2301      	movs	r3, #1
 8004e20:	3701      	adds	r7, #1
 8004e22:	1064      	asrs	r4, r4, #1
 8004e24:	3608      	adds	r6, #8
 8004e26:	e76d      	b.n	8004d04 <_dtoa_r+0x3cc>
 8004e28:	2702      	movs	r7, #2
 8004e2a:	e770      	b.n	8004d0e <_dtoa_r+0x3d6>
 8004e2c:	46c8      	mov	r8, r9
 8004e2e:	9c02      	ldr	r4, [sp, #8]
 8004e30:	e78f      	b.n	8004d52 <_dtoa_r+0x41a>
 8004e32:	9908      	ldr	r1, [sp, #32]
 8004e34:	4b29      	ldr	r3, [pc, #164]	; (8004edc <_dtoa_r+0x5a4>)
 8004e36:	4421      	add	r1, r4
 8004e38:	9112      	str	r1, [sp, #72]	; 0x48
 8004e3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004e40:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004e44:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004e48:	2900      	cmp	r1, #0
 8004e4a:	d055      	beq.n	8004ef8 <_dtoa_r+0x5c0>
 8004e4c:	2000      	movs	r0, #0
 8004e4e:	4929      	ldr	r1, [pc, #164]	; (8004ef4 <_dtoa_r+0x5bc>)
 8004e50:	f7fb fc6c 	bl	800072c <__aeabi_ddiv>
 8004e54:	463b      	mov	r3, r7
 8004e56:	4632      	mov	r2, r6
 8004e58:	f7fb f986 	bl	8000168 <__aeabi_dsub>
 8004e5c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004e60:	9f08      	ldr	r7, [sp, #32]
 8004e62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e66:	f7fb fde7 	bl	8000a38 <__aeabi_d2iz>
 8004e6a:	4604      	mov	r4, r0
 8004e6c:	f7fb faca 	bl	8000404 <__aeabi_i2d>
 8004e70:	4602      	mov	r2, r0
 8004e72:	460b      	mov	r3, r1
 8004e74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e78:	f7fb f976 	bl	8000168 <__aeabi_dsub>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	460b      	mov	r3, r1
 8004e80:	3430      	adds	r4, #48	; 0x30
 8004e82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004e86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004e8a:	f807 4b01 	strb.w	r4, [r7], #1
 8004e8e:	f7fb fd95 	bl	80009bc <__aeabi_dcmplt>
 8004e92:	2800      	cmp	r0, #0
 8004e94:	d174      	bne.n	8004f80 <_dtoa_r+0x648>
 8004e96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e9a:	2000      	movs	r0, #0
 8004e9c:	4911      	ldr	r1, [pc, #68]	; (8004ee4 <_dtoa_r+0x5ac>)
 8004e9e:	f7fb f963 	bl	8000168 <__aeabi_dsub>
 8004ea2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004ea6:	f7fb fd89 	bl	80009bc <__aeabi_dcmplt>
 8004eaa:	2800      	cmp	r0, #0
 8004eac:	f040 80b6 	bne.w	800501c <_dtoa_r+0x6e4>
 8004eb0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004eb2:	429f      	cmp	r7, r3
 8004eb4:	f43f af7a 	beq.w	8004dac <_dtoa_r+0x474>
 8004eb8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	4b0a      	ldr	r3, [pc, #40]	; (8004ee8 <_dtoa_r+0x5b0>)
 8004ec0:	f7fb fb0a 	bl	80004d8 <__aeabi_dmul>
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004eca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ece:	4b06      	ldr	r3, [pc, #24]	; (8004ee8 <_dtoa_r+0x5b0>)
 8004ed0:	f7fb fb02 	bl	80004d8 <__aeabi_dmul>
 8004ed4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ed8:	e7c3      	b.n	8004e62 <_dtoa_r+0x52a>
 8004eda:	bf00      	nop
 8004edc:	08006c70 	.word	0x08006c70
 8004ee0:	08006c48 	.word	0x08006c48
 8004ee4:	3ff00000 	.word	0x3ff00000
 8004ee8:	40240000 	.word	0x40240000
 8004eec:	401c0000 	.word	0x401c0000
 8004ef0:	40140000 	.word	0x40140000
 8004ef4:	3fe00000 	.word	0x3fe00000
 8004ef8:	4630      	mov	r0, r6
 8004efa:	4639      	mov	r1, r7
 8004efc:	f7fb faec 	bl	80004d8 <__aeabi_dmul>
 8004f00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004f02:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004f06:	9c08      	ldr	r4, [sp, #32]
 8004f08:	9314      	str	r3, [sp, #80]	; 0x50
 8004f0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f0e:	f7fb fd93 	bl	8000a38 <__aeabi_d2iz>
 8004f12:	9015      	str	r0, [sp, #84]	; 0x54
 8004f14:	f7fb fa76 	bl	8000404 <__aeabi_i2d>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	460b      	mov	r3, r1
 8004f1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f20:	f7fb f922 	bl	8000168 <__aeabi_dsub>
 8004f24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004f26:	4606      	mov	r6, r0
 8004f28:	3330      	adds	r3, #48	; 0x30
 8004f2a:	f804 3b01 	strb.w	r3, [r4], #1
 8004f2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004f30:	460f      	mov	r7, r1
 8004f32:	429c      	cmp	r4, r3
 8004f34:	f04f 0200 	mov.w	r2, #0
 8004f38:	d124      	bne.n	8004f84 <_dtoa_r+0x64c>
 8004f3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004f3e:	4bb3      	ldr	r3, [pc, #716]	; (800520c <_dtoa_r+0x8d4>)
 8004f40:	f7fb f914 	bl	800016c <__adddf3>
 8004f44:	4602      	mov	r2, r0
 8004f46:	460b      	mov	r3, r1
 8004f48:	4630      	mov	r0, r6
 8004f4a:	4639      	mov	r1, r7
 8004f4c:	f7fb fd54 	bl	80009f8 <__aeabi_dcmpgt>
 8004f50:	2800      	cmp	r0, #0
 8004f52:	d162      	bne.n	800501a <_dtoa_r+0x6e2>
 8004f54:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004f58:	2000      	movs	r0, #0
 8004f5a:	49ac      	ldr	r1, [pc, #688]	; (800520c <_dtoa_r+0x8d4>)
 8004f5c:	f7fb f904 	bl	8000168 <__aeabi_dsub>
 8004f60:	4602      	mov	r2, r0
 8004f62:	460b      	mov	r3, r1
 8004f64:	4630      	mov	r0, r6
 8004f66:	4639      	mov	r1, r7
 8004f68:	f7fb fd28 	bl	80009bc <__aeabi_dcmplt>
 8004f6c:	2800      	cmp	r0, #0
 8004f6e:	f43f af1d 	beq.w	8004dac <_dtoa_r+0x474>
 8004f72:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004f74:	1e7b      	subs	r3, r7, #1
 8004f76:	9314      	str	r3, [sp, #80]	; 0x50
 8004f78:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004f7c:	2b30      	cmp	r3, #48	; 0x30
 8004f7e:	d0f8      	beq.n	8004f72 <_dtoa_r+0x63a>
 8004f80:	46c1      	mov	r9, r8
 8004f82:	e03a      	b.n	8004ffa <_dtoa_r+0x6c2>
 8004f84:	4ba2      	ldr	r3, [pc, #648]	; (8005210 <_dtoa_r+0x8d8>)
 8004f86:	f7fb faa7 	bl	80004d8 <__aeabi_dmul>
 8004f8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004f8e:	e7bc      	b.n	8004f0a <_dtoa_r+0x5d2>
 8004f90:	9f08      	ldr	r7, [sp, #32]
 8004f92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f9a:	f7fb fbc7 	bl	800072c <__aeabi_ddiv>
 8004f9e:	f7fb fd4b 	bl	8000a38 <__aeabi_d2iz>
 8004fa2:	4604      	mov	r4, r0
 8004fa4:	f7fb fa2e 	bl	8000404 <__aeabi_i2d>
 8004fa8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004fac:	f7fb fa94 	bl	80004d8 <__aeabi_dmul>
 8004fb0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fbc:	f7fb f8d4 	bl	8000168 <__aeabi_dsub>
 8004fc0:	f807 6b01 	strb.w	r6, [r7], #1
 8004fc4:	9e08      	ldr	r6, [sp, #32]
 8004fc6:	9b02      	ldr	r3, [sp, #8]
 8004fc8:	1bbe      	subs	r6, r7, r6
 8004fca:	42b3      	cmp	r3, r6
 8004fcc:	d13a      	bne.n	8005044 <_dtoa_r+0x70c>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	f7fb f8cb 	bl	800016c <__adddf3>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	460b      	mov	r3, r1
 8004fda:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004fde:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004fe2:	f7fb fd09 	bl	80009f8 <__aeabi_dcmpgt>
 8004fe6:	bb58      	cbnz	r0, 8005040 <_dtoa_r+0x708>
 8004fe8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004fec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ff0:	f7fb fcda 	bl	80009a8 <__aeabi_dcmpeq>
 8004ff4:	b108      	cbz	r0, 8004ffa <_dtoa_r+0x6c2>
 8004ff6:	07e1      	lsls	r1, r4, #31
 8004ff8:	d422      	bmi.n	8005040 <_dtoa_r+0x708>
 8004ffa:	4628      	mov	r0, r5
 8004ffc:	4651      	mov	r1, sl
 8004ffe:	f000 faf5 	bl	80055ec <_Bfree>
 8005002:	2300      	movs	r3, #0
 8005004:	703b      	strb	r3, [r7, #0]
 8005006:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005008:	f109 0001 	add.w	r0, r9, #1
 800500c:	6018      	str	r0, [r3, #0]
 800500e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005010:	2b00      	cmp	r3, #0
 8005012:	f43f acdf 	beq.w	80049d4 <_dtoa_r+0x9c>
 8005016:	601f      	str	r7, [r3, #0]
 8005018:	e4dc      	b.n	80049d4 <_dtoa_r+0x9c>
 800501a:	4627      	mov	r7, r4
 800501c:	463b      	mov	r3, r7
 800501e:	461f      	mov	r7, r3
 8005020:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005024:	2a39      	cmp	r2, #57	; 0x39
 8005026:	d107      	bne.n	8005038 <_dtoa_r+0x700>
 8005028:	9a08      	ldr	r2, [sp, #32]
 800502a:	429a      	cmp	r2, r3
 800502c:	d1f7      	bne.n	800501e <_dtoa_r+0x6e6>
 800502e:	2230      	movs	r2, #48	; 0x30
 8005030:	9908      	ldr	r1, [sp, #32]
 8005032:	f108 0801 	add.w	r8, r8, #1
 8005036:	700a      	strb	r2, [r1, #0]
 8005038:	781a      	ldrb	r2, [r3, #0]
 800503a:	3201      	adds	r2, #1
 800503c:	701a      	strb	r2, [r3, #0]
 800503e:	e79f      	b.n	8004f80 <_dtoa_r+0x648>
 8005040:	46c8      	mov	r8, r9
 8005042:	e7eb      	b.n	800501c <_dtoa_r+0x6e4>
 8005044:	2200      	movs	r2, #0
 8005046:	4b72      	ldr	r3, [pc, #456]	; (8005210 <_dtoa_r+0x8d8>)
 8005048:	f7fb fa46 	bl	80004d8 <__aeabi_dmul>
 800504c:	4602      	mov	r2, r0
 800504e:	460b      	mov	r3, r1
 8005050:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005054:	2200      	movs	r2, #0
 8005056:	2300      	movs	r3, #0
 8005058:	f7fb fca6 	bl	80009a8 <__aeabi_dcmpeq>
 800505c:	2800      	cmp	r0, #0
 800505e:	d098      	beq.n	8004f92 <_dtoa_r+0x65a>
 8005060:	e7cb      	b.n	8004ffa <_dtoa_r+0x6c2>
 8005062:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005064:	2a00      	cmp	r2, #0
 8005066:	f000 80cd 	beq.w	8005204 <_dtoa_r+0x8cc>
 800506a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800506c:	2a01      	cmp	r2, #1
 800506e:	f300 80af 	bgt.w	80051d0 <_dtoa_r+0x898>
 8005072:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005074:	2a00      	cmp	r2, #0
 8005076:	f000 80a7 	beq.w	80051c8 <_dtoa_r+0x890>
 800507a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800507e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005080:	9f06      	ldr	r7, [sp, #24]
 8005082:	9a06      	ldr	r2, [sp, #24]
 8005084:	2101      	movs	r1, #1
 8005086:	441a      	add	r2, r3
 8005088:	9206      	str	r2, [sp, #24]
 800508a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800508c:	4628      	mov	r0, r5
 800508e:	441a      	add	r2, r3
 8005090:	9209      	str	r2, [sp, #36]	; 0x24
 8005092:	f000 fb65 	bl	8005760 <__i2b>
 8005096:	4606      	mov	r6, r0
 8005098:	2f00      	cmp	r7, #0
 800509a:	dd0c      	ble.n	80050b6 <_dtoa_r+0x77e>
 800509c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800509e:	2b00      	cmp	r3, #0
 80050a0:	dd09      	ble.n	80050b6 <_dtoa_r+0x77e>
 80050a2:	42bb      	cmp	r3, r7
 80050a4:	bfa8      	it	ge
 80050a6:	463b      	movge	r3, r7
 80050a8:	9a06      	ldr	r2, [sp, #24]
 80050aa:	1aff      	subs	r7, r7, r3
 80050ac:	1ad2      	subs	r2, r2, r3
 80050ae:	9206      	str	r2, [sp, #24]
 80050b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	9309      	str	r3, [sp, #36]	; 0x24
 80050b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050b8:	b1f3      	cbz	r3, 80050f8 <_dtoa_r+0x7c0>
 80050ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050bc:	2b00      	cmp	r3, #0
 80050be:	f000 80a9 	beq.w	8005214 <_dtoa_r+0x8dc>
 80050c2:	2c00      	cmp	r4, #0
 80050c4:	dd10      	ble.n	80050e8 <_dtoa_r+0x7b0>
 80050c6:	4631      	mov	r1, r6
 80050c8:	4622      	mov	r2, r4
 80050ca:	4628      	mov	r0, r5
 80050cc:	f000 fc02 	bl	80058d4 <__pow5mult>
 80050d0:	4652      	mov	r2, sl
 80050d2:	4601      	mov	r1, r0
 80050d4:	4606      	mov	r6, r0
 80050d6:	4628      	mov	r0, r5
 80050d8:	f000 fb58 	bl	800578c <__multiply>
 80050dc:	4680      	mov	r8, r0
 80050de:	4651      	mov	r1, sl
 80050e0:	4628      	mov	r0, r5
 80050e2:	f000 fa83 	bl	80055ec <_Bfree>
 80050e6:	46c2      	mov	sl, r8
 80050e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050ea:	1b1a      	subs	r2, r3, r4
 80050ec:	d004      	beq.n	80050f8 <_dtoa_r+0x7c0>
 80050ee:	4651      	mov	r1, sl
 80050f0:	4628      	mov	r0, r5
 80050f2:	f000 fbef 	bl	80058d4 <__pow5mult>
 80050f6:	4682      	mov	sl, r0
 80050f8:	2101      	movs	r1, #1
 80050fa:	4628      	mov	r0, r5
 80050fc:	f000 fb30 	bl	8005760 <__i2b>
 8005100:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005102:	4604      	mov	r4, r0
 8005104:	2b00      	cmp	r3, #0
 8005106:	f340 8087 	ble.w	8005218 <_dtoa_r+0x8e0>
 800510a:	461a      	mov	r2, r3
 800510c:	4601      	mov	r1, r0
 800510e:	4628      	mov	r0, r5
 8005110:	f000 fbe0 	bl	80058d4 <__pow5mult>
 8005114:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005116:	4604      	mov	r4, r0
 8005118:	2b01      	cmp	r3, #1
 800511a:	f340 8080 	ble.w	800521e <_dtoa_r+0x8e6>
 800511e:	f04f 0800 	mov.w	r8, #0
 8005122:	6923      	ldr	r3, [r4, #16]
 8005124:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005128:	6918      	ldr	r0, [r3, #16]
 800512a:	f000 facb 	bl	80056c4 <__hi0bits>
 800512e:	f1c0 0020 	rsb	r0, r0, #32
 8005132:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005134:	4418      	add	r0, r3
 8005136:	f010 001f 	ands.w	r0, r0, #31
 800513a:	f000 8092 	beq.w	8005262 <_dtoa_r+0x92a>
 800513e:	f1c0 0320 	rsb	r3, r0, #32
 8005142:	2b04      	cmp	r3, #4
 8005144:	f340 808a 	ble.w	800525c <_dtoa_r+0x924>
 8005148:	f1c0 001c 	rsb	r0, r0, #28
 800514c:	9b06      	ldr	r3, [sp, #24]
 800514e:	4407      	add	r7, r0
 8005150:	4403      	add	r3, r0
 8005152:	9306      	str	r3, [sp, #24]
 8005154:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005156:	4403      	add	r3, r0
 8005158:	9309      	str	r3, [sp, #36]	; 0x24
 800515a:	9b06      	ldr	r3, [sp, #24]
 800515c:	2b00      	cmp	r3, #0
 800515e:	dd05      	ble.n	800516c <_dtoa_r+0x834>
 8005160:	4651      	mov	r1, sl
 8005162:	461a      	mov	r2, r3
 8005164:	4628      	mov	r0, r5
 8005166:	f000 fc0f 	bl	8005988 <__lshift>
 800516a:	4682      	mov	sl, r0
 800516c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800516e:	2b00      	cmp	r3, #0
 8005170:	dd05      	ble.n	800517e <_dtoa_r+0x846>
 8005172:	4621      	mov	r1, r4
 8005174:	461a      	mov	r2, r3
 8005176:	4628      	mov	r0, r5
 8005178:	f000 fc06 	bl	8005988 <__lshift>
 800517c:	4604      	mov	r4, r0
 800517e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005180:	2b00      	cmp	r3, #0
 8005182:	d070      	beq.n	8005266 <_dtoa_r+0x92e>
 8005184:	4621      	mov	r1, r4
 8005186:	4650      	mov	r0, sl
 8005188:	f000 fc6a 	bl	8005a60 <__mcmp>
 800518c:	2800      	cmp	r0, #0
 800518e:	da6a      	bge.n	8005266 <_dtoa_r+0x92e>
 8005190:	2300      	movs	r3, #0
 8005192:	4651      	mov	r1, sl
 8005194:	220a      	movs	r2, #10
 8005196:	4628      	mov	r0, r5
 8005198:	f000 fa4a 	bl	8005630 <__multadd>
 800519c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800519e:	4682      	mov	sl, r0
 80051a0:	f109 39ff 	add.w	r9, r9, #4294967295
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f000 8193 	beq.w	80054d0 <_dtoa_r+0xb98>
 80051aa:	4631      	mov	r1, r6
 80051ac:	2300      	movs	r3, #0
 80051ae:	220a      	movs	r2, #10
 80051b0:	4628      	mov	r0, r5
 80051b2:	f000 fa3d 	bl	8005630 <__multadd>
 80051b6:	f1bb 0f00 	cmp.w	fp, #0
 80051ba:	4606      	mov	r6, r0
 80051bc:	f300 8093 	bgt.w	80052e6 <_dtoa_r+0x9ae>
 80051c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80051c2:	2b02      	cmp	r3, #2
 80051c4:	dc57      	bgt.n	8005276 <_dtoa_r+0x93e>
 80051c6:	e08e      	b.n	80052e6 <_dtoa_r+0x9ae>
 80051c8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80051ca:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80051ce:	e756      	b.n	800507e <_dtoa_r+0x746>
 80051d0:	9b02      	ldr	r3, [sp, #8]
 80051d2:	1e5c      	subs	r4, r3, #1
 80051d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051d6:	42a3      	cmp	r3, r4
 80051d8:	bfb7      	itett	lt
 80051da:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80051dc:	1b1c      	subge	r4, r3, r4
 80051de:	1ae2      	sublt	r2, r4, r3
 80051e0:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80051e2:	bfbe      	ittt	lt
 80051e4:	940a      	strlt	r4, [sp, #40]	; 0x28
 80051e6:	189b      	addlt	r3, r3, r2
 80051e8:	930e      	strlt	r3, [sp, #56]	; 0x38
 80051ea:	9b02      	ldr	r3, [sp, #8]
 80051ec:	bfb8      	it	lt
 80051ee:	2400      	movlt	r4, #0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	bfbb      	ittet	lt
 80051f4:	9b06      	ldrlt	r3, [sp, #24]
 80051f6:	9a02      	ldrlt	r2, [sp, #8]
 80051f8:	9f06      	ldrge	r7, [sp, #24]
 80051fa:	1a9f      	sublt	r7, r3, r2
 80051fc:	bfac      	ite	ge
 80051fe:	9b02      	ldrge	r3, [sp, #8]
 8005200:	2300      	movlt	r3, #0
 8005202:	e73e      	b.n	8005082 <_dtoa_r+0x74a>
 8005204:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005206:	9f06      	ldr	r7, [sp, #24]
 8005208:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800520a:	e745      	b.n	8005098 <_dtoa_r+0x760>
 800520c:	3fe00000 	.word	0x3fe00000
 8005210:	40240000 	.word	0x40240000
 8005214:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005216:	e76a      	b.n	80050ee <_dtoa_r+0x7b6>
 8005218:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800521a:	2b01      	cmp	r3, #1
 800521c:	dc19      	bgt.n	8005252 <_dtoa_r+0x91a>
 800521e:	9b04      	ldr	r3, [sp, #16]
 8005220:	b9bb      	cbnz	r3, 8005252 <_dtoa_r+0x91a>
 8005222:	9b05      	ldr	r3, [sp, #20]
 8005224:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005228:	b99b      	cbnz	r3, 8005252 <_dtoa_r+0x91a>
 800522a:	9b05      	ldr	r3, [sp, #20]
 800522c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005230:	0d1b      	lsrs	r3, r3, #20
 8005232:	051b      	lsls	r3, r3, #20
 8005234:	b183      	cbz	r3, 8005258 <_dtoa_r+0x920>
 8005236:	f04f 0801 	mov.w	r8, #1
 800523a:	9b06      	ldr	r3, [sp, #24]
 800523c:	3301      	adds	r3, #1
 800523e:	9306      	str	r3, [sp, #24]
 8005240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005242:	3301      	adds	r3, #1
 8005244:	9309      	str	r3, [sp, #36]	; 0x24
 8005246:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005248:	2b00      	cmp	r3, #0
 800524a:	f47f af6a 	bne.w	8005122 <_dtoa_r+0x7ea>
 800524e:	2001      	movs	r0, #1
 8005250:	e76f      	b.n	8005132 <_dtoa_r+0x7fa>
 8005252:	f04f 0800 	mov.w	r8, #0
 8005256:	e7f6      	b.n	8005246 <_dtoa_r+0x90e>
 8005258:	4698      	mov	r8, r3
 800525a:	e7f4      	b.n	8005246 <_dtoa_r+0x90e>
 800525c:	f43f af7d 	beq.w	800515a <_dtoa_r+0x822>
 8005260:	4618      	mov	r0, r3
 8005262:	301c      	adds	r0, #28
 8005264:	e772      	b.n	800514c <_dtoa_r+0x814>
 8005266:	9b02      	ldr	r3, [sp, #8]
 8005268:	2b00      	cmp	r3, #0
 800526a:	dc36      	bgt.n	80052da <_dtoa_r+0x9a2>
 800526c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800526e:	2b02      	cmp	r3, #2
 8005270:	dd33      	ble.n	80052da <_dtoa_r+0x9a2>
 8005272:	f8dd b008 	ldr.w	fp, [sp, #8]
 8005276:	f1bb 0f00 	cmp.w	fp, #0
 800527a:	d10d      	bne.n	8005298 <_dtoa_r+0x960>
 800527c:	4621      	mov	r1, r4
 800527e:	465b      	mov	r3, fp
 8005280:	2205      	movs	r2, #5
 8005282:	4628      	mov	r0, r5
 8005284:	f000 f9d4 	bl	8005630 <__multadd>
 8005288:	4601      	mov	r1, r0
 800528a:	4604      	mov	r4, r0
 800528c:	4650      	mov	r0, sl
 800528e:	f000 fbe7 	bl	8005a60 <__mcmp>
 8005292:	2800      	cmp	r0, #0
 8005294:	f73f adb6 	bgt.w	8004e04 <_dtoa_r+0x4cc>
 8005298:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800529a:	9f08      	ldr	r7, [sp, #32]
 800529c:	ea6f 0903 	mvn.w	r9, r3
 80052a0:	f04f 0800 	mov.w	r8, #0
 80052a4:	4621      	mov	r1, r4
 80052a6:	4628      	mov	r0, r5
 80052a8:	f000 f9a0 	bl	80055ec <_Bfree>
 80052ac:	2e00      	cmp	r6, #0
 80052ae:	f43f aea4 	beq.w	8004ffa <_dtoa_r+0x6c2>
 80052b2:	f1b8 0f00 	cmp.w	r8, #0
 80052b6:	d005      	beq.n	80052c4 <_dtoa_r+0x98c>
 80052b8:	45b0      	cmp	r8, r6
 80052ba:	d003      	beq.n	80052c4 <_dtoa_r+0x98c>
 80052bc:	4641      	mov	r1, r8
 80052be:	4628      	mov	r0, r5
 80052c0:	f000 f994 	bl	80055ec <_Bfree>
 80052c4:	4631      	mov	r1, r6
 80052c6:	4628      	mov	r0, r5
 80052c8:	f000 f990 	bl	80055ec <_Bfree>
 80052cc:	e695      	b.n	8004ffa <_dtoa_r+0x6c2>
 80052ce:	2400      	movs	r4, #0
 80052d0:	4626      	mov	r6, r4
 80052d2:	e7e1      	b.n	8005298 <_dtoa_r+0x960>
 80052d4:	46c1      	mov	r9, r8
 80052d6:	4626      	mov	r6, r4
 80052d8:	e594      	b.n	8004e04 <_dtoa_r+0x4cc>
 80052da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052dc:	f8dd b008 	ldr.w	fp, [sp, #8]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	f000 80fc 	beq.w	80054de <_dtoa_r+0xba6>
 80052e6:	2f00      	cmp	r7, #0
 80052e8:	dd05      	ble.n	80052f6 <_dtoa_r+0x9be>
 80052ea:	4631      	mov	r1, r6
 80052ec:	463a      	mov	r2, r7
 80052ee:	4628      	mov	r0, r5
 80052f0:	f000 fb4a 	bl	8005988 <__lshift>
 80052f4:	4606      	mov	r6, r0
 80052f6:	f1b8 0f00 	cmp.w	r8, #0
 80052fa:	d05c      	beq.n	80053b6 <_dtoa_r+0xa7e>
 80052fc:	4628      	mov	r0, r5
 80052fe:	6871      	ldr	r1, [r6, #4]
 8005300:	f000 f934 	bl	800556c <_Balloc>
 8005304:	4607      	mov	r7, r0
 8005306:	b928      	cbnz	r0, 8005314 <_dtoa_r+0x9dc>
 8005308:	4602      	mov	r2, r0
 800530a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800530e:	4b7e      	ldr	r3, [pc, #504]	; (8005508 <_dtoa_r+0xbd0>)
 8005310:	f7ff bb26 	b.w	8004960 <_dtoa_r+0x28>
 8005314:	6932      	ldr	r2, [r6, #16]
 8005316:	f106 010c 	add.w	r1, r6, #12
 800531a:	3202      	adds	r2, #2
 800531c:	0092      	lsls	r2, r2, #2
 800531e:	300c      	adds	r0, #12
 8005320:	f000 f90a 	bl	8005538 <memcpy>
 8005324:	2201      	movs	r2, #1
 8005326:	4639      	mov	r1, r7
 8005328:	4628      	mov	r0, r5
 800532a:	f000 fb2d 	bl	8005988 <__lshift>
 800532e:	46b0      	mov	r8, r6
 8005330:	4606      	mov	r6, r0
 8005332:	9b08      	ldr	r3, [sp, #32]
 8005334:	3301      	adds	r3, #1
 8005336:	9302      	str	r3, [sp, #8]
 8005338:	9b08      	ldr	r3, [sp, #32]
 800533a:	445b      	add	r3, fp
 800533c:	930a      	str	r3, [sp, #40]	; 0x28
 800533e:	9b04      	ldr	r3, [sp, #16]
 8005340:	f003 0301 	and.w	r3, r3, #1
 8005344:	9309      	str	r3, [sp, #36]	; 0x24
 8005346:	9b02      	ldr	r3, [sp, #8]
 8005348:	4621      	mov	r1, r4
 800534a:	4650      	mov	r0, sl
 800534c:	f103 3bff 	add.w	fp, r3, #4294967295
 8005350:	f7ff fa62 	bl	8004818 <quorem>
 8005354:	4603      	mov	r3, r0
 8005356:	4641      	mov	r1, r8
 8005358:	3330      	adds	r3, #48	; 0x30
 800535a:	9004      	str	r0, [sp, #16]
 800535c:	4650      	mov	r0, sl
 800535e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005360:	f000 fb7e 	bl	8005a60 <__mcmp>
 8005364:	4632      	mov	r2, r6
 8005366:	9006      	str	r0, [sp, #24]
 8005368:	4621      	mov	r1, r4
 800536a:	4628      	mov	r0, r5
 800536c:	f000 fb94 	bl	8005a98 <__mdiff>
 8005370:	68c2      	ldr	r2, [r0, #12]
 8005372:	4607      	mov	r7, r0
 8005374:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005376:	bb02      	cbnz	r2, 80053ba <_dtoa_r+0xa82>
 8005378:	4601      	mov	r1, r0
 800537a:	4650      	mov	r0, sl
 800537c:	f000 fb70 	bl	8005a60 <__mcmp>
 8005380:	4602      	mov	r2, r0
 8005382:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005384:	4639      	mov	r1, r7
 8005386:	4628      	mov	r0, r5
 8005388:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800538c:	f000 f92e 	bl	80055ec <_Bfree>
 8005390:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005392:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005394:	9f02      	ldr	r7, [sp, #8]
 8005396:	ea43 0102 	orr.w	r1, r3, r2
 800539a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800539c:	430b      	orrs	r3, r1
 800539e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053a0:	d10d      	bne.n	80053be <_dtoa_r+0xa86>
 80053a2:	2b39      	cmp	r3, #57	; 0x39
 80053a4:	d027      	beq.n	80053f6 <_dtoa_r+0xabe>
 80053a6:	9a06      	ldr	r2, [sp, #24]
 80053a8:	2a00      	cmp	r2, #0
 80053aa:	dd01      	ble.n	80053b0 <_dtoa_r+0xa78>
 80053ac:	9b04      	ldr	r3, [sp, #16]
 80053ae:	3331      	adds	r3, #49	; 0x31
 80053b0:	f88b 3000 	strb.w	r3, [fp]
 80053b4:	e776      	b.n	80052a4 <_dtoa_r+0x96c>
 80053b6:	4630      	mov	r0, r6
 80053b8:	e7b9      	b.n	800532e <_dtoa_r+0x9f6>
 80053ba:	2201      	movs	r2, #1
 80053bc:	e7e2      	b.n	8005384 <_dtoa_r+0xa4c>
 80053be:	9906      	ldr	r1, [sp, #24]
 80053c0:	2900      	cmp	r1, #0
 80053c2:	db04      	blt.n	80053ce <_dtoa_r+0xa96>
 80053c4:	9822      	ldr	r0, [sp, #136]	; 0x88
 80053c6:	4301      	orrs	r1, r0
 80053c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80053ca:	4301      	orrs	r1, r0
 80053cc:	d120      	bne.n	8005410 <_dtoa_r+0xad8>
 80053ce:	2a00      	cmp	r2, #0
 80053d0:	ddee      	ble.n	80053b0 <_dtoa_r+0xa78>
 80053d2:	4651      	mov	r1, sl
 80053d4:	2201      	movs	r2, #1
 80053d6:	4628      	mov	r0, r5
 80053d8:	9302      	str	r3, [sp, #8]
 80053da:	f000 fad5 	bl	8005988 <__lshift>
 80053de:	4621      	mov	r1, r4
 80053e0:	4682      	mov	sl, r0
 80053e2:	f000 fb3d 	bl	8005a60 <__mcmp>
 80053e6:	2800      	cmp	r0, #0
 80053e8:	9b02      	ldr	r3, [sp, #8]
 80053ea:	dc02      	bgt.n	80053f2 <_dtoa_r+0xaba>
 80053ec:	d1e0      	bne.n	80053b0 <_dtoa_r+0xa78>
 80053ee:	07da      	lsls	r2, r3, #31
 80053f0:	d5de      	bpl.n	80053b0 <_dtoa_r+0xa78>
 80053f2:	2b39      	cmp	r3, #57	; 0x39
 80053f4:	d1da      	bne.n	80053ac <_dtoa_r+0xa74>
 80053f6:	2339      	movs	r3, #57	; 0x39
 80053f8:	f88b 3000 	strb.w	r3, [fp]
 80053fc:	463b      	mov	r3, r7
 80053fe:	461f      	mov	r7, r3
 8005400:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005404:	3b01      	subs	r3, #1
 8005406:	2a39      	cmp	r2, #57	; 0x39
 8005408:	d050      	beq.n	80054ac <_dtoa_r+0xb74>
 800540a:	3201      	adds	r2, #1
 800540c:	701a      	strb	r2, [r3, #0]
 800540e:	e749      	b.n	80052a4 <_dtoa_r+0x96c>
 8005410:	2a00      	cmp	r2, #0
 8005412:	dd03      	ble.n	800541c <_dtoa_r+0xae4>
 8005414:	2b39      	cmp	r3, #57	; 0x39
 8005416:	d0ee      	beq.n	80053f6 <_dtoa_r+0xabe>
 8005418:	3301      	adds	r3, #1
 800541a:	e7c9      	b.n	80053b0 <_dtoa_r+0xa78>
 800541c:	9a02      	ldr	r2, [sp, #8]
 800541e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005420:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005424:	428a      	cmp	r2, r1
 8005426:	d02a      	beq.n	800547e <_dtoa_r+0xb46>
 8005428:	4651      	mov	r1, sl
 800542a:	2300      	movs	r3, #0
 800542c:	220a      	movs	r2, #10
 800542e:	4628      	mov	r0, r5
 8005430:	f000 f8fe 	bl	8005630 <__multadd>
 8005434:	45b0      	cmp	r8, r6
 8005436:	4682      	mov	sl, r0
 8005438:	f04f 0300 	mov.w	r3, #0
 800543c:	f04f 020a 	mov.w	r2, #10
 8005440:	4641      	mov	r1, r8
 8005442:	4628      	mov	r0, r5
 8005444:	d107      	bne.n	8005456 <_dtoa_r+0xb1e>
 8005446:	f000 f8f3 	bl	8005630 <__multadd>
 800544a:	4680      	mov	r8, r0
 800544c:	4606      	mov	r6, r0
 800544e:	9b02      	ldr	r3, [sp, #8]
 8005450:	3301      	adds	r3, #1
 8005452:	9302      	str	r3, [sp, #8]
 8005454:	e777      	b.n	8005346 <_dtoa_r+0xa0e>
 8005456:	f000 f8eb 	bl	8005630 <__multadd>
 800545a:	4631      	mov	r1, r6
 800545c:	4680      	mov	r8, r0
 800545e:	2300      	movs	r3, #0
 8005460:	220a      	movs	r2, #10
 8005462:	4628      	mov	r0, r5
 8005464:	f000 f8e4 	bl	8005630 <__multadd>
 8005468:	4606      	mov	r6, r0
 800546a:	e7f0      	b.n	800544e <_dtoa_r+0xb16>
 800546c:	f1bb 0f00 	cmp.w	fp, #0
 8005470:	bfcc      	ite	gt
 8005472:	465f      	movgt	r7, fp
 8005474:	2701      	movle	r7, #1
 8005476:	f04f 0800 	mov.w	r8, #0
 800547a:	9a08      	ldr	r2, [sp, #32]
 800547c:	4417      	add	r7, r2
 800547e:	4651      	mov	r1, sl
 8005480:	2201      	movs	r2, #1
 8005482:	4628      	mov	r0, r5
 8005484:	9302      	str	r3, [sp, #8]
 8005486:	f000 fa7f 	bl	8005988 <__lshift>
 800548a:	4621      	mov	r1, r4
 800548c:	4682      	mov	sl, r0
 800548e:	f000 fae7 	bl	8005a60 <__mcmp>
 8005492:	2800      	cmp	r0, #0
 8005494:	dcb2      	bgt.n	80053fc <_dtoa_r+0xac4>
 8005496:	d102      	bne.n	800549e <_dtoa_r+0xb66>
 8005498:	9b02      	ldr	r3, [sp, #8]
 800549a:	07db      	lsls	r3, r3, #31
 800549c:	d4ae      	bmi.n	80053fc <_dtoa_r+0xac4>
 800549e:	463b      	mov	r3, r7
 80054a0:	461f      	mov	r7, r3
 80054a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80054a6:	2a30      	cmp	r2, #48	; 0x30
 80054a8:	d0fa      	beq.n	80054a0 <_dtoa_r+0xb68>
 80054aa:	e6fb      	b.n	80052a4 <_dtoa_r+0x96c>
 80054ac:	9a08      	ldr	r2, [sp, #32]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d1a5      	bne.n	80053fe <_dtoa_r+0xac6>
 80054b2:	2331      	movs	r3, #49	; 0x31
 80054b4:	f109 0901 	add.w	r9, r9, #1
 80054b8:	7013      	strb	r3, [r2, #0]
 80054ba:	e6f3      	b.n	80052a4 <_dtoa_r+0x96c>
 80054bc:	4b13      	ldr	r3, [pc, #76]	; (800550c <_dtoa_r+0xbd4>)
 80054be:	f7ff baa7 	b.w	8004a10 <_dtoa_r+0xd8>
 80054c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	f47f aa80 	bne.w	80049ca <_dtoa_r+0x92>
 80054ca:	4b11      	ldr	r3, [pc, #68]	; (8005510 <_dtoa_r+0xbd8>)
 80054cc:	f7ff baa0 	b.w	8004a10 <_dtoa_r+0xd8>
 80054d0:	f1bb 0f00 	cmp.w	fp, #0
 80054d4:	dc03      	bgt.n	80054de <_dtoa_r+0xba6>
 80054d6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80054d8:	2b02      	cmp	r3, #2
 80054da:	f73f aecc 	bgt.w	8005276 <_dtoa_r+0x93e>
 80054de:	9f08      	ldr	r7, [sp, #32]
 80054e0:	4621      	mov	r1, r4
 80054e2:	4650      	mov	r0, sl
 80054e4:	f7ff f998 	bl	8004818 <quorem>
 80054e8:	9a08      	ldr	r2, [sp, #32]
 80054ea:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80054ee:	f807 3b01 	strb.w	r3, [r7], #1
 80054f2:	1aba      	subs	r2, r7, r2
 80054f4:	4593      	cmp	fp, r2
 80054f6:	ddb9      	ble.n	800546c <_dtoa_r+0xb34>
 80054f8:	4651      	mov	r1, sl
 80054fa:	2300      	movs	r3, #0
 80054fc:	220a      	movs	r2, #10
 80054fe:	4628      	mov	r0, r5
 8005500:	f000 f896 	bl	8005630 <__multadd>
 8005504:	4682      	mov	sl, r0
 8005506:	e7eb      	b.n	80054e0 <_dtoa_r+0xba8>
 8005508:	08006bd3 	.word	0x08006bd3
 800550c:	08006b2c 	.word	0x08006b2c
 8005510:	08006b50 	.word	0x08006b50

08005514 <_localeconv_r>:
 8005514:	4800      	ldr	r0, [pc, #0]	; (8005518 <_localeconv_r+0x4>)
 8005516:	4770      	bx	lr
 8005518:	20000178 	.word	0x20000178

0800551c <memchr>:
 800551c:	4603      	mov	r3, r0
 800551e:	b510      	push	{r4, lr}
 8005520:	b2c9      	uxtb	r1, r1
 8005522:	4402      	add	r2, r0
 8005524:	4293      	cmp	r3, r2
 8005526:	4618      	mov	r0, r3
 8005528:	d101      	bne.n	800552e <memchr+0x12>
 800552a:	2000      	movs	r0, #0
 800552c:	e003      	b.n	8005536 <memchr+0x1a>
 800552e:	7804      	ldrb	r4, [r0, #0]
 8005530:	3301      	adds	r3, #1
 8005532:	428c      	cmp	r4, r1
 8005534:	d1f6      	bne.n	8005524 <memchr+0x8>
 8005536:	bd10      	pop	{r4, pc}

08005538 <memcpy>:
 8005538:	440a      	add	r2, r1
 800553a:	4291      	cmp	r1, r2
 800553c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005540:	d100      	bne.n	8005544 <memcpy+0xc>
 8005542:	4770      	bx	lr
 8005544:	b510      	push	{r4, lr}
 8005546:	f811 4b01 	ldrb.w	r4, [r1], #1
 800554a:	4291      	cmp	r1, r2
 800554c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005550:	d1f9      	bne.n	8005546 <memcpy+0xe>
 8005552:	bd10      	pop	{r4, pc}

08005554 <__malloc_lock>:
 8005554:	4801      	ldr	r0, [pc, #4]	; (800555c <__malloc_lock+0x8>)
 8005556:	f000 bd26 	b.w	8005fa6 <__retarget_lock_acquire_recursive>
 800555a:	bf00      	nop
 800555c:	20000328 	.word	0x20000328

08005560 <__malloc_unlock>:
 8005560:	4801      	ldr	r0, [pc, #4]	; (8005568 <__malloc_unlock+0x8>)
 8005562:	f000 bd21 	b.w	8005fa8 <__retarget_lock_release_recursive>
 8005566:	bf00      	nop
 8005568:	20000328 	.word	0x20000328

0800556c <_Balloc>:
 800556c:	b570      	push	{r4, r5, r6, lr}
 800556e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005570:	4604      	mov	r4, r0
 8005572:	460d      	mov	r5, r1
 8005574:	b976      	cbnz	r6, 8005594 <_Balloc+0x28>
 8005576:	2010      	movs	r0, #16
 8005578:	f7fe fc00 	bl	8003d7c <malloc>
 800557c:	4602      	mov	r2, r0
 800557e:	6260      	str	r0, [r4, #36]	; 0x24
 8005580:	b920      	cbnz	r0, 800558c <_Balloc+0x20>
 8005582:	2166      	movs	r1, #102	; 0x66
 8005584:	4b17      	ldr	r3, [pc, #92]	; (80055e4 <_Balloc+0x78>)
 8005586:	4818      	ldr	r0, [pc, #96]	; (80055e8 <_Balloc+0x7c>)
 8005588:	f000 fcdc 	bl	8005f44 <__assert_func>
 800558c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005590:	6006      	str	r6, [r0, #0]
 8005592:	60c6      	str	r6, [r0, #12]
 8005594:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005596:	68f3      	ldr	r3, [r6, #12]
 8005598:	b183      	cbz	r3, 80055bc <_Balloc+0x50>
 800559a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80055a2:	b9b8      	cbnz	r0, 80055d4 <_Balloc+0x68>
 80055a4:	2101      	movs	r1, #1
 80055a6:	fa01 f605 	lsl.w	r6, r1, r5
 80055aa:	1d72      	adds	r2, r6, #5
 80055ac:	4620      	mov	r0, r4
 80055ae:	0092      	lsls	r2, r2, #2
 80055b0:	f000 fb5e 	bl	8005c70 <_calloc_r>
 80055b4:	b160      	cbz	r0, 80055d0 <_Balloc+0x64>
 80055b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80055ba:	e00e      	b.n	80055da <_Balloc+0x6e>
 80055bc:	2221      	movs	r2, #33	; 0x21
 80055be:	2104      	movs	r1, #4
 80055c0:	4620      	mov	r0, r4
 80055c2:	f000 fb55 	bl	8005c70 <_calloc_r>
 80055c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055c8:	60f0      	str	r0, [r6, #12]
 80055ca:	68db      	ldr	r3, [r3, #12]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d1e4      	bne.n	800559a <_Balloc+0x2e>
 80055d0:	2000      	movs	r0, #0
 80055d2:	bd70      	pop	{r4, r5, r6, pc}
 80055d4:	6802      	ldr	r2, [r0, #0]
 80055d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80055da:	2300      	movs	r3, #0
 80055dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80055e0:	e7f7      	b.n	80055d2 <_Balloc+0x66>
 80055e2:	bf00      	nop
 80055e4:	08006b5d 	.word	0x08006b5d
 80055e8:	08006be4 	.word	0x08006be4

080055ec <_Bfree>:
 80055ec:	b570      	push	{r4, r5, r6, lr}
 80055ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80055f0:	4605      	mov	r5, r0
 80055f2:	460c      	mov	r4, r1
 80055f4:	b976      	cbnz	r6, 8005614 <_Bfree+0x28>
 80055f6:	2010      	movs	r0, #16
 80055f8:	f7fe fbc0 	bl	8003d7c <malloc>
 80055fc:	4602      	mov	r2, r0
 80055fe:	6268      	str	r0, [r5, #36]	; 0x24
 8005600:	b920      	cbnz	r0, 800560c <_Bfree+0x20>
 8005602:	218a      	movs	r1, #138	; 0x8a
 8005604:	4b08      	ldr	r3, [pc, #32]	; (8005628 <_Bfree+0x3c>)
 8005606:	4809      	ldr	r0, [pc, #36]	; (800562c <_Bfree+0x40>)
 8005608:	f000 fc9c 	bl	8005f44 <__assert_func>
 800560c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005610:	6006      	str	r6, [r0, #0]
 8005612:	60c6      	str	r6, [r0, #12]
 8005614:	b13c      	cbz	r4, 8005626 <_Bfree+0x3a>
 8005616:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005618:	6862      	ldr	r2, [r4, #4]
 800561a:	68db      	ldr	r3, [r3, #12]
 800561c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005620:	6021      	str	r1, [r4, #0]
 8005622:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005626:	bd70      	pop	{r4, r5, r6, pc}
 8005628:	08006b5d 	.word	0x08006b5d
 800562c:	08006be4 	.word	0x08006be4

08005630 <__multadd>:
 8005630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005634:	4698      	mov	r8, r3
 8005636:	460c      	mov	r4, r1
 8005638:	2300      	movs	r3, #0
 800563a:	690e      	ldr	r6, [r1, #16]
 800563c:	4607      	mov	r7, r0
 800563e:	f101 0014 	add.w	r0, r1, #20
 8005642:	6805      	ldr	r5, [r0, #0]
 8005644:	3301      	adds	r3, #1
 8005646:	b2a9      	uxth	r1, r5
 8005648:	fb02 8101 	mla	r1, r2, r1, r8
 800564c:	0c2d      	lsrs	r5, r5, #16
 800564e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8005652:	fb02 c505 	mla	r5, r2, r5, ip
 8005656:	b289      	uxth	r1, r1
 8005658:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800565c:	429e      	cmp	r6, r3
 800565e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8005662:	f840 1b04 	str.w	r1, [r0], #4
 8005666:	dcec      	bgt.n	8005642 <__multadd+0x12>
 8005668:	f1b8 0f00 	cmp.w	r8, #0
 800566c:	d022      	beq.n	80056b4 <__multadd+0x84>
 800566e:	68a3      	ldr	r3, [r4, #8]
 8005670:	42b3      	cmp	r3, r6
 8005672:	dc19      	bgt.n	80056a8 <__multadd+0x78>
 8005674:	6861      	ldr	r1, [r4, #4]
 8005676:	4638      	mov	r0, r7
 8005678:	3101      	adds	r1, #1
 800567a:	f7ff ff77 	bl	800556c <_Balloc>
 800567e:	4605      	mov	r5, r0
 8005680:	b928      	cbnz	r0, 800568e <__multadd+0x5e>
 8005682:	4602      	mov	r2, r0
 8005684:	21b5      	movs	r1, #181	; 0xb5
 8005686:	4b0d      	ldr	r3, [pc, #52]	; (80056bc <__multadd+0x8c>)
 8005688:	480d      	ldr	r0, [pc, #52]	; (80056c0 <__multadd+0x90>)
 800568a:	f000 fc5b 	bl	8005f44 <__assert_func>
 800568e:	6922      	ldr	r2, [r4, #16]
 8005690:	f104 010c 	add.w	r1, r4, #12
 8005694:	3202      	adds	r2, #2
 8005696:	0092      	lsls	r2, r2, #2
 8005698:	300c      	adds	r0, #12
 800569a:	f7ff ff4d 	bl	8005538 <memcpy>
 800569e:	4621      	mov	r1, r4
 80056a0:	4638      	mov	r0, r7
 80056a2:	f7ff ffa3 	bl	80055ec <_Bfree>
 80056a6:	462c      	mov	r4, r5
 80056a8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80056ac:	3601      	adds	r6, #1
 80056ae:	f8c3 8014 	str.w	r8, [r3, #20]
 80056b2:	6126      	str	r6, [r4, #16]
 80056b4:	4620      	mov	r0, r4
 80056b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056ba:	bf00      	nop
 80056bc:	08006bd3 	.word	0x08006bd3
 80056c0:	08006be4 	.word	0x08006be4

080056c4 <__hi0bits>:
 80056c4:	0c02      	lsrs	r2, r0, #16
 80056c6:	0412      	lsls	r2, r2, #16
 80056c8:	4603      	mov	r3, r0
 80056ca:	b9ca      	cbnz	r2, 8005700 <__hi0bits+0x3c>
 80056cc:	0403      	lsls	r3, r0, #16
 80056ce:	2010      	movs	r0, #16
 80056d0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80056d4:	bf04      	itt	eq
 80056d6:	021b      	lsleq	r3, r3, #8
 80056d8:	3008      	addeq	r0, #8
 80056da:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80056de:	bf04      	itt	eq
 80056e0:	011b      	lsleq	r3, r3, #4
 80056e2:	3004      	addeq	r0, #4
 80056e4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80056e8:	bf04      	itt	eq
 80056ea:	009b      	lsleq	r3, r3, #2
 80056ec:	3002      	addeq	r0, #2
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	db05      	blt.n	80056fe <__hi0bits+0x3a>
 80056f2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80056f6:	f100 0001 	add.w	r0, r0, #1
 80056fa:	bf08      	it	eq
 80056fc:	2020      	moveq	r0, #32
 80056fe:	4770      	bx	lr
 8005700:	2000      	movs	r0, #0
 8005702:	e7e5      	b.n	80056d0 <__hi0bits+0xc>

08005704 <__lo0bits>:
 8005704:	6803      	ldr	r3, [r0, #0]
 8005706:	4602      	mov	r2, r0
 8005708:	f013 0007 	ands.w	r0, r3, #7
 800570c:	d00b      	beq.n	8005726 <__lo0bits+0x22>
 800570e:	07d9      	lsls	r1, r3, #31
 8005710:	d422      	bmi.n	8005758 <__lo0bits+0x54>
 8005712:	0798      	lsls	r0, r3, #30
 8005714:	bf49      	itett	mi
 8005716:	085b      	lsrmi	r3, r3, #1
 8005718:	089b      	lsrpl	r3, r3, #2
 800571a:	2001      	movmi	r0, #1
 800571c:	6013      	strmi	r3, [r2, #0]
 800571e:	bf5c      	itt	pl
 8005720:	2002      	movpl	r0, #2
 8005722:	6013      	strpl	r3, [r2, #0]
 8005724:	4770      	bx	lr
 8005726:	b299      	uxth	r1, r3
 8005728:	b909      	cbnz	r1, 800572e <__lo0bits+0x2a>
 800572a:	2010      	movs	r0, #16
 800572c:	0c1b      	lsrs	r3, r3, #16
 800572e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005732:	bf04      	itt	eq
 8005734:	0a1b      	lsreq	r3, r3, #8
 8005736:	3008      	addeq	r0, #8
 8005738:	0719      	lsls	r1, r3, #28
 800573a:	bf04      	itt	eq
 800573c:	091b      	lsreq	r3, r3, #4
 800573e:	3004      	addeq	r0, #4
 8005740:	0799      	lsls	r1, r3, #30
 8005742:	bf04      	itt	eq
 8005744:	089b      	lsreq	r3, r3, #2
 8005746:	3002      	addeq	r0, #2
 8005748:	07d9      	lsls	r1, r3, #31
 800574a:	d403      	bmi.n	8005754 <__lo0bits+0x50>
 800574c:	085b      	lsrs	r3, r3, #1
 800574e:	f100 0001 	add.w	r0, r0, #1
 8005752:	d003      	beq.n	800575c <__lo0bits+0x58>
 8005754:	6013      	str	r3, [r2, #0]
 8005756:	4770      	bx	lr
 8005758:	2000      	movs	r0, #0
 800575a:	4770      	bx	lr
 800575c:	2020      	movs	r0, #32
 800575e:	4770      	bx	lr

08005760 <__i2b>:
 8005760:	b510      	push	{r4, lr}
 8005762:	460c      	mov	r4, r1
 8005764:	2101      	movs	r1, #1
 8005766:	f7ff ff01 	bl	800556c <_Balloc>
 800576a:	4602      	mov	r2, r0
 800576c:	b928      	cbnz	r0, 800577a <__i2b+0x1a>
 800576e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005772:	4b04      	ldr	r3, [pc, #16]	; (8005784 <__i2b+0x24>)
 8005774:	4804      	ldr	r0, [pc, #16]	; (8005788 <__i2b+0x28>)
 8005776:	f000 fbe5 	bl	8005f44 <__assert_func>
 800577a:	2301      	movs	r3, #1
 800577c:	6144      	str	r4, [r0, #20]
 800577e:	6103      	str	r3, [r0, #16]
 8005780:	bd10      	pop	{r4, pc}
 8005782:	bf00      	nop
 8005784:	08006bd3 	.word	0x08006bd3
 8005788:	08006be4 	.word	0x08006be4

0800578c <__multiply>:
 800578c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005790:	4614      	mov	r4, r2
 8005792:	690a      	ldr	r2, [r1, #16]
 8005794:	6923      	ldr	r3, [r4, #16]
 8005796:	460d      	mov	r5, r1
 8005798:	429a      	cmp	r2, r3
 800579a:	bfbe      	ittt	lt
 800579c:	460b      	movlt	r3, r1
 800579e:	4625      	movlt	r5, r4
 80057a0:	461c      	movlt	r4, r3
 80057a2:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80057a6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80057aa:	68ab      	ldr	r3, [r5, #8]
 80057ac:	6869      	ldr	r1, [r5, #4]
 80057ae:	eb0a 0709 	add.w	r7, sl, r9
 80057b2:	42bb      	cmp	r3, r7
 80057b4:	b085      	sub	sp, #20
 80057b6:	bfb8      	it	lt
 80057b8:	3101      	addlt	r1, #1
 80057ba:	f7ff fed7 	bl	800556c <_Balloc>
 80057be:	b930      	cbnz	r0, 80057ce <__multiply+0x42>
 80057c0:	4602      	mov	r2, r0
 80057c2:	f240 115d 	movw	r1, #349	; 0x15d
 80057c6:	4b41      	ldr	r3, [pc, #260]	; (80058cc <__multiply+0x140>)
 80057c8:	4841      	ldr	r0, [pc, #260]	; (80058d0 <__multiply+0x144>)
 80057ca:	f000 fbbb 	bl	8005f44 <__assert_func>
 80057ce:	f100 0614 	add.w	r6, r0, #20
 80057d2:	4633      	mov	r3, r6
 80057d4:	2200      	movs	r2, #0
 80057d6:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80057da:	4543      	cmp	r3, r8
 80057dc:	d31e      	bcc.n	800581c <__multiply+0x90>
 80057de:	f105 0c14 	add.w	ip, r5, #20
 80057e2:	f104 0314 	add.w	r3, r4, #20
 80057e6:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80057ea:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80057ee:	9202      	str	r2, [sp, #8]
 80057f0:	ebac 0205 	sub.w	r2, ip, r5
 80057f4:	3a15      	subs	r2, #21
 80057f6:	f022 0203 	bic.w	r2, r2, #3
 80057fa:	3204      	adds	r2, #4
 80057fc:	f105 0115 	add.w	r1, r5, #21
 8005800:	458c      	cmp	ip, r1
 8005802:	bf38      	it	cc
 8005804:	2204      	movcc	r2, #4
 8005806:	9201      	str	r2, [sp, #4]
 8005808:	9a02      	ldr	r2, [sp, #8]
 800580a:	9303      	str	r3, [sp, #12]
 800580c:	429a      	cmp	r2, r3
 800580e:	d808      	bhi.n	8005822 <__multiply+0x96>
 8005810:	2f00      	cmp	r7, #0
 8005812:	dc55      	bgt.n	80058c0 <__multiply+0x134>
 8005814:	6107      	str	r7, [r0, #16]
 8005816:	b005      	add	sp, #20
 8005818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800581c:	f843 2b04 	str.w	r2, [r3], #4
 8005820:	e7db      	b.n	80057da <__multiply+0x4e>
 8005822:	f8b3 a000 	ldrh.w	sl, [r3]
 8005826:	f1ba 0f00 	cmp.w	sl, #0
 800582a:	d020      	beq.n	800586e <__multiply+0xe2>
 800582c:	46b1      	mov	r9, r6
 800582e:	2200      	movs	r2, #0
 8005830:	f105 0e14 	add.w	lr, r5, #20
 8005834:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005838:	f8d9 b000 	ldr.w	fp, [r9]
 800583c:	b2a1      	uxth	r1, r4
 800583e:	fa1f fb8b 	uxth.w	fp, fp
 8005842:	fb0a b101 	mla	r1, sl, r1, fp
 8005846:	4411      	add	r1, r2
 8005848:	f8d9 2000 	ldr.w	r2, [r9]
 800584c:	0c24      	lsrs	r4, r4, #16
 800584e:	0c12      	lsrs	r2, r2, #16
 8005850:	fb0a 2404 	mla	r4, sl, r4, r2
 8005854:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005858:	b289      	uxth	r1, r1
 800585a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800585e:	45f4      	cmp	ip, lr
 8005860:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8005864:	f849 1b04 	str.w	r1, [r9], #4
 8005868:	d8e4      	bhi.n	8005834 <__multiply+0xa8>
 800586a:	9901      	ldr	r1, [sp, #4]
 800586c:	5072      	str	r2, [r6, r1]
 800586e:	9a03      	ldr	r2, [sp, #12]
 8005870:	3304      	adds	r3, #4
 8005872:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005876:	f1b9 0f00 	cmp.w	r9, #0
 800587a:	d01f      	beq.n	80058bc <__multiply+0x130>
 800587c:	46b6      	mov	lr, r6
 800587e:	f04f 0a00 	mov.w	sl, #0
 8005882:	6834      	ldr	r4, [r6, #0]
 8005884:	f105 0114 	add.w	r1, r5, #20
 8005888:	880a      	ldrh	r2, [r1, #0]
 800588a:	f8be b002 	ldrh.w	fp, [lr, #2]
 800588e:	b2a4      	uxth	r4, r4
 8005890:	fb09 b202 	mla	r2, r9, r2, fp
 8005894:	4492      	add	sl, r2
 8005896:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800589a:	f84e 4b04 	str.w	r4, [lr], #4
 800589e:	f851 4b04 	ldr.w	r4, [r1], #4
 80058a2:	f8be 2000 	ldrh.w	r2, [lr]
 80058a6:	0c24      	lsrs	r4, r4, #16
 80058a8:	fb09 2404 	mla	r4, r9, r4, r2
 80058ac:	458c      	cmp	ip, r1
 80058ae:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80058b2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80058b6:	d8e7      	bhi.n	8005888 <__multiply+0xfc>
 80058b8:	9a01      	ldr	r2, [sp, #4]
 80058ba:	50b4      	str	r4, [r6, r2]
 80058bc:	3604      	adds	r6, #4
 80058be:	e7a3      	b.n	8005808 <__multiply+0x7c>
 80058c0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d1a5      	bne.n	8005814 <__multiply+0x88>
 80058c8:	3f01      	subs	r7, #1
 80058ca:	e7a1      	b.n	8005810 <__multiply+0x84>
 80058cc:	08006bd3 	.word	0x08006bd3
 80058d0:	08006be4 	.word	0x08006be4

080058d4 <__pow5mult>:
 80058d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058d8:	4615      	mov	r5, r2
 80058da:	f012 0203 	ands.w	r2, r2, #3
 80058de:	4606      	mov	r6, r0
 80058e0:	460f      	mov	r7, r1
 80058e2:	d007      	beq.n	80058f4 <__pow5mult+0x20>
 80058e4:	4c25      	ldr	r4, [pc, #148]	; (800597c <__pow5mult+0xa8>)
 80058e6:	3a01      	subs	r2, #1
 80058e8:	2300      	movs	r3, #0
 80058ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80058ee:	f7ff fe9f 	bl	8005630 <__multadd>
 80058f2:	4607      	mov	r7, r0
 80058f4:	10ad      	asrs	r5, r5, #2
 80058f6:	d03d      	beq.n	8005974 <__pow5mult+0xa0>
 80058f8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80058fa:	b97c      	cbnz	r4, 800591c <__pow5mult+0x48>
 80058fc:	2010      	movs	r0, #16
 80058fe:	f7fe fa3d 	bl	8003d7c <malloc>
 8005902:	4602      	mov	r2, r0
 8005904:	6270      	str	r0, [r6, #36]	; 0x24
 8005906:	b928      	cbnz	r0, 8005914 <__pow5mult+0x40>
 8005908:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800590c:	4b1c      	ldr	r3, [pc, #112]	; (8005980 <__pow5mult+0xac>)
 800590e:	481d      	ldr	r0, [pc, #116]	; (8005984 <__pow5mult+0xb0>)
 8005910:	f000 fb18 	bl	8005f44 <__assert_func>
 8005914:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005918:	6004      	str	r4, [r0, #0]
 800591a:	60c4      	str	r4, [r0, #12]
 800591c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005920:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005924:	b94c      	cbnz	r4, 800593a <__pow5mult+0x66>
 8005926:	f240 2171 	movw	r1, #625	; 0x271
 800592a:	4630      	mov	r0, r6
 800592c:	f7ff ff18 	bl	8005760 <__i2b>
 8005930:	2300      	movs	r3, #0
 8005932:	4604      	mov	r4, r0
 8005934:	f8c8 0008 	str.w	r0, [r8, #8]
 8005938:	6003      	str	r3, [r0, #0]
 800593a:	f04f 0900 	mov.w	r9, #0
 800593e:	07eb      	lsls	r3, r5, #31
 8005940:	d50a      	bpl.n	8005958 <__pow5mult+0x84>
 8005942:	4639      	mov	r1, r7
 8005944:	4622      	mov	r2, r4
 8005946:	4630      	mov	r0, r6
 8005948:	f7ff ff20 	bl	800578c <__multiply>
 800594c:	4680      	mov	r8, r0
 800594e:	4639      	mov	r1, r7
 8005950:	4630      	mov	r0, r6
 8005952:	f7ff fe4b 	bl	80055ec <_Bfree>
 8005956:	4647      	mov	r7, r8
 8005958:	106d      	asrs	r5, r5, #1
 800595a:	d00b      	beq.n	8005974 <__pow5mult+0xa0>
 800595c:	6820      	ldr	r0, [r4, #0]
 800595e:	b938      	cbnz	r0, 8005970 <__pow5mult+0x9c>
 8005960:	4622      	mov	r2, r4
 8005962:	4621      	mov	r1, r4
 8005964:	4630      	mov	r0, r6
 8005966:	f7ff ff11 	bl	800578c <__multiply>
 800596a:	6020      	str	r0, [r4, #0]
 800596c:	f8c0 9000 	str.w	r9, [r0]
 8005970:	4604      	mov	r4, r0
 8005972:	e7e4      	b.n	800593e <__pow5mult+0x6a>
 8005974:	4638      	mov	r0, r7
 8005976:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800597a:	bf00      	nop
 800597c:	08006d38 	.word	0x08006d38
 8005980:	08006b5d 	.word	0x08006b5d
 8005984:	08006be4 	.word	0x08006be4

08005988 <__lshift>:
 8005988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800598c:	460c      	mov	r4, r1
 800598e:	4607      	mov	r7, r0
 8005990:	4691      	mov	r9, r2
 8005992:	6923      	ldr	r3, [r4, #16]
 8005994:	6849      	ldr	r1, [r1, #4]
 8005996:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800599a:	68a3      	ldr	r3, [r4, #8]
 800599c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80059a0:	f108 0601 	add.w	r6, r8, #1
 80059a4:	42b3      	cmp	r3, r6
 80059a6:	db0b      	blt.n	80059c0 <__lshift+0x38>
 80059a8:	4638      	mov	r0, r7
 80059aa:	f7ff fddf 	bl	800556c <_Balloc>
 80059ae:	4605      	mov	r5, r0
 80059b0:	b948      	cbnz	r0, 80059c6 <__lshift+0x3e>
 80059b2:	4602      	mov	r2, r0
 80059b4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80059b8:	4b27      	ldr	r3, [pc, #156]	; (8005a58 <__lshift+0xd0>)
 80059ba:	4828      	ldr	r0, [pc, #160]	; (8005a5c <__lshift+0xd4>)
 80059bc:	f000 fac2 	bl	8005f44 <__assert_func>
 80059c0:	3101      	adds	r1, #1
 80059c2:	005b      	lsls	r3, r3, #1
 80059c4:	e7ee      	b.n	80059a4 <__lshift+0x1c>
 80059c6:	2300      	movs	r3, #0
 80059c8:	f100 0114 	add.w	r1, r0, #20
 80059cc:	f100 0210 	add.w	r2, r0, #16
 80059d0:	4618      	mov	r0, r3
 80059d2:	4553      	cmp	r3, sl
 80059d4:	db33      	blt.n	8005a3e <__lshift+0xb6>
 80059d6:	6920      	ldr	r0, [r4, #16]
 80059d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80059dc:	f104 0314 	add.w	r3, r4, #20
 80059e0:	f019 091f 	ands.w	r9, r9, #31
 80059e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80059e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80059ec:	d02b      	beq.n	8005a46 <__lshift+0xbe>
 80059ee:	468a      	mov	sl, r1
 80059f0:	2200      	movs	r2, #0
 80059f2:	f1c9 0e20 	rsb	lr, r9, #32
 80059f6:	6818      	ldr	r0, [r3, #0]
 80059f8:	fa00 f009 	lsl.w	r0, r0, r9
 80059fc:	4302      	orrs	r2, r0
 80059fe:	f84a 2b04 	str.w	r2, [sl], #4
 8005a02:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a06:	459c      	cmp	ip, r3
 8005a08:	fa22 f20e 	lsr.w	r2, r2, lr
 8005a0c:	d8f3      	bhi.n	80059f6 <__lshift+0x6e>
 8005a0e:	ebac 0304 	sub.w	r3, ip, r4
 8005a12:	3b15      	subs	r3, #21
 8005a14:	f023 0303 	bic.w	r3, r3, #3
 8005a18:	3304      	adds	r3, #4
 8005a1a:	f104 0015 	add.w	r0, r4, #21
 8005a1e:	4584      	cmp	ip, r0
 8005a20:	bf38      	it	cc
 8005a22:	2304      	movcc	r3, #4
 8005a24:	50ca      	str	r2, [r1, r3]
 8005a26:	b10a      	cbz	r2, 8005a2c <__lshift+0xa4>
 8005a28:	f108 0602 	add.w	r6, r8, #2
 8005a2c:	3e01      	subs	r6, #1
 8005a2e:	4638      	mov	r0, r7
 8005a30:	4621      	mov	r1, r4
 8005a32:	612e      	str	r6, [r5, #16]
 8005a34:	f7ff fdda 	bl	80055ec <_Bfree>
 8005a38:	4628      	mov	r0, r5
 8005a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a3e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005a42:	3301      	adds	r3, #1
 8005a44:	e7c5      	b.n	80059d2 <__lshift+0x4a>
 8005a46:	3904      	subs	r1, #4
 8005a48:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a4c:	459c      	cmp	ip, r3
 8005a4e:	f841 2f04 	str.w	r2, [r1, #4]!
 8005a52:	d8f9      	bhi.n	8005a48 <__lshift+0xc0>
 8005a54:	e7ea      	b.n	8005a2c <__lshift+0xa4>
 8005a56:	bf00      	nop
 8005a58:	08006bd3 	.word	0x08006bd3
 8005a5c:	08006be4 	.word	0x08006be4

08005a60 <__mcmp>:
 8005a60:	4603      	mov	r3, r0
 8005a62:	690a      	ldr	r2, [r1, #16]
 8005a64:	6900      	ldr	r0, [r0, #16]
 8005a66:	b530      	push	{r4, r5, lr}
 8005a68:	1a80      	subs	r0, r0, r2
 8005a6a:	d10d      	bne.n	8005a88 <__mcmp+0x28>
 8005a6c:	3314      	adds	r3, #20
 8005a6e:	3114      	adds	r1, #20
 8005a70:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005a74:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005a78:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005a7c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005a80:	4295      	cmp	r5, r2
 8005a82:	d002      	beq.n	8005a8a <__mcmp+0x2a>
 8005a84:	d304      	bcc.n	8005a90 <__mcmp+0x30>
 8005a86:	2001      	movs	r0, #1
 8005a88:	bd30      	pop	{r4, r5, pc}
 8005a8a:	42a3      	cmp	r3, r4
 8005a8c:	d3f4      	bcc.n	8005a78 <__mcmp+0x18>
 8005a8e:	e7fb      	b.n	8005a88 <__mcmp+0x28>
 8005a90:	f04f 30ff 	mov.w	r0, #4294967295
 8005a94:	e7f8      	b.n	8005a88 <__mcmp+0x28>
	...

08005a98 <__mdiff>:
 8005a98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a9c:	460c      	mov	r4, r1
 8005a9e:	4606      	mov	r6, r0
 8005aa0:	4611      	mov	r1, r2
 8005aa2:	4620      	mov	r0, r4
 8005aa4:	4692      	mov	sl, r2
 8005aa6:	f7ff ffdb 	bl	8005a60 <__mcmp>
 8005aaa:	1e05      	subs	r5, r0, #0
 8005aac:	d111      	bne.n	8005ad2 <__mdiff+0x3a>
 8005aae:	4629      	mov	r1, r5
 8005ab0:	4630      	mov	r0, r6
 8005ab2:	f7ff fd5b 	bl	800556c <_Balloc>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	b928      	cbnz	r0, 8005ac6 <__mdiff+0x2e>
 8005aba:	f240 2132 	movw	r1, #562	; 0x232
 8005abe:	4b3c      	ldr	r3, [pc, #240]	; (8005bb0 <__mdiff+0x118>)
 8005ac0:	483c      	ldr	r0, [pc, #240]	; (8005bb4 <__mdiff+0x11c>)
 8005ac2:	f000 fa3f 	bl	8005f44 <__assert_func>
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005acc:	4610      	mov	r0, r2
 8005ace:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ad2:	bfa4      	itt	ge
 8005ad4:	4653      	movge	r3, sl
 8005ad6:	46a2      	movge	sl, r4
 8005ad8:	4630      	mov	r0, r6
 8005ada:	f8da 1004 	ldr.w	r1, [sl, #4]
 8005ade:	bfa6      	itte	ge
 8005ae0:	461c      	movge	r4, r3
 8005ae2:	2500      	movge	r5, #0
 8005ae4:	2501      	movlt	r5, #1
 8005ae6:	f7ff fd41 	bl	800556c <_Balloc>
 8005aea:	4602      	mov	r2, r0
 8005aec:	b918      	cbnz	r0, 8005af6 <__mdiff+0x5e>
 8005aee:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005af2:	4b2f      	ldr	r3, [pc, #188]	; (8005bb0 <__mdiff+0x118>)
 8005af4:	e7e4      	b.n	8005ac0 <__mdiff+0x28>
 8005af6:	f100 0814 	add.w	r8, r0, #20
 8005afa:	f8da 7010 	ldr.w	r7, [sl, #16]
 8005afe:	60c5      	str	r5, [r0, #12]
 8005b00:	f04f 0c00 	mov.w	ip, #0
 8005b04:	f10a 0514 	add.w	r5, sl, #20
 8005b08:	f10a 0010 	add.w	r0, sl, #16
 8005b0c:	46c2      	mov	sl, r8
 8005b0e:	6926      	ldr	r6, [r4, #16]
 8005b10:	f104 0914 	add.w	r9, r4, #20
 8005b14:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8005b18:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005b1c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8005b20:	f859 3b04 	ldr.w	r3, [r9], #4
 8005b24:	fa1f f18b 	uxth.w	r1, fp
 8005b28:	4461      	add	r1, ip
 8005b2a:	fa1f fc83 	uxth.w	ip, r3
 8005b2e:	0c1b      	lsrs	r3, r3, #16
 8005b30:	eba1 010c 	sub.w	r1, r1, ip
 8005b34:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005b38:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005b3c:	b289      	uxth	r1, r1
 8005b3e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005b42:	454e      	cmp	r6, r9
 8005b44:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005b48:	f84a 3b04 	str.w	r3, [sl], #4
 8005b4c:	d8e6      	bhi.n	8005b1c <__mdiff+0x84>
 8005b4e:	1b33      	subs	r3, r6, r4
 8005b50:	3b15      	subs	r3, #21
 8005b52:	f023 0303 	bic.w	r3, r3, #3
 8005b56:	3415      	adds	r4, #21
 8005b58:	3304      	adds	r3, #4
 8005b5a:	42a6      	cmp	r6, r4
 8005b5c:	bf38      	it	cc
 8005b5e:	2304      	movcc	r3, #4
 8005b60:	441d      	add	r5, r3
 8005b62:	4443      	add	r3, r8
 8005b64:	461e      	mov	r6, r3
 8005b66:	462c      	mov	r4, r5
 8005b68:	4574      	cmp	r4, lr
 8005b6a:	d30e      	bcc.n	8005b8a <__mdiff+0xf2>
 8005b6c:	f10e 0103 	add.w	r1, lr, #3
 8005b70:	1b49      	subs	r1, r1, r5
 8005b72:	f021 0103 	bic.w	r1, r1, #3
 8005b76:	3d03      	subs	r5, #3
 8005b78:	45ae      	cmp	lr, r5
 8005b7a:	bf38      	it	cc
 8005b7c:	2100      	movcc	r1, #0
 8005b7e:	4419      	add	r1, r3
 8005b80:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005b84:	b18b      	cbz	r3, 8005baa <__mdiff+0x112>
 8005b86:	6117      	str	r7, [r2, #16]
 8005b88:	e7a0      	b.n	8005acc <__mdiff+0x34>
 8005b8a:	f854 8b04 	ldr.w	r8, [r4], #4
 8005b8e:	fa1f f188 	uxth.w	r1, r8
 8005b92:	4461      	add	r1, ip
 8005b94:	1408      	asrs	r0, r1, #16
 8005b96:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8005b9a:	b289      	uxth	r1, r1
 8005b9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005ba0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005ba4:	f846 1b04 	str.w	r1, [r6], #4
 8005ba8:	e7de      	b.n	8005b68 <__mdiff+0xd0>
 8005baa:	3f01      	subs	r7, #1
 8005bac:	e7e8      	b.n	8005b80 <__mdiff+0xe8>
 8005bae:	bf00      	nop
 8005bb0:	08006bd3 	.word	0x08006bd3
 8005bb4:	08006be4 	.word	0x08006be4

08005bb8 <__d2b>:
 8005bb8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005bbc:	2101      	movs	r1, #1
 8005bbe:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8005bc2:	4690      	mov	r8, r2
 8005bc4:	461d      	mov	r5, r3
 8005bc6:	f7ff fcd1 	bl	800556c <_Balloc>
 8005bca:	4604      	mov	r4, r0
 8005bcc:	b930      	cbnz	r0, 8005bdc <__d2b+0x24>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	f240 310a 	movw	r1, #778	; 0x30a
 8005bd4:	4b24      	ldr	r3, [pc, #144]	; (8005c68 <__d2b+0xb0>)
 8005bd6:	4825      	ldr	r0, [pc, #148]	; (8005c6c <__d2b+0xb4>)
 8005bd8:	f000 f9b4 	bl	8005f44 <__assert_func>
 8005bdc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005be0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005be4:	bb2d      	cbnz	r5, 8005c32 <__d2b+0x7a>
 8005be6:	9301      	str	r3, [sp, #4]
 8005be8:	f1b8 0300 	subs.w	r3, r8, #0
 8005bec:	d026      	beq.n	8005c3c <__d2b+0x84>
 8005bee:	4668      	mov	r0, sp
 8005bf0:	9300      	str	r3, [sp, #0]
 8005bf2:	f7ff fd87 	bl	8005704 <__lo0bits>
 8005bf6:	9900      	ldr	r1, [sp, #0]
 8005bf8:	b1f0      	cbz	r0, 8005c38 <__d2b+0x80>
 8005bfa:	9a01      	ldr	r2, [sp, #4]
 8005bfc:	f1c0 0320 	rsb	r3, r0, #32
 8005c00:	fa02 f303 	lsl.w	r3, r2, r3
 8005c04:	430b      	orrs	r3, r1
 8005c06:	40c2      	lsrs	r2, r0
 8005c08:	6163      	str	r3, [r4, #20]
 8005c0a:	9201      	str	r2, [sp, #4]
 8005c0c:	9b01      	ldr	r3, [sp, #4]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	bf14      	ite	ne
 8005c12:	2102      	movne	r1, #2
 8005c14:	2101      	moveq	r1, #1
 8005c16:	61a3      	str	r3, [r4, #24]
 8005c18:	6121      	str	r1, [r4, #16]
 8005c1a:	b1c5      	cbz	r5, 8005c4e <__d2b+0x96>
 8005c1c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005c20:	4405      	add	r5, r0
 8005c22:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005c26:	603d      	str	r5, [r7, #0]
 8005c28:	6030      	str	r0, [r6, #0]
 8005c2a:	4620      	mov	r0, r4
 8005c2c:	b002      	add	sp, #8
 8005c2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c36:	e7d6      	b.n	8005be6 <__d2b+0x2e>
 8005c38:	6161      	str	r1, [r4, #20]
 8005c3a:	e7e7      	b.n	8005c0c <__d2b+0x54>
 8005c3c:	a801      	add	r0, sp, #4
 8005c3e:	f7ff fd61 	bl	8005704 <__lo0bits>
 8005c42:	2101      	movs	r1, #1
 8005c44:	9b01      	ldr	r3, [sp, #4]
 8005c46:	6121      	str	r1, [r4, #16]
 8005c48:	6163      	str	r3, [r4, #20]
 8005c4a:	3020      	adds	r0, #32
 8005c4c:	e7e5      	b.n	8005c1a <__d2b+0x62>
 8005c4e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005c52:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005c56:	6038      	str	r0, [r7, #0]
 8005c58:	6918      	ldr	r0, [r3, #16]
 8005c5a:	f7ff fd33 	bl	80056c4 <__hi0bits>
 8005c5e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005c62:	6031      	str	r1, [r6, #0]
 8005c64:	e7e1      	b.n	8005c2a <__d2b+0x72>
 8005c66:	bf00      	nop
 8005c68:	08006bd3 	.word	0x08006bd3
 8005c6c:	08006be4 	.word	0x08006be4

08005c70 <_calloc_r>:
 8005c70:	b538      	push	{r3, r4, r5, lr}
 8005c72:	fb02 f501 	mul.w	r5, r2, r1
 8005c76:	4629      	mov	r1, r5
 8005c78:	f7fe f8e4 	bl	8003e44 <_malloc_r>
 8005c7c:	4604      	mov	r4, r0
 8005c7e:	b118      	cbz	r0, 8005c88 <_calloc_r+0x18>
 8005c80:	462a      	mov	r2, r5
 8005c82:	2100      	movs	r1, #0
 8005c84:	f7fe f88a 	bl	8003d9c <memset>
 8005c88:	4620      	mov	r0, r4
 8005c8a:	bd38      	pop	{r3, r4, r5, pc}

08005c8c <__ssputs_r>:
 8005c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c90:	688e      	ldr	r6, [r1, #8]
 8005c92:	4682      	mov	sl, r0
 8005c94:	429e      	cmp	r6, r3
 8005c96:	460c      	mov	r4, r1
 8005c98:	4690      	mov	r8, r2
 8005c9a:	461f      	mov	r7, r3
 8005c9c:	d838      	bhi.n	8005d10 <__ssputs_r+0x84>
 8005c9e:	898a      	ldrh	r2, [r1, #12]
 8005ca0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005ca4:	d032      	beq.n	8005d0c <__ssputs_r+0x80>
 8005ca6:	6825      	ldr	r5, [r4, #0]
 8005ca8:	6909      	ldr	r1, [r1, #16]
 8005caa:	3301      	adds	r3, #1
 8005cac:	eba5 0901 	sub.w	r9, r5, r1
 8005cb0:	6965      	ldr	r5, [r4, #20]
 8005cb2:	444b      	add	r3, r9
 8005cb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005cb8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005cbc:	106d      	asrs	r5, r5, #1
 8005cbe:	429d      	cmp	r5, r3
 8005cc0:	bf38      	it	cc
 8005cc2:	461d      	movcc	r5, r3
 8005cc4:	0553      	lsls	r3, r2, #21
 8005cc6:	d531      	bpl.n	8005d2c <__ssputs_r+0xa0>
 8005cc8:	4629      	mov	r1, r5
 8005cca:	f7fe f8bb 	bl	8003e44 <_malloc_r>
 8005cce:	4606      	mov	r6, r0
 8005cd0:	b950      	cbnz	r0, 8005ce8 <__ssputs_r+0x5c>
 8005cd2:	230c      	movs	r3, #12
 8005cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd8:	f8ca 3000 	str.w	r3, [sl]
 8005cdc:	89a3      	ldrh	r3, [r4, #12]
 8005cde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ce2:	81a3      	strh	r3, [r4, #12]
 8005ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ce8:	464a      	mov	r2, r9
 8005cea:	6921      	ldr	r1, [r4, #16]
 8005cec:	f7ff fc24 	bl	8005538 <memcpy>
 8005cf0:	89a3      	ldrh	r3, [r4, #12]
 8005cf2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005cf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cfa:	81a3      	strh	r3, [r4, #12]
 8005cfc:	6126      	str	r6, [r4, #16]
 8005cfe:	444e      	add	r6, r9
 8005d00:	6026      	str	r6, [r4, #0]
 8005d02:	463e      	mov	r6, r7
 8005d04:	6165      	str	r5, [r4, #20]
 8005d06:	eba5 0509 	sub.w	r5, r5, r9
 8005d0a:	60a5      	str	r5, [r4, #8]
 8005d0c:	42be      	cmp	r6, r7
 8005d0e:	d900      	bls.n	8005d12 <__ssputs_r+0x86>
 8005d10:	463e      	mov	r6, r7
 8005d12:	4632      	mov	r2, r6
 8005d14:	4641      	mov	r1, r8
 8005d16:	6820      	ldr	r0, [r4, #0]
 8005d18:	f000 f959 	bl	8005fce <memmove>
 8005d1c:	68a3      	ldr	r3, [r4, #8]
 8005d1e:	6822      	ldr	r2, [r4, #0]
 8005d20:	1b9b      	subs	r3, r3, r6
 8005d22:	4432      	add	r2, r6
 8005d24:	2000      	movs	r0, #0
 8005d26:	60a3      	str	r3, [r4, #8]
 8005d28:	6022      	str	r2, [r4, #0]
 8005d2a:	e7db      	b.n	8005ce4 <__ssputs_r+0x58>
 8005d2c:	462a      	mov	r2, r5
 8005d2e:	f000 f968 	bl	8006002 <_realloc_r>
 8005d32:	4606      	mov	r6, r0
 8005d34:	2800      	cmp	r0, #0
 8005d36:	d1e1      	bne.n	8005cfc <__ssputs_r+0x70>
 8005d38:	4650      	mov	r0, sl
 8005d3a:	6921      	ldr	r1, [r4, #16]
 8005d3c:	f7fe f836 	bl	8003dac <_free_r>
 8005d40:	e7c7      	b.n	8005cd2 <__ssputs_r+0x46>
	...

08005d44 <_svfiprintf_r>:
 8005d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d48:	4698      	mov	r8, r3
 8005d4a:	898b      	ldrh	r3, [r1, #12]
 8005d4c:	4607      	mov	r7, r0
 8005d4e:	061b      	lsls	r3, r3, #24
 8005d50:	460d      	mov	r5, r1
 8005d52:	4614      	mov	r4, r2
 8005d54:	b09d      	sub	sp, #116	; 0x74
 8005d56:	d50e      	bpl.n	8005d76 <_svfiprintf_r+0x32>
 8005d58:	690b      	ldr	r3, [r1, #16]
 8005d5a:	b963      	cbnz	r3, 8005d76 <_svfiprintf_r+0x32>
 8005d5c:	2140      	movs	r1, #64	; 0x40
 8005d5e:	f7fe f871 	bl	8003e44 <_malloc_r>
 8005d62:	6028      	str	r0, [r5, #0]
 8005d64:	6128      	str	r0, [r5, #16]
 8005d66:	b920      	cbnz	r0, 8005d72 <_svfiprintf_r+0x2e>
 8005d68:	230c      	movs	r3, #12
 8005d6a:	603b      	str	r3, [r7, #0]
 8005d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d70:	e0d1      	b.n	8005f16 <_svfiprintf_r+0x1d2>
 8005d72:	2340      	movs	r3, #64	; 0x40
 8005d74:	616b      	str	r3, [r5, #20]
 8005d76:	2300      	movs	r3, #0
 8005d78:	9309      	str	r3, [sp, #36]	; 0x24
 8005d7a:	2320      	movs	r3, #32
 8005d7c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d80:	2330      	movs	r3, #48	; 0x30
 8005d82:	f04f 0901 	mov.w	r9, #1
 8005d86:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d8a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005f30 <_svfiprintf_r+0x1ec>
 8005d8e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d92:	4623      	mov	r3, r4
 8005d94:	469a      	mov	sl, r3
 8005d96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d9a:	b10a      	cbz	r2, 8005da0 <_svfiprintf_r+0x5c>
 8005d9c:	2a25      	cmp	r2, #37	; 0x25
 8005d9e:	d1f9      	bne.n	8005d94 <_svfiprintf_r+0x50>
 8005da0:	ebba 0b04 	subs.w	fp, sl, r4
 8005da4:	d00b      	beq.n	8005dbe <_svfiprintf_r+0x7a>
 8005da6:	465b      	mov	r3, fp
 8005da8:	4622      	mov	r2, r4
 8005daa:	4629      	mov	r1, r5
 8005dac:	4638      	mov	r0, r7
 8005dae:	f7ff ff6d 	bl	8005c8c <__ssputs_r>
 8005db2:	3001      	adds	r0, #1
 8005db4:	f000 80aa 	beq.w	8005f0c <_svfiprintf_r+0x1c8>
 8005db8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005dba:	445a      	add	r2, fp
 8005dbc:	9209      	str	r2, [sp, #36]	; 0x24
 8005dbe:	f89a 3000 	ldrb.w	r3, [sl]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	f000 80a2 	beq.w	8005f0c <_svfiprintf_r+0x1c8>
 8005dc8:	2300      	movs	r3, #0
 8005dca:	f04f 32ff 	mov.w	r2, #4294967295
 8005dce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005dd2:	f10a 0a01 	add.w	sl, sl, #1
 8005dd6:	9304      	str	r3, [sp, #16]
 8005dd8:	9307      	str	r3, [sp, #28]
 8005dda:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005dde:	931a      	str	r3, [sp, #104]	; 0x68
 8005de0:	4654      	mov	r4, sl
 8005de2:	2205      	movs	r2, #5
 8005de4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005de8:	4851      	ldr	r0, [pc, #324]	; (8005f30 <_svfiprintf_r+0x1ec>)
 8005dea:	f7ff fb97 	bl	800551c <memchr>
 8005dee:	9a04      	ldr	r2, [sp, #16]
 8005df0:	b9d8      	cbnz	r0, 8005e2a <_svfiprintf_r+0xe6>
 8005df2:	06d0      	lsls	r0, r2, #27
 8005df4:	bf44      	itt	mi
 8005df6:	2320      	movmi	r3, #32
 8005df8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005dfc:	0711      	lsls	r1, r2, #28
 8005dfe:	bf44      	itt	mi
 8005e00:	232b      	movmi	r3, #43	; 0x2b
 8005e02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e06:	f89a 3000 	ldrb.w	r3, [sl]
 8005e0a:	2b2a      	cmp	r3, #42	; 0x2a
 8005e0c:	d015      	beq.n	8005e3a <_svfiprintf_r+0xf6>
 8005e0e:	4654      	mov	r4, sl
 8005e10:	2000      	movs	r0, #0
 8005e12:	f04f 0c0a 	mov.w	ip, #10
 8005e16:	9a07      	ldr	r2, [sp, #28]
 8005e18:	4621      	mov	r1, r4
 8005e1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e1e:	3b30      	subs	r3, #48	; 0x30
 8005e20:	2b09      	cmp	r3, #9
 8005e22:	d94e      	bls.n	8005ec2 <_svfiprintf_r+0x17e>
 8005e24:	b1b0      	cbz	r0, 8005e54 <_svfiprintf_r+0x110>
 8005e26:	9207      	str	r2, [sp, #28]
 8005e28:	e014      	b.n	8005e54 <_svfiprintf_r+0x110>
 8005e2a:	eba0 0308 	sub.w	r3, r0, r8
 8005e2e:	fa09 f303 	lsl.w	r3, r9, r3
 8005e32:	4313      	orrs	r3, r2
 8005e34:	46a2      	mov	sl, r4
 8005e36:	9304      	str	r3, [sp, #16]
 8005e38:	e7d2      	b.n	8005de0 <_svfiprintf_r+0x9c>
 8005e3a:	9b03      	ldr	r3, [sp, #12]
 8005e3c:	1d19      	adds	r1, r3, #4
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	9103      	str	r1, [sp, #12]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	bfbb      	ittet	lt
 8005e46:	425b      	neglt	r3, r3
 8005e48:	f042 0202 	orrlt.w	r2, r2, #2
 8005e4c:	9307      	strge	r3, [sp, #28]
 8005e4e:	9307      	strlt	r3, [sp, #28]
 8005e50:	bfb8      	it	lt
 8005e52:	9204      	strlt	r2, [sp, #16]
 8005e54:	7823      	ldrb	r3, [r4, #0]
 8005e56:	2b2e      	cmp	r3, #46	; 0x2e
 8005e58:	d10c      	bne.n	8005e74 <_svfiprintf_r+0x130>
 8005e5a:	7863      	ldrb	r3, [r4, #1]
 8005e5c:	2b2a      	cmp	r3, #42	; 0x2a
 8005e5e:	d135      	bne.n	8005ecc <_svfiprintf_r+0x188>
 8005e60:	9b03      	ldr	r3, [sp, #12]
 8005e62:	3402      	adds	r4, #2
 8005e64:	1d1a      	adds	r2, r3, #4
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	9203      	str	r2, [sp, #12]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	bfb8      	it	lt
 8005e6e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005e72:	9305      	str	r3, [sp, #20]
 8005e74:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005f40 <_svfiprintf_r+0x1fc>
 8005e78:	2203      	movs	r2, #3
 8005e7a:	4650      	mov	r0, sl
 8005e7c:	7821      	ldrb	r1, [r4, #0]
 8005e7e:	f7ff fb4d 	bl	800551c <memchr>
 8005e82:	b140      	cbz	r0, 8005e96 <_svfiprintf_r+0x152>
 8005e84:	2340      	movs	r3, #64	; 0x40
 8005e86:	eba0 000a 	sub.w	r0, r0, sl
 8005e8a:	fa03 f000 	lsl.w	r0, r3, r0
 8005e8e:	9b04      	ldr	r3, [sp, #16]
 8005e90:	3401      	adds	r4, #1
 8005e92:	4303      	orrs	r3, r0
 8005e94:	9304      	str	r3, [sp, #16]
 8005e96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e9a:	2206      	movs	r2, #6
 8005e9c:	4825      	ldr	r0, [pc, #148]	; (8005f34 <_svfiprintf_r+0x1f0>)
 8005e9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ea2:	f7ff fb3b 	bl	800551c <memchr>
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	d038      	beq.n	8005f1c <_svfiprintf_r+0x1d8>
 8005eaa:	4b23      	ldr	r3, [pc, #140]	; (8005f38 <_svfiprintf_r+0x1f4>)
 8005eac:	bb1b      	cbnz	r3, 8005ef6 <_svfiprintf_r+0x1b2>
 8005eae:	9b03      	ldr	r3, [sp, #12]
 8005eb0:	3307      	adds	r3, #7
 8005eb2:	f023 0307 	bic.w	r3, r3, #7
 8005eb6:	3308      	adds	r3, #8
 8005eb8:	9303      	str	r3, [sp, #12]
 8005eba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ebc:	4433      	add	r3, r6
 8005ebe:	9309      	str	r3, [sp, #36]	; 0x24
 8005ec0:	e767      	b.n	8005d92 <_svfiprintf_r+0x4e>
 8005ec2:	460c      	mov	r4, r1
 8005ec4:	2001      	movs	r0, #1
 8005ec6:	fb0c 3202 	mla	r2, ip, r2, r3
 8005eca:	e7a5      	b.n	8005e18 <_svfiprintf_r+0xd4>
 8005ecc:	2300      	movs	r3, #0
 8005ece:	f04f 0c0a 	mov.w	ip, #10
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	3401      	adds	r4, #1
 8005ed6:	9305      	str	r3, [sp, #20]
 8005ed8:	4620      	mov	r0, r4
 8005eda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ede:	3a30      	subs	r2, #48	; 0x30
 8005ee0:	2a09      	cmp	r2, #9
 8005ee2:	d903      	bls.n	8005eec <_svfiprintf_r+0x1a8>
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d0c5      	beq.n	8005e74 <_svfiprintf_r+0x130>
 8005ee8:	9105      	str	r1, [sp, #20]
 8005eea:	e7c3      	b.n	8005e74 <_svfiprintf_r+0x130>
 8005eec:	4604      	mov	r4, r0
 8005eee:	2301      	movs	r3, #1
 8005ef0:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ef4:	e7f0      	b.n	8005ed8 <_svfiprintf_r+0x194>
 8005ef6:	ab03      	add	r3, sp, #12
 8005ef8:	9300      	str	r3, [sp, #0]
 8005efa:	462a      	mov	r2, r5
 8005efc:	4638      	mov	r0, r7
 8005efe:	4b0f      	ldr	r3, [pc, #60]	; (8005f3c <_svfiprintf_r+0x1f8>)
 8005f00:	a904      	add	r1, sp, #16
 8005f02:	f7fe f897 	bl	8004034 <_printf_float>
 8005f06:	1c42      	adds	r2, r0, #1
 8005f08:	4606      	mov	r6, r0
 8005f0a:	d1d6      	bne.n	8005eba <_svfiprintf_r+0x176>
 8005f0c:	89ab      	ldrh	r3, [r5, #12]
 8005f0e:	065b      	lsls	r3, r3, #25
 8005f10:	f53f af2c 	bmi.w	8005d6c <_svfiprintf_r+0x28>
 8005f14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f16:	b01d      	add	sp, #116	; 0x74
 8005f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f1c:	ab03      	add	r3, sp, #12
 8005f1e:	9300      	str	r3, [sp, #0]
 8005f20:	462a      	mov	r2, r5
 8005f22:	4638      	mov	r0, r7
 8005f24:	4b05      	ldr	r3, [pc, #20]	; (8005f3c <_svfiprintf_r+0x1f8>)
 8005f26:	a904      	add	r1, sp, #16
 8005f28:	f7fe fb20 	bl	800456c <_printf_i>
 8005f2c:	e7eb      	b.n	8005f06 <_svfiprintf_r+0x1c2>
 8005f2e:	bf00      	nop
 8005f30:	08006d44 	.word	0x08006d44
 8005f34:	08006d4e 	.word	0x08006d4e
 8005f38:	08004035 	.word	0x08004035
 8005f3c:	08005c8d 	.word	0x08005c8d
 8005f40:	08006d4a 	.word	0x08006d4a

08005f44 <__assert_func>:
 8005f44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005f46:	4614      	mov	r4, r2
 8005f48:	461a      	mov	r2, r3
 8005f4a:	4b09      	ldr	r3, [pc, #36]	; (8005f70 <__assert_func+0x2c>)
 8005f4c:	4605      	mov	r5, r0
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	68d8      	ldr	r0, [r3, #12]
 8005f52:	b14c      	cbz	r4, 8005f68 <__assert_func+0x24>
 8005f54:	4b07      	ldr	r3, [pc, #28]	; (8005f74 <__assert_func+0x30>)
 8005f56:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005f5a:	9100      	str	r1, [sp, #0]
 8005f5c:	462b      	mov	r3, r5
 8005f5e:	4906      	ldr	r1, [pc, #24]	; (8005f78 <__assert_func+0x34>)
 8005f60:	f000 f80e 	bl	8005f80 <fiprintf>
 8005f64:	f000 fa98 	bl	8006498 <abort>
 8005f68:	4b04      	ldr	r3, [pc, #16]	; (8005f7c <__assert_func+0x38>)
 8005f6a:	461c      	mov	r4, r3
 8005f6c:	e7f3      	b.n	8005f56 <__assert_func+0x12>
 8005f6e:	bf00      	nop
 8005f70:	20000024 	.word	0x20000024
 8005f74:	08006d55 	.word	0x08006d55
 8005f78:	08006d62 	.word	0x08006d62
 8005f7c:	08006d90 	.word	0x08006d90

08005f80 <fiprintf>:
 8005f80:	b40e      	push	{r1, r2, r3}
 8005f82:	b503      	push	{r0, r1, lr}
 8005f84:	4601      	mov	r1, r0
 8005f86:	ab03      	add	r3, sp, #12
 8005f88:	4805      	ldr	r0, [pc, #20]	; (8005fa0 <fiprintf+0x20>)
 8005f8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f8e:	6800      	ldr	r0, [r0, #0]
 8005f90:	9301      	str	r3, [sp, #4]
 8005f92:	f000 f883 	bl	800609c <_vfiprintf_r>
 8005f96:	b002      	add	sp, #8
 8005f98:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f9c:	b003      	add	sp, #12
 8005f9e:	4770      	bx	lr
 8005fa0:	20000024 	.word	0x20000024

08005fa4 <__retarget_lock_init_recursive>:
 8005fa4:	4770      	bx	lr

08005fa6 <__retarget_lock_acquire_recursive>:
 8005fa6:	4770      	bx	lr

08005fa8 <__retarget_lock_release_recursive>:
 8005fa8:	4770      	bx	lr

08005faa <__ascii_mbtowc>:
 8005faa:	b082      	sub	sp, #8
 8005fac:	b901      	cbnz	r1, 8005fb0 <__ascii_mbtowc+0x6>
 8005fae:	a901      	add	r1, sp, #4
 8005fb0:	b142      	cbz	r2, 8005fc4 <__ascii_mbtowc+0x1a>
 8005fb2:	b14b      	cbz	r3, 8005fc8 <__ascii_mbtowc+0x1e>
 8005fb4:	7813      	ldrb	r3, [r2, #0]
 8005fb6:	600b      	str	r3, [r1, #0]
 8005fb8:	7812      	ldrb	r2, [r2, #0]
 8005fba:	1e10      	subs	r0, r2, #0
 8005fbc:	bf18      	it	ne
 8005fbe:	2001      	movne	r0, #1
 8005fc0:	b002      	add	sp, #8
 8005fc2:	4770      	bx	lr
 8005fc4:	4610      	mov	r0, r2
 8005fc6:	e7fb      	b.n	8005fc0 <__ascii_mbtowc+0x16>
 8005fc8:	f06f 0001 	mvn.w	r0, #1
 8005fcc:	e7f8      	b.n	8005fc0 <__ascii_mbtowc+0x16>

08005fce <memmove>:
 8005fce:	4288      	cmp	r0, r1
 8005fd0:	b510      	push	{r4, lr}
 8005fd2:	eb01 0402 	add.w	r4, r1, r2
 8005fd6:	d902      	bls.n	8005fde <memmove+0x10>
 8005fd8:	4284      	cmp	r4, r0
 8005fda:	4623      	mov	r3, r4
 8005fdc:	d807      	bhi.n	8005fee <memmove+0x20>
 8005fde:	1e43      	subs	r3, r0, #1
 8005fe0:	42a1      	cmp	r1, r4
 8005fe2:	d008      	beq.n	8005ff6 <memmove+0x28>
 8005fe4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005fe8:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005fec:	e7f8      	b.n	8005fe0 <memmove+0x12>
 8005fee:	4601      	mov	r1, r0
 8005ff0:	4402      	add	r2, r0
 8005ff2:	428a      	cmp	r2, r1
 8005ff4:	d100      	bne.n	8005ff8 <memmove+0x2a>
 8005ff6:	bd10      	pop	{r4, pc}
 8005ff8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ffc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006000:	e7f7      	b.n	8005ff2 <memmove+0x24>

08006002 <_realloc_r>:
 8006002:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006004:	4607      	mov	r7, r0
 8006006:	4614      	mov	r4, r2
 8006008:	460e      	mov	r6, r1
 800600a:	b921      	cbnz	r1, 8006016 <_realloc_r+0x14>
 800600c:	4611      	mov	r1, r2
 800600e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006012:	f7fd bf17 	b.w	8003e44 <_malloc_r>
 8006016:	b922      	cbnz	r2, 8006022 <_realloc_r+0x20>
 8006018:	f7fd fec8 	bl	8003dac <_free_r>
 800601c:	4625      	mov	r5, r4
 800601e:	4628      	mov	r0, r5
 8006020:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006022:	f000 fc5d 	bl	80068e0 <_malloc_usable_size_r>
 8006026:	42a0      	cmp	r0, r4
 8006028:	d20f      	bcs.n	800604a <_realloc_r+0x48>
 800602a:	4621      	mov	r1, r4
 800602c:	4638      	mov	r0, r7
 800602e:	f7fd ff09 	bl	8003e44 <_malloc_r>
 8006032:	4605      	mov	r5, r0
 8006034:	2800      	cmp	r0, #0
 8006036:	d0f2      	beq.n	800601e <_realloc_r+0x1c>
 8006038:	4631      	mov	r1, r6
 800603a:	4622      	mov	r2, r4
 800603c:	f7ff fa7c 	bl	8005538 <memcpy>
 8006040:	4631      	mov	r1, r6
 8006042:	4638      	mov	r0, r7
 8006044:	f7fd feb2 	bl	8003dac <_free_r>
 8006048:	e7e9      	b.n	800601e <_realloc_r+0x1c>
 800604a:	4635      	mov	r5, r6
 800604c:	e7e7      	b.n	800601e <_realloc_r+0x1c>

0800604e <__sfputc_r>:
 800604e:	6893      	ldr	r3, [r2, #8]
 8006050:	b410      	push	{r4}
 8006052:	3b01      	subs	r3, #1
 8006054:	2b00      	cmp	r3, #0
 8006056:	6093      	str	r3, [r2, #8]
 8006058:	da07      	bge.n	800606a <__sfputc_r+0x1c>
 800605a:	6994      	ldr	r4, [r2, #24]
 800605c:	42a3      	cmp	r3, r4
 800605e:	db01      	blt.n	8006064 <__sfputc_r+0x16>
 8006060:	290a      	cmp	r1, #10
 8006062:	d102      	bne.n	800606a <__sfputc_r+0x1c>
 8006064:	bc10      	pop	{r4}
 8006066:	f000 b949 	b.w	80062fc <__swbuf_r>
 800606a:	6813      	ldr	r3, [r2, #0]
 800606c:	1c58      	adds	r0, r3, #1
 800606e:	6010      	str	r0, [r2, #0]
 8006070:	7019      	strb	r1, [r3, #0]
 8006072:	4608      	mov	r0, r1
 8006074:	bc10      	pop	{r4}
 8006076:	4770      	bx	lr

08006078 <__sfputs_r>:
 8006078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800607a:	4606      	mov	r6, r0
 800607c:	460f      	mov	r7, r1
 800607e:	4614      	mov	r4, r2
 8006080:	18d5      	adds	r5, r2, r3
 8006082:	42ac      	cmp	r4, r5
 8006084:	d101      	bne.n	800608a <__sfputs_r+0x12>
 8006086:	2000      	movs	r0, #0
 8006088:	e007      	b.n	800609a <__sfputs_r+0x22>
 800608a:	463a      	mov	r2, r7
 800608c:	4630      	mov	r0, r6
 800608e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006092:	f7ff ffdc 	bl	800604e <__sfputc_r>
 8006096:	1c43      	adds	r3, r0, #1
 8006098:	d1f3      	bne.n	8006082 <__sfputs_r+0xa>
 800609a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800609c <_vfiprintf_r>:
 800609c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060a0:	460d      	mov	r5, r1
 80060a2:	4614      	mov	r4, r2
 80060a4:	4698      	mov	r8, r3
 80060a6:	4606      	mov	r6, r0
 80060a8:	b09d      	sub	sp, #116	; 0x74
 80060aa:	b118      	cbz	r0, 80060b4 <_vfiprintf_r+0x18>
 80060ac:	6983      	ldr	r3, [r0, #24]
 80060ae:	b90b      	cbnz	r3, 80060b4 <_vfiprintf_r+0x18>
 80060b0:	f000 fb14 	bl	80066dc <__sinit>
 80060b4:	4b89      	ldr	r3, [pc, #548]	; (80062dc <_vfiprintf_r+0x240>)
 80060b6:	429d      	cmp	r5, r3
 80060b8:	d11b      	bne.n	80060f2 <_vfiprintf_r+0x56>
 80060ba:	6875      	ldr	r5, [r6, #4]
 80060bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80060be:	07d9      	lsls	r1, r3, #31
 80060c0:	d405      	bmi.n	80060ce <_vfiprintf_r+0x32>
 80060c2:	89ab      	ldrh	r3, [r5, #12]
 80060c4:	059a      	lsls	r2, r3, #22
 80060c6:	d402      	bmi.n	80060ce <_vfiprintf_r+0x32>
 80060c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80060ca:	f7ff ff6c 	bl	8005fa6 <__retarget_lock_acquire_recursive>
 80060ce:	89ab      	ldrh	r3, [r5, #12]
 80060d0:	071b      	lsls	r3, r3, #28
 80060d2:	d501      	bpl.n	80060d8 <_vfiprintf_r+0x3c>
 80060d4:	692b      	ldr	r3, [r5, #16]
 80060d6:	b9eb      	cbnz	r3, 8006114 <_vfiprintf_r+0x78>
 80060d8:	4629      	mov	r1, r5
 80060da:	4630      	mov	r0, r6
 80060dc:	f000 f96e 	bl	80063bc <__swsetup_r>
 80060e0:	b1c0      	cbz	r0, 8006114 <_vfiprintf_r+0x78>
 80060e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80060e4:	07dc      	lsls	r4, r3, #31
 80060e6:	d50e      	bpl.n	8006106 <_vfiprintf_r+0x6a>
 80060e8:	f04f 30ff 	mov.w	r0, #4294967295
 80060ec:	b01d      	add	sp, #116	; 0x74
 80060ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060f2:	4b7b      	ldr	r3, [pc, #492]	; (80062e0 <_vfiprintf_r+0x244>)
 80060f4:	429d      	cmp	r5, r3
 80060f6:	d101      	bne.n	80060fc <_vfiprintf_r+0x60>
 80060f8:	68b5      	ldr	r5, [r6, #8]
 80060fa:	e7df      	b.n	80060bc <_vfiprintf_r+0x20>
 80060fc:	4b79      	ldr	r3, [pc, #484]	; (80062e4 <_vfiprintf_r+0x248>)
 80060fe:	429d      	cmp	r5, r3
 8006100:	bf08      	it	eq
 8006102:	68f5      	ldreq	r5, [r6, #12]
 8006104:	e7da      	b.n	80060bc <_vfiprintf_r+0x20>
 8006106:	89ab      	ldrh	r3, [r5, #12]
 8006108:	0598      	lsls	r0, r3, #22
 800610a:	d4ed      	bmi.n	80060e8 <_vfiprintf_r+0x4c>
 800610c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800610e:	f7ff ff4b 	bl	8005fa8 <__retarget_lock_release_recursive>
 8006112:	e7e9      	b.n	80060e8 <_vfiprintf_r+0x4c>
 8006114:	2300      	movs	r3, #0
 8006116:	9309      	str	r3, [sp, #36]	; 0x24
 8006118:	2320      	movs	r3, #32
 800611a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800611e:	2330      	movs	r3, #48	; 0x30
 8006120:	f04f 0901 	mov.w	r9, #1
 8006124:	f8cd 800c 	str.w	r8, [sp, #12]
 8006128:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80062e8 <_vfiprintf_r+0x24c>
 800612c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006130:	4623      	mov	r3, r4
 8006132:	469a      	mov	sl, r3
 8006134:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006138:	b10a      	cbz	r2, 800613e <_vfiprintf_r+0xa2>
 800613a:	2a25      	cmp	r2, #37	; 0x25
 800613c:	d1f9      	bne.n	8006132 <_vfiprintf_r+0x96>
 800613e:	ebba 0b04 	subs.w	fp, sl, r4
 8006142:	d00b      	beq.n	800615c <_vfiprintf_r+0xc0>
 8006144:	465b      	mov	r3, fp
 8006146:	4622      	mov	r2, r4
 8006148:	4629      	mov	r1, r5
 800614a:	4630      	mov	r0, r6
 800614c:	f7ff ff94 	bl	8006078 <__sfputs_r>
 8006150:	3001      	adds	r0, #1
 8006152:	f000 80aa 	beq.w	80062aa <_vfiprintf_r+0x20e>
 8006156:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006158:	445a      	add	r2, fp
 800615a:	9209      	str	r2, [sp, #36]	; 0x24
 800615c:	f89a 3000 	ldrb.w	r3, [sl]
 8006160:	2b00      	cmp	r3, #0
 8006162:	f000 80a2 	beq.w	80062aa <_vfiprintf_r+0x20e>
 8006166:	2300      	movs	r3, #0
 8006168:	f04f 32ff 	mov.w	r2, #4294967295
 800616c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006170:	f10a 0a01 	add.w	sl, sl, #1
 8006174:	9304      	str	r3, [sp, #16]
 8006176:	9307      	str	r3, [sp, #28]
 8006178:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800617c:	931a      	str	r3, [sp, #104]	; 0x68
 800617e:	4654      	mov	r4, sl
 8006180:	2205      	movs	r2, #5
 8006182:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006186:	4858      	ldr	r0, [pc, #352]	; (80062e8 <_vfiprintf_r+0x24c>)
 8006188:	f7ff f9c8 	bl	800551c <memchr>
 800618c:	9a04      	ldr	r2, [sp, #16]
 800618e:	b9d8      	cbnz	r0, 80061c8 <_vfiprintf_r+0x12c>
 8006190:	06d1      	lsls	r1, r2, #27
 8006192:	bf44      	itt	mi
 8006194:	2320      	movmi	r3, #32
 8006196:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800619a:	0713      	lsls	r3, r2, #28
 800619c:	bf44      	itt	mi
 800619e:	232b      	movmi	r3, #43	; 0x2b
 80061a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80061a4:	f89a 3000 	ldrb.w	r3, [sl]
 80061a8:	2b2a      	cmp	r3, #42	; 0x2a
 80061aa:	d015      	beq.n	80061d8 <_vfiprintf_r+0x13c>
 80061ac:	4654      	mov	r4, sl
 80061ae:	2000      	movs	r0, #0
 80061b0:	f04f 0c0a 	mov.w	ip, #10
 80061b4:	9a07      	ldr	r2, [sp, #28]
 80061b6:	4621      	mov	r1, r4
 80061b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061bc:	3b30      	subs	r3, #48	; 0x30
 80061be:	2b09      	cmp	r3, #9
 80061c0:	d94e      	bls.n	8006260 <_vfiprintf_r+0x1c4>
 80061c2:	b1b0      	cbz	r0, 80061f2 <_vfiprintf_r+0x156>
 80061c4:	9207      	str	r2, [sp, #28]
 80061c6:	e014      	b.n	80061f2 <_vfiprintf_r+0x156>
 80061c8:	eba0 0308 	sub.w	r3, r0, r8
 80061cc:	fa09 f303 	lsl.w	r3, r9, r3
 80061d0:	4313      	orrs	r3, r2
 80061d2:	46a2      	mov	sl, r4
 80061d4:	9304      	str	r3, [sp, #16]
 80061d6:	e7d2      	b.n	800617e <_vfiprintf_r+0xe2>
 80061d8:	9b03      	ldr	r3, [sp, #12]
 80061da:	1d19      	adds	r1, r3, #4
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	9103      	str	r1, [sp, #12]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	bfbb      	ittet	lt
 80061e4:	425b      	neglt	r3, r3
 80061e6:	f042 0202 	orrlt.w	r2, r2, #2
 80061ea:	9307      	strge	r3, [sp, #28]
 80061ec:	9307      	strlt	r3, [sp, #28]
 80061ee:	bfb8      	it	lt
 80061f0:	9204      	strlt	r2, [sp, #16]
 80061f2:	7823      	ldrb	r3, [r4, #0]
 80061f4:	2b2e      	cmp	r3, #46	; 0x2e
 80061f6:	d10c      	bne.n	8006212 <_vfiprintf_r+0x176>
 80061f8:	7863      	ldrb	r3, [r4, #1]
 80061fa:	2b2a      	cmp	r3, #42	; 0x2a
 80061fc:	d135      	bne.n	800626a <_vfiprintf_r+0x1ce>
 80061fe:	9b03      	ldr	r3, [sp, #12]
 8006200:	3402      	adds	r4, #2
 8006202:	1d1a      	adds	r2, r3, #4
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	9203      	str	r2, [sp, #12]
 8006208:	2b00      	cmp	r3, #0
 800620a:	bfb8      	it	lt
 800620c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006210:	9305      	str	r3, [sp, #20]
 8006212:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80062f8 <_vfiprintf_r+0x25c>
 8006216:	2203      	movs	r2, #3
 8006218:	4650      	mov	r0, sl
 800621a:	7821      	ldrb	r1, [r4, #0]
 800621c:	f7ff f97e 	bl	800551c <memchr>
 8006220:	b140      	cbz	r0, 8006234 <_vfiprintf_r+0x198>
 8006222:	2340      	movs	r3, #64	; 0x40
 8006224:	eba0 000a 	sub.w	r0, r0, sl
 8006228:	fa03 f000 	lsl.w	r0, r3, r0
 800622c:	9b04      	ldr	r3, [sp, #16]
 800622e:	3401      	adds	r4, #1
 8006230:	4303      	orrs	r3, r0
 8006232:	9304      	str	r3, [sp, #16]
 8006234:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006238:	2206      	movs	r2, #6
 800623a:	482c      	ldr	r0, [pc, #176]	; (80062ec <_vfiprintf_r+0x250>)
 800623c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006240:	f7ff f96c 	bl	800551c <memchr>
 8006244:	2800      	cmp	r0, #0
 8006246:	d03f      	beq.n	80062c8 <_vfiprintf_r+0x22c>
 8006248:	4b29      	ldr	r3, [pc, #164]	; (80062f0 <_vfiprintf_r+0x254>)
 800624a:	bb1b      	cbnz	r3, 8006294 <_vfiprintf_r+0x1f8>
 800624c:	9b03      	ldr	r3, [sp, #12]
 800624e:	3307      	adds	r3, #7
 8006250:	f023 0307 	bic.w	r3, r3, #7
 8006254:	3308      	adds	r3, #8
 8006256:	9303      	str	r3, [sp, #12]
 8006258:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800625a:	443b      	add	r3, r7
 800625c:	9309      	str	r3, [sp, #36]	; 0x24
 800625e:	e767      	b.n	8006130 <_vfiprintf_r+0x94>
 8006260:	460c      	mov	r4, r1
 8006262:	2001      	movs	r0, #1
 8006264:	fb0c 3202 	mla	r2, ip, r2, r3
 8006268:	e7a5      	b.n	80061b6 <_vfiprintf_r+0x11a>
 800626a:	2300      	movs	r3, #0
 800626c:	f04f 0c0a 	mov.w	ip, #10
 8006270:	4619      	mov	r1, r3
 8006272:	3401      	adds	r4, #1
 8006274:	9305      	str	r3, [sp, #20]
 8006276:	4620      	mov	r0, r4
 8006278:	f810 2b01 	ldrb.w	r2, [r0], #1
 800627c:	3a30      	subs	r2, #48	; 0x30
 800627e:	2a09      	cmp	r2, #9
 8006280:	d903      	bls.n	800628a <_vfiprintf_r+0x1ee>
 8006282:	2b00      	cmp	r3, #0
 8006284:	d0c5      	beq.n	8006212 <_vfiprintf_r+0x176>
 8006286:	9105      	str	r1, [sp, #20]
 8006288:	e7c3      	b.n	8006212 <_vfiprintf_r+0x176>
 800628a:	4604      	mov	r4, r0
 800628c:	2301      	movs	r3, #1
 800628e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006292:	e7f0      	b.n	8006276 <_vfiprintf_r+0x1da>
 8006294:	ab03      	add	r3, sp, #12
 8006296:	9300      	str	r3, [sp, #0]
 8006298:	462a      	mov	r2, r5
 800629a:	4630      	mov	r0, r6
 800629c:	4b15      	ldr	r3, [pc, #84]	; (80062f4 <_vfiprintf_r+0x258>)
 800629e:	a904      	add	r1, sp, #16
 80062a0:	f7fd fec8 	bl	8004034 <_printf_float>
 80062a4:	4607      	mov	r7, r0
 80062a6:	1c78      	adds	r0, r7, #1
 80062a8:	d1d6      	bne.n	8006258 <_vfiprintf_r+0x1bc>
 80062aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062ac:	07d9      	lsls	r1, r3, #31
 80062ae:	d405      	bmi.n	80062bc <_vfiprintf_r+0x220>
 80062b0:	89ab      	ldrh	r3, [r5, #12]
 80062b2:	059a      	lsls	r2, r3, #22
 80062b4:	d402      	bmi.n	80062bc <_vfiprintf_r+0x220>
 80062b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80062b8:	f7ff fe76 	bl	8005fa8 <__retarget_lock_release_recursive>
 80062bc:	89ab      	ldrh	r3, [r5, #12]
 80062be:	065b      	lsls	r3, r3, #25
 80062c0:	f53f af12 	bmi.w	80060e8 <_vfiprintf_r+0x4c>
 80062c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80062c6:	e711      	b.n	80060ec <_vfiprintf_r+0x50>
 80062c8:	ab03      	add	r3, sp, #12
 80062ca:	9300      	str	r3, [sp, #0]
 80062cc:	462a      	mov	r2, r5
 80062ce:	4630      	mov	r0, r6
 80062d0:	4b08      	ldr	r3, [pc, #32]	; (80062f4 <_vfiprintf_r+0x258>)
 80062d2:	a904      	add	r1, sp, #16
 80062d4:	f7fe f94a 	bl	800456c <_printf_i>
 80062d8:	e7e4      	b.n	80062a4 <_vfiprintf_r+0x208>
 80062da:	bf00      	nop
 80062dc:	08006ebc 	.word	0x08006ebc
 80062e0:	08006edc 	.word	0x08006edc
 80062e4:	08006e9c 	.word	0x08006e9c
 80062e8:	08006d44 	.word	0x08006d44
 80062ec:	08006d4e 	.word	0x08006d4e
 80062f0:	08004035 	.word	0x08004035
 80062f4:	08006079 	.word	0x08006079
 80062f8:	08006d4a 	.word	0x08006d4a

080062fc <__swbuf_r>:
 80062fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062fe:	460e      	mov	r6, r1
 8006300:	4614      	mov	r4, r2
 8006302:	4605      	mov	r5, r0
 8006304:	b118      	cbz	r0, 800630e <__swbuf_r+0x12>
 8006306:	6983      	ldr	r3, [r0, #24]
 8006308:	b90b      	cbnz	r3, 800630e <__swbuf_r+0x12>
 800630a:	f000 f9e7 	bl	80066dc <__sinit>
 800630e:	4b21      	ldr	r3, [pc, #132]	; (8006394 <__swbuf_r+0x98>)
 8006310:	429c      	cmp	r4, r3
 8006312:	d12b      	bne.n	800636c <__swbuf_r+0x70>
 8006314:	686c      	ldr	r4, [r5, #4]
 8006316:	69a3      	ldr	r3, [r4, #24]
 8006318:	60a3      	str	r3, [r4, #8]
 800631a:	89a3      	ldrh	r3, [r4, #12]
 800631c:	071a      	lsls	r2, r3, #28
 800631e:	d52f      	bpl.n	8006380 <__swbuf_r+0x84>
 8006320:	6923      	ldr	r3, [r4, #16]
 8006322:	b36b      	cbz	r3, 8006380 <__swbuf_r+0x84>
 8006324:	6923      	ldr	r3, [r4, #16]
 8006326:	6820      	ldr	r0, [r4, #0]
 8006328:	b2f6      	uxtb	r6, r6
 800632a:	1ac0      	subs	r0, r0, r3
 800632c:	6963      	ldr	r3, [r4, #20]
 800632e:	4637      	mov	r7, r6
 8006330:	4283      	cmp	r3, r0
 8006332:	dc04      	bgt.n	800633e <__swbuf_r+0x42>
 8006334:	4621      	mov	r1, r4
 8006336:	4628      	mov	r0, r5
 8006338:	f000 f93c 	bl	80065b4 <_fflush_r>
 800633c:	bb30      	cbnz	r0, 800638c <__swbuf_r+0x90>
 800633e:	68a3      	ldr	r3, [r4, #8]
 8006340:	3001      	adds	r0, #1
 8006342:	3b01      	subs	r3, #1
 8006344:	60a3      	str	r3, [r4, #8]
 8006346:	6823      	ldr	r3, [r4, #0]
 8006348:	1c5a      	adds	r2, r3, #1
 800634a:	6022      	str	r2, [r4, #0]
 800634c:	701e      	strb	r6, [r3, #0]
 800634e:	6963      	ldr	r3, [r4, #20]
 8006350:	4283      	cmp	r3, r0
 8006352:	d004      	beq.n	800635e <__swbuf_r+0x62>
 8006354:	89a3      	ldrh	r3, [r4, #12]
 8006356:	07db      	lsls	r3, r3, #31
 8006358:	d506      	bpl.n	8006368 <__swbuf_r+0x6c>
 800635a:	2e0a      	cmp	r6, #10
 800635c:	d104      	bne.n	8006368 <__swbuf_r+0x6c>
 800635e:	4621      	mov	r1, r4
 8006360:	4628      	mov	r0, r5
 8006362:	f000 f927 	bl	80065b4 <_fflush_r>
 8006366:	b988      	cbnz	r0, 800638c <__swbuf_r+0x90>
 8006368:	4638      	mov	r0, r7
 800636a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800636c:	4b0a      	ldr	r3, [pc, #40]	; (8006398 <__swbuf_r+0x9c>)
 800636e:	429c      	cmp	r4, r3
 8006370:	d101      	bne.n	8006376 <__swbuf_r+0x7a>
 8006372:	68ac      	ldr	r4, [r5, #8]
 8006374:	e7cf      	b.n	8006316 <__swbuf_r+0x1a>
 8006376:	4b09      	ldr	r3, [pc, #36]	; (800639c <__swbuf_r+0xa0>)
 8006378:	429c      	cmp	r4, r3
 800637a:	bf08      	it	eq
 800637c:	68ec      	ldreq	r4, [r5, #12]
 800637e:	e7ca      	b.n	8006316 <__swbuf_r+0x1a>
 8006380:	4621      	mov	r1, r4
 8006382:	4628      	mov	r0, r5
 8006384:	f000 f81a 	bl	80063bc <__swsetup_r>
 8006388:	2800      	cmp	r0, #0
 800638a:	d0cb      	beq.n	8006324 <__swbuf_r+0x28>
 800638c:	f04f 37ff 	mov.w	r7, #4294967295
 8006390:	e7ea      	b.n	8006368 <__swbuf_r+0x6c>
 8006392:	bf00      	nop
 8006394:	08006ebc 	.word	0x08006ebc
 8006398:	08006edc 	.word	0x08006edc
 800639c:	08006e9c 	.word	0x08006e9c

080063a0 <__ascii_wctomb>:
 80063a0:	4603      	mov	r3, r0
 80063a2:	4608      	mov	r0, r1
 80063a4:	b141      	cbz	r1, 80063b8 <__ascii_wctomb+0x18>
 80063a6:	2aff      	cmp	r2, #255	; 0xff
 80063a8:	d904      	bls.n	80063b4 <__ascii_wctomb+0x14>
 80063aa:	228a      	movs	r2, #138	; 0x8a
 80063ac:	f04f 30ff 	mov.w	r0, #4294967295
 80063b0:	601a      	str	r2, [r3, #0]
 80063b2:	4770      	bx	lr
 80063b4:	2001      	movs	r0, #1
 80063b6:	700a      	strb	r2, [r1, #0]
 80063b8:	4770      	bx	lr
	...

080063bc <__swsetup_r>:
 80063bc:	4b32      	ldr	r3, [pc, #200]	; (8006488 <__swsetup_r+0xcc>)
 80063be:	b570      	push	{r4, r5, r6, lr}
 80063c0:	681d      	ldr	r5, [r3, #0]
 80063c2:	4606      	mov	r6, r0
 80063c4:	460c      	mov	r4, r1
 80063c6:	b125      	cbz	r5, 80063d2 <__swsetup_r+0x16>
 80063c8:	69ab      	ldr	r3, [r5, #24]
 80063ca:	b913      	cbnz	r3, 80063d2 <__swsetup_r+0x16>
 80063cc:	4628      	mov	r0, r5
 80063ce:	f000 f985 	bl	80066dc <__sinit>
 80063d2:	4b2e      	ldr	r3, [pc, #184]	; (800648c <__swsetup_r+0xd0>)
 80063d4:	429c      	cmp	r4, r3
 80063d6:	d10f      	bne.n	80063f8 <__swsetup_r+0x3c>
 80063d8:	686c      	ldr	r4, [r5, #4]
 80063da:	89a3      	ldrh	r3, [r4, #12]
 80063dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80063e0:	0719      	lsls	r1, r3, #28
 80063e2:	d42c      	bmi.n	800643e <__swsetup_r+0x82>
 80063e4:	06dd      	lsls	r5, r3, #27
 80063e6:	d411      	bmi.n	800640c <__swsetup_r+0x50>
 80063e8:	2309      	movs	r3, #9
 80063ea:	6033      	str	r3, [r6, #0]
 80063ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80063f0:	f04f 30ff 	mov.w	r0, #4294967295
 80063f4:	81a3      	strh	r3, [r4, #12]
 80063f6:	e03e      	b.n	8006476 <__swsetup_r+0xba>
 80063f8:	4b25      	ldr	r3, [pc, #148]	; (8006490 <__swsetup_r+0xd4>)
 80063fa:	429c      	cmp	r4, r3
 80063fc:	d101      	bne.n	8006402 <__swsetup_r+0x46>
 80063fe:	68ac      	ldr	r4, [r5, #8]
 8006400:	e7eb      	b.n	80063da <__swsetup_r+0x1e>
 8006402:	4b24      	ldr	r3, [pc, #144]	; (8006494 <__swsetup_r+0xd8>)
 8006404:	429c      	cmp	r4, r3
 8006406:	bf08      	it	eq
 8006408:	68ec      	ldreq	r4, [r5, #12]
 800640a:	e7e6      	b.n	80063da <__swsetup_r+0x1e>
 800640c:	0758      	lsls	r0, r3, #29
 800640e:	d512      	bpl.n	8006436 <__swsetup_r+0x7a>
 8006410:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006412:	b141      	cbz	r1, 8006426 <__swsetup_r+0x6a>
 8006414:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006418:	4299      	cmp	r1, r3
 800641a:	d002      	beq.n	8006422 <__swsetup_r+0x66>
 800641c:	4630      	mov	r0, r6
 800641e:	f7fd fcc5 	bl	8003dac <_free_r>
 8006422:	2300      	movs	r3, #0
 8006424:	6363      	str	r3, [r4, #52]	; 0x34
 8006426:	89a3      	ldrh	r3, [r4, #12]
 8006428:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800642c:	81a3      	strh	r3, [r4, #12]
 800642e:	2300      	movs	r3, #0
 8006430:	6063      	str	r3, [r4, #4]
 8006432:	6923      	ldr	r3, [r4, #16]
 8006434:	6023      	str	r3, [r4, #0]
 8006436:	89a3      	ldrh	r3, [r4, #12]
 8006438:	f043 0308 	orr.w	r3, r3, #8
 800643c:	81a3      	strh	r3, [r4, #12]
 800643e:	6923      	ldr	r3, [r4, #16]
 8006440:	b94b      	cbnz	r3, 8006456 <__swsetup_r+0x9a>
 8006442:	89a3      	ldrh	r3, [r4, #12]
 8006444:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006448:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800644c:	d003      	beq.n	8006456 <__swsetup_r+0x9a>
 800644e:	4621      	mov	r1, r4
 8006450:	4630      	mov	r0, r6
 8006452:	f000 fa05 	bl	8006860 <__smakebuf_r>
 8006456:	89a0      	ldrh	r0, [r4, #12]
 8006458:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800645c:	f010 0301 	ands.w	r3, r0, #1
 8006460:	d00a      	beq.n	8006478 <__swsetup_r+0xbc>
 8006462:	2300      	movs	r3, #0
 8006464:	60a3      	str	r3, [r4, #8]
 8006466:	6963      	ldr	r3, [r4, #20]
 8006468:	425b      	negs	r3, r3
 800646a:	61a3      	str	r3, [r4, #24]
 800646c:	6923      	ldr	r3, [r4, #16]
 800646e:	b943      	cbnz	r3, 8006482 <__swsetup_r+0xc6>
 8006470:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006474:	d1ba      	bne.n	80063ec <__swsetup_r+0x30>
 8006476:	bd70      	pop	{r4, r5, r6, pc}
 8006478:	0781      	lsls	r1, r0, #30
 800647a:	bf58      	it	pl
 800647c:	6963      	ldrpl	r3, [r4, #20]
 800647e:	60a3      	str	r3, [r4, #8]
 8006480:	e7f4      	b.n	800646c <__swsetup_r+0xb0>
 8006482:	2000      	movs	r0, #0
 8006484:	e7f7      	b.n	8006476 <__swsetup_r+0xba>
 8006486:	bf00      	nop
 8006488:	20000024 	.word	0x20000024
 800648c:	08006ebc 	.word	0x08006ebc
 8006490:	08006edc 	.word	0x08006edc
 8006494:	08006e9c 	.word	0x08006e9c

08006498 <abort>:
 8006498:	2006      	movs	r0, #6
 800649a:	b508      	push	{r3, lr}
 800649c:	f000 fa50 	bl	8006940 <raise>
 80064a0:	2001      	movs	r0, #1
 80064a2:	f7fb fa8a 	bl	80019ba <_exit>
	...

080064a8 <__sflush_r>:
 80064a8:	898a      	ldrh	r2, [r1, #12]
 80064aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064ae:	4605      	mov	r5, r0
 80064b0:	0710      	lsls	r0, r2, #28
 80064b2:	460c      	mov	r4, r1
 80064b4:	d458      	bmi.n	8006568 <__sflush_r+0xc0>
 80064b6:	684b      	ldr	r3, [r1, #4]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	dc05      	bgt.n	80064c8 <__sflush_r+0x20>
 80064bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80064be:	2b00      	cmp	r3, #0
 80064c0:	dc02      	bgt.n	80064c8 <__sflush_r+0x20>
 80064c2:	2000      	movs	r0, #0
 80064c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80064ca:	2e00      	cmp	r6, #0
 80064cc:	d0f9      	beq.n	80064c2 <__sflush_r+0x1a>
 80064ce:	2300      	movs	r3, #0
 80064d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80064d4:	682f      	ldr	r7, [r5, #0]
 80064d6:	602b      	str	r3, [r5, #0]
 80064d8:	d032      	beq.n	8006540 <__sflush_r+0x98>
 80064da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80064dc:	89a3      	ldrh	r3, [r4, #12]
 80064de:	075a      	lsls	r2, r3, #29
 80064e0:	d505      	bpl.n	80064ee <__sflush_r+0x46>
 80064e2:	6863      	ldr	r3, [r4, #4]
 80064e4:	1ac0      	subs	r0, r0, r3
 80064e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80064e8:	b10b      	cbz	r3, 80064ee <__sflush_r+0x46>
 80064ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80064ec:	1ac0      	subs	r0, r0, r3
 80064ee:	2300      	movs	r3, #0
 80064f0:	4602      	mov	r2, r0
 80064f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80064f4:	4628      	mov	r0, r5
 80064f6:	6a21      	ldr	r1, [r4, #32]
 80064f8:	47b0      	blx	r6
 80064fa:	1c43      	adds	r3, r0, #1
 80064fc:	89a3      	ldrh	r3, [r4, #12]
 80064fe:	d106      	bne.n	800650e <__sflush_r+0x66>
 8006500:	6829      	ldr	r1, [r5, #0]
 8006502:	291d      	cmp	r1, #29
 8006504:	d82c      	bhi.n	8006560 <__sflush_r+0xb8>
 8006506:	4a2a      	ldr	r2, [pc, #168]	; (80065b0 <__sflush_r+0x108>)
 8006508:	40ca      	lsrs	r2, r1
 800650a:	07d6      	lsls	r6, r2, #31
 800650c:	d528      	bpl.n	8006560 <__sflush_r+0xb8>
 800650e:	2200      	movs	r2, #0
 8006510:	6062      	str	r2, [r4, #4]
 8006512:	6922      	ldr	r2, [r4, #16]
 8006514:	04d9      	lsls	r1, r3, #19
 8006516:	6022      	str	r2, [r4, #0]
 8006518:	d504      	bpl.n	8006524 <__sflush_r+0x7c>
 800651a:	1c42      	adds	r2, r0, #1
 800651c:	d101      	bne.n	8006522 <__sflush_r+0x7a>
 800651e:	682b      	ldr	r3, [r5, #0]
 8006520:	b903      	cbnz	r3, 8006524 <__sflush_r+0x7c>
 8006522:	6560      	str	r0, [r4, #84]	; 0x54
 8006524:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006526:	602f      	str	r7, [r5, #0]
 8006528:	2900      	cmp	r1, #0
 800652a:	d0ca      	beq.n	80064c2 <__sflush_r+0x1a>
 800652c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006530:	4299      	cmp	r1, r3
 8006532:	d002      	beq.n	800653a <__sflush_r+0x92>
 8006534:	4628      	mov	r0, r5
 8006536:	f7fd fc39 	bl	8003dac <_free_r>
 800653a:	2000      	movs	r0, #0
 800653c:	6360      	str	r0, [r4, #52]	; 0x34
 800653e:	e7c1      	b.n	80064c4 <__sflush_r+0x1c>
 8006540:	6a21      	ldr	r1, [r4, #32]
 8006542:	2301      	movs	r3, #1
 8006544:	4628      	mov	r0, r5
 8006546:	47b0      	blx	r6
 8006548:	1c41      	adds	r1, r0, #1
 800654a:	d1c7      	bne.n	80064dc <__sflush_r+0x34>
 800654c:	682b      	ldr	r3, [r5, #0]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d0c4      	beq.n	80064dc <__sflush_r+0x34>
 8006552:	2b1d      	cmp	r3, #29
 8006554:	d001      	beq.n	800655a <__sflush_r+0xb2>
 8006556:	2b16      	cmp	r3, #22
 8006558:	d101      	bne.n	800655e <__sflush_r+0xb6>
 800655a:	602f      	str	r7, [r5, #0]
 800655c:	e7b1      	b.n	80064c2 <__sflush_r+0x1a>
 800655e:	89a3      	ldrh	r3, [r4, #12]
 8006560:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006564:	81a3      	strh	r3, [r4, #12]
 8006566:	e7ad      	b.n	80064c4 <__sflush_r+0x1c>
 8006568:	690f      	ldr	r7, [r1, #16]
 800656a:	2f00      	cmp	r7, #0
 800656c:	d0a9      	beq.n	80064c2 <__sflush_r+0x1a>
 800656e:	0793      	lsls	r3, r2, #30
 8006570:	bf18      	it	ne
 8006572:	2300      	movne	r3, #0
 8006574:	680e      	ldr	r6, [r1, #0]
 8006576:	bf08      	it	eq
 8006578:	694b      	ldreq	r3, [r1, #20]
 800657a:	eba6 0807 	sub.w	r8, r6, r7
 800657e:	600f      	str	r7, [r1, #0]
 8006580:	608b      	str	r3, [r1, #8]
 8006582:	f1b8 0f00 	cmp.w	r8, #0
 8006586:	dd9c      	ble.n	80064c2 <__sflush_r+0x1a>
 8006588:	4643      	mov	r3, r8
 800658a:	463a      	mov	r2, r7
 800658c:	4628      	mov	r0, r5
 800658e:	6a21      	ldr	r1, [r4, #32]
 8006590:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006592:	47b0      	blx	r6
 8006594:	2800      	cmp	r0, #0
 8006596:	dc06      	bgt.n	80065a6 <__sflush_r+0xfe>
 8006598:	89a3      	ldrh	r3, [r4, #12]
 800659a:	f04f 30ff 	mov.w	r0, #4294967295
 800659e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065a2:	81a3      	strh	r3, [r4, #12]
 80065a4:	e78e      	b.n	80064c4 <__sflush_r+0x1c>
 80065a6:	4407      	add	r7, r0
 80065a8:	eba8 0800 	sub.w	r8, r8, r0
 80065ac:	e7e9      	b.n	8006582 <__sflush_r+0xda>
 80065ae:	bf00      	nop
 80065b0:	20400001 	.word	0x20400001

080065b4 <_fflush_r>:
 80065b4:	b538      	push	{r3, r4, r5, lr}
 80065b6:	690b      	ldr	r3, [r1, #16]
 80065b8:	4605      	mov	r5, r0
 80065ba:	460c      	mov	r4, r1
 80065bc:	b913      	cbnz	r3, 80065c4 <_fflush_r+0x10>
 80065be:	2500      	movs	r5, #0
 80065c0:	4628      	mov	r0, r5
 80065c2:	bd38      	pop	{r3, r4, r5, pc}
 80065c4:	b118      	cbz	r0, 80065ce <_fflush_r+0x1a>
 80065c6:	6983      	ldr	r3, [r0, #24]
 80065c8:	b90b      	cbnz	r3, 80065ce <_fflush_r+0x1a>
 80065ca:	f000 f887 	bl	80066dc <__sinit>
 80065ce:	4b14      	ldr	r3, [pc, #80]	; (8006620 <_fflush_r+0x6c>)
 80065d0:	429c      	cmp	r4, r3
 80065d2:	d11b      	bne.n	800660c <_fflush_r+0x58>
 80065d4:	686c      	ldr	r4, [r5, #4]
 80065d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d0ef      	beq.n	80065be <_fflush_r+0xa>
 80065de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80065e0:	07d0      	lsls	r0, r2, #31
 80065e2:	d404      	bmi.n	80065ee <_fflush_r+0x3a>
 80065e4:	0599      	lsls	r1, r3, #22
 80065e6:	d402      	bmi.n	80065ee <_fflush_r+0x3a>
 80065e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80065ea:	f7ff fcdc 	bl	8005fa6 <__retarget_lock_acquire_recursive>
 80065ee:	4628      	mov	r0, r5
 80065f0:	4621      	mov	r1, r4
 80065f2:	f7ff ff59 	bl	80064a8 <__sflush_r>
 80065f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80065f8:	4605      	mov	r5, r0
 80065fa:	07da      	lsls	r2, r3, #31
 80065fc:	d4e0      	bmi.n	80065c0 <_fflush_r+0xc>
 80065fe:	89a3      	ldrh	r3, [r4, #12]
 8006600:	059b      	lsls	r3, r3, #22
 8006602:	d4dd      	bmi.n	80065c0 <_fflush_r+0xc>
 8006604:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006606:	f7ff fccf 	bl	8005fa8 <__retarget_lock_release_recursive>
 800660a:	e7d9      	b.n	80065c0 <_fflush_r+0xc>
 800660c:	4b05      	ldr	r3, [pc, #20]	; (8006624 <_fflush_r+0x70>)
 800660e:	429c      	cmp	r4, r3
 8006610:	d101      	bne.n	8006616 <_fflush_r+0x62>
 8006612:	68ac      	ldr	r4, [r5, #8]
 8006614:	e7df      	b.n	80065d6 <_fflush_r+0x22>
 8006616:	4b04      	ldr	r3, [pc, #16]	; (8006628 <_fflush_r+0x74>)
 8006618:	429c      	cmp	r4, r3
 800661a:	bf08      	it	eq
 800661c:	68ec      	ldreq	r4, [r5, #12]
 800661e:	e7da      	b.n	80065d6 <_fflush_r+0x22>
 8006620:	08006ebc 	.word	0x08006ebc
 8006624:	08006edc 	.word	0x08006edc
 8006628:	08006e9c 	.word	0x08006e9c

0800662c <std>:
 800662c:	2300      	movs	r3, #0
 800662e:	b510      	push	{r4, lr}
 8006630:	4604      	mov	r4, r0
 8006632:	e9c0 3300 	strd	r3, r3, [r0]
 8006636:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800663a:	6083      	str	r3, [r0, #8]
 800663c:	8181      	strh	r1, [r0, #12]
 800663e:	6643      	str	r3, [r0, #100]	; 0x64
 8006640:	81c2      	strh	r2, [r0, #14]
 8006642:	6183      	str	r3, [r0, #24]
 8006644:	4619      	mov	r1, r3
 8006646:	2208      	movs	r2, #8
 8006648:	305c      	adds	r0, #92	; 0x5c
 800664a:	f7fd fba7 	bl	8003d9c <memset>
 800664e:	4b05      	ldr	r3, [pc, #20]	; (8006664 <std+0x38>)
 8006650:	6224      	str	r4, [r4, #32]
 8006652:	6263      	str	r3, [r4, #36]	; 0x24
 8006654:	4b04      	ldr	r3, [pc, #16]	; (8006668 <std+0x3c>)
 8006656:	62a3      	str	r3, [r4, #40]	; 0x28
 8006658:	4b04      	ldr	r3, [pc, #16]	; (800666c <std+0x40>)
 800665a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800665c:	4b04      	ldr	r3, [pc, #16]	; (8006670 <std+0x44>)
 800665e:	6323      	str	r3, [r4, #48]	; 0x30
 8006660:	bd10      	pop	{r4, pc}
 8006662:	bf00      	nop
 8006664:	08006979 	.word	0x08006979
 8006668:	0800699b 	.word	0x0800699b
 800666c:	080069d3 	.word	0x080069d3
 8006670:	080069f7 	.word	0x080069f7

08006674 <_cleanup_r>:
 8006674:	4901      	ldr	r1, [pc, #4]	; (800667c <_cleanup_r+0x8>)
 8006676:	f000 b8af 	b.w	80067d8 <_fwalk_reent>
 800667a:	bf00      	nop
 800667c:	080065b5 	.word	0x080065b5

08006680 <__sfmoreglue>:
 8006680:	b570      	push	{r4, r5, r6, lr}
 8006682:	2568      	movs	r5, #104	; 0x68
 8006684:	1e4a      	subs	r2, r1, #1
 8006686:	4355      	muls	r5, r2
 8006688:	460e      	mov	r6, r1
 800668a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800668e:	f7fd fbd9 	bl	8003e44 <_malloc_r>
 8006692:	4604      	mov	r4, r0
 8006694:	b140      	cbz	r0, 80066a8 <__sfmoreglue+0x28>
 8006696:	2100      	movs	r1, #0
 8006698:	e9c0 1600 	strd	r1, r6, [r0]
 800669c:	300c      	adds	r0, #12
 800669e:	60a0      	str	r0, [r4, #8]
 80066a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80066a4:	f7fd fb7a 	bl	8003d9c <memset>
 80066a8:	4620      	mov	r0, r4
 80066aa:	bd70      	pop	{r4, r5, r6, pc}

080066ac <__sfp_lock_acquire>:
 80066ac:	4801      	ldr	r0, [pc, #4]	; (80066b4 <__sfp_lock_acquire+0x8>)
 80066ae:	f7ff bc7a 	b.w	8005fa6 <__retarget_lock_acquire_recursive>
 80066b2:	bf00      	nop
 80066b4:	2000032c 	.word	0x2000032c

080066b8 <__sfp_lock_release>:
 80066b8:	4801      	ldr	r0, [pc, #4]	; (80066c0 <__sfp_lock_release+0x8>)
 80066ba:	f7ff bc75 	b.w	8005fa8 <__retarget_lock_release_recursive>
 80066be:	bf00      	nop
 80066c0:	2000032c 	.word	0x2000032c

080066c4 <__sinit_lock_acquire>:
 80066c4:	4801      	ldr	r0, [pc, #4]	; (80066cc <__sinit_lock_acquire+0x8>)
 80066c6:	f7ff bc6e 	b.w	8005fa6 <__retarget_lock_acquire_recursive>
 80066ca:	bf00      	nop
 80066cc:	20000327 	.word	0x20000327

080066d0 <__sinit_lock_release>:
 80066d0:	4801      	ldr	r0, [pc, #4]	; (80066d8 <__sinit_lock_release+0x8>)
 80066d2:	f7ff bc69 	b.w	8005fa8 <__retarget_lock_release_recursive>
 80066d6:	bf00      	nop
 80066d8:	20000327 	.word	0x20000327

080066dc <__sinit>:
 80066dc:	b510      	push	{r4, lr}
 80066de:	4604      	mov	r4, r0
 80066e0:	f7ff fff0 	bl	80066c4 <__sinit_lock_acquire>
 80066e4:	69a3      	ldr	r3, [r4, #24]
 80066e6:	b11b      	cbz	r3, 80066f0 <__sinit+0x14>
 80066e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066ec:	f7ff bff0 	b.w	80066d0 <__sinit_lock_release>
 80066f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80066f4:	6523      	str	r3, [r4, #80]	; 0x50
 80066f6:	4b13      	ldr	r3, [pc, #76]	; (8006744 <__sinit+0x68>)
 80066f8:	4a13      	ldr	r2, [pc, #76]	; (8006748 <__sinit+0x6c>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	62a2      	str	r2, [r4, #40]	; 0x28
 80066fe:	42a3      	cmp	r3, r4
 8006700:	bf08      	it	eq
 8006702:	2301      	moveq	r3, #1
 8006704:	4620      	mov	r0, r4
 8006706:	bf08      	it	eq
 8006708:	61a3      	streq	r3, [r4, #24]
 800670a:	f000 f81f 	bl	800674c <__sfp>
 800670e:	6060      	str	r0, [r4, #4]
 8006710:	4620      	mov	r0, r4
 8006712:	f000 f81b 	bl	800674c <__sfp>
 8006716:	60a0      	str	r0, [r4, #8]
 8006718:	4620      	mov	r0, r4
 800671a:	f000 f817 	bl	800674c <__sfp>
 800671e:	2200      	movs	r2, #0
 8006720:	2104      	movs	r1, #4
 8006722:	60e0      	str	r0, [r4, #12]
 8006724:	6860      	ldr	r0, [r4, #4]
 8006726:	f7ff ff81 	bl	800662c <std>
 800672a:	2201      	movs	r2, #1
 800672c:	2109      	movs	r1, #9
 800672e:	68a0      	ldr	r0, [r4, #8]
 8006730:	f7ff ff7c 	bl	800662c <std>
 8006734:	2202      	movs	r2, #2
 8006736:	2112      	movs	r1, #18
 8006738:	68e0      	ldr	r0, [r4, #12]
 800673a:	f7ff ff77 	bl	800662c <std>
 800673e:	2301      	movs	r3, #1
 8006740:	61a3      	str	r3, [r4, #24]
 8006742:	e7d1      	b.n	80066e8 <__sinit+0xc>
 8006744:	08006b18 	.word	0x08006b18
 8006748:	08006675 	.word	0x08006675

0800674c <__sfp>:
 800674c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800674e:	4607      	mov	r7, r0
 8006750:	f7ff ffac 	bl	80066ac <__sfp_lock_acquire>
 8006754:	4b1e      	ldr	r3, [pc, #120]	; (80067d0 <__sfp+0x84>)
 8006756:	681e      	ldr	r6, [r3, #0]
 8006758:	69b3      	ldr	r3, [r6, #24]
 800675a:	b913      	cbnz	r3, 8006762 <__sfp+0x16>
 800675c:	4630      	mov	r0, r6
 800675e:	f7ff ffbd 	bl	80066dc <__sinit>
 8006762:	3648      	adds	r6, #72	; 0x48
 8006764:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006768:	3b01      	subs	r3, #1
 800676a:	d503      	bpl.n	8006774 <__sfp+0x28>
 800676c:	6833      	ldr	r3, [r6, #0]
 800676e:	b30b      	cbz	r3, 80067b4 <__sfp+0x68>
 8006770:	6836      	ldr	r6, [r6, #0]
 8006772:	e7f7      	b.n	8006764 <__sfp+0x18>
 8006774:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006778:	b9d5      	cbnz	r5, 80067b0 <__sfp+0x64>
 800677a:	4b16      	ldr	r3, [pc, #88]	; (80067d4 <__sfp+0x88>)
 800677c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006780:	60e3      	str	r3, [r4, #12]
 8006782:	6665      	str	r5, [r4, #100]	; 0x64
 8006784:	f7ff fc0e 	bl	8005fa4 <__retarget_lock_init_recursive>
 8006788:	f7ff ff96 	bl	80066b8 <__sfp_lock_release>
 800678c:	2208      	movs	r2, #8
 800678e:	4629      	mov	r1, r5
 8006790:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006794:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006798:	6025      	str	r5, [r4, #0]
 800679a:	61a5      	str	r5, [r4, #24]
 800679c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80067a0:	f7fd fafc 	bl	8003d9c <memset>
 80067a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80067a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80067ac:	4620      	mov	r0, r4
 80067ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067b0:	3468      	adds	r4, #104	; 0x68
 80067b2:	e7d9      	b.n	8006768 <__sfp+0x1c>
 80067b4:	2104      	movs	r1, #4
 80067b6:	4638      	mov	r0, r7
 80067b8:	f7ff ff62 	bl	8006680 <__sfmoreglue>
 80067bc:	4604      	mov	r4, r0
 80067be:	6030      	str	r0, [r6, #0]
 80067c0:	2800      	cmp	r0, #0
 80067c2:	d1d5      	bne.n	8006770 <__sfp+0x24>
 80067c4:	f7ff ff78 	bl	80066b8 <__sfp_lock_release>
 80067c8:	230c      	movs	r3, #12
 80067ca:	603b      	str	r3, [r7, #0]
 80067cc:	e7ee      	b.n	80067ac <__sfp+0x60>
 80067ce:	bf00      	nop
 80067d0:	08006b18 	.word	0x08006b18
 80067d4:	ffff0001 	.word	0xffff0001

080067d8 <_fwalk_reent>:
 80067d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067dc:	4606      	mov	r6, r0
 80067de:	4688      	mov	r8, r1
 80067e0:	2700      	movs	r7, #0
 80067e2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80067e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80067ea:	f1b9 0901 	subs.w	r9, r9, #1
 80067ee:	d505      	bpl.n	80067fc <_fwalk_reent+0x24>
 80067f0:	6824      	ldr	r4, [r4, #0]
 80067f2:	2c00      	cmp	r4, #0
 80067f4:	d1f7      	bne.n	80067e6 <_fwalk_reent+0xe>
 80067f6:	4638      	mov	r0, r7
 80067f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067fc:	89ab      	ldrh	r3, [r5, #12]
 80067fe:	2b01      	cmp	r3, #1
 8006800:	d907      	bls.n	8006812 <_fwalk_reent+0x3a>
 8006802:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006806:	3301      	adds	r3, #1
 8006808:	d003      	beq.n	8006812 <_fwalk_reent+0x3a>
 800680a:	4629      	mov	r1, r5
 800680c:	4630      	mov	r0, r6
 800680e:	47c0      	blx	r8
 8006810:	4307      	orrs	r7, r0
 8006812:	3568      	adds	r5, #104	; 0x68
 8006814:	e7e9      	b.n	80067ea <_fwalk_reent+0x12>

08006816 <__swhatbuf_r>:
 8006816:	b570      	push	{r4, r5, r6, lr}
 8006818:	460e      	mov	r6, r1
 800681a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800681e:	4614      	mov	r4, r2
 8006820:	2900      	cmp	r1, #0
 8006822:	461d      	mov	r5, r3
 8006824:	b096      	sub	sp, #88	; 0x58
 8006826:	da07      	bge.n	8006838 <__swhatbuf_r+0x22>
 8006828:	2300      	movs	r3, #0
 800682a:	602b      	str	r3, [r5, #0]
 800682c:	89b3      	ldrh	r3, [r6, #12]
 800682e:	061a      	lsls	r2, r3, #24
 8006830:	d410      	bmi.n	8006854 <__swhatbuf_r+0x3e>
 8006832:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006836:	e00e      	b.n	8006856 <__swhatbuf_r+0x40>
 8006838:	466a      	mov	r2, sp
 800683a:	f000 f903 	bl	8006a44 <_fstat_r>
 800683e:	2800      	cmp	r0, #0
 8006840:	dbf2      	blt.n	8006828 <__swhatbuf_r+0x12>
 8006842:	9a01      	ldr	r2, [sp, #4]
 8006844:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006848:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800684c:	425a      	negs	r2, r3
 800684e:	415a      	adcs	r2, r3
 8006850:	602a      	str	r2, [r5, #0]
 8006852:	e7ee      	b.n	8006832 <__swhatbuf_r+0x1c>
 8006854:	2340      	movs	r3, #64	; 0x40
 8006856:	2000      	movs	r0, #0
 8006858:	6023      	str	r3, [r4, #0]
 800685a:	b016      	add	sp, #88	; 0x58
 800685c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006860 <__smakebuf_r>:
 8006860:	898b      	ldrh	r3, [r1, #12]
 8006862:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006864:	079d      	lsls	r5, r3, #30
 8006866:	4606      	mov	r6, r0
 8006868:	460c      	mov	r4, r1
 800686a:	d507      	bpl.n	800687c <__smakebuf_r+0x1c>
 800686c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006870:	6023      	str	r3, [r4, #0]
 8006872:	6123      	str	r3, [r4, #16]
 8006874:	2301      	movs	r3, #1
 8006876:	6163      	str	r3, [r4, #20]
 8006878:	b002      	add	sp, #8
 800687a:	bd70      	pop	{r4, r5, r6, pc}
 800687c:	466a      	mov	r2, sp
 800687e:	ab01      	add	r3, sp, #4
 8006880:	f7ff ffc9 	bl	8006816 <__swhatbuf_r>
 8006884:	9900      	ldr	r1, [sp, #0]
 8006886:	4605      	mov	r5, r0
 8006888:	4630      	mov	r0, r6
 800688a:	f7fd fadb 	bl	8003e44 <_malloc_r>
 800688e:	b948      	cbnz	r0, 80068a4 <__smakebuf_r+0x44>
 8006890:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006894:	059a      	lsls	r2, r3, #22
 8006896:	d4ef      	bmi.n	8006878 <__smakebuf_r+0x18>
 8006898:	f023 0303 	bic.w	r3, r3, #3
 800689c:	f043 0302 	orr.w	r3, r3, #2
 80068a0:	81a3      	strh	r3, [r4, #12]
 80068a2:	e7e3      	b.n	800686c <__smakebuf_r+0xc>
 80068a4:	4b0d      	ldr	r3, [pc, #52]	; (80068dc <__smakebuf_r+0x7c>)
 80068a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80068a8:	89a3      	ldrh	r3, [r4, #12]
 80068aa:	6020      	str	r0, [r4, #0]
 80068ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068b0:	81a3      	strh	r3, [r4, #12]
 80068b2:	9b00      	ldr	r3, [sp, #0]
 80068b4:	6120      	str	r0, [r4, #16]
 80068b6:	6163      	str	r3, [r4, #20]
 80068b8:	9b01      	ldr	r3, [sp, #4]
 80068ba:	b15b      	cbz	r3, 80068d4 <__smakebuf_r+0x74>
 80068bc:	4630      	mov	r0, r6
 80068be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068c2:	f000 f8d1 	bl	8006a68 <_isatty_r>
 80068c6:	b128      	cbz	r0, 80068d4 <__smakebuf_r+0x74>
 80068c8:	89a3      	ldrh	r3, [r4, #12]
 80068ca:	f023 0303 	bic.w	r3, r3, #3
 80068ce:	f043 0301 	orr.w	r3, r3, #1
 80068d2:	81a3      	strh	r3, [r4, #12]
 80068d4:	89a0      	ldrh	r0, [r4, #12]
 80068d6:	4305      	orrs	r5, r0
 80068d8:	81a5      	strh	r5, [r4, #12]
 80068da:	e7cd      	b.n	8006878 <__smakebuf_r+0x18>
 80068dc:	08006675 	.word	0x08006675

080068e0 <_malloc_usable_size_r>:
 80068e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068e4:	1f18      	subs	r0, r3, #4
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	bfbc      	itt	lt
 80068ea:	580b      	ldrlt	r3, [r1, r0]
 80068ec:	18c0      	addlt	r0, r0, r3
 80068ee:	4770      	bx	lr

080068f0 <_raise_r>:
 80068f0:	291f      	cmp	r1, #31
 80068f2:	b538      	push	{r3, r4, r5, lr}
 80068f4:	4604      	mov	r4, r0
 80068f6:	460d      	mov	r5, r1
 80068f8:	d904      	bls.n	8006904 <_raise_r+0x14>
 80068fa:	2316      	movs	r3, #22
 80068fc:	6003      	str	r3, [r0, #0]
 80068fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006902:	bd38      	pop	{r3, r4, r5, pc}
 8006904:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006906:	b112      	cbz	r2, 800690e <_raise_r+0x1e>
 8006908:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800690c:	b94b      	cbnz	r3, 8006922 <_raise_r+0x32>
 800690e:	4620      	mov	r0, r4
 8006910:	f000 f830 	bl	8006974 <_getpid_r>
 8006914:	462a      	mov	r2, r5
 8006916:	4601      	mov	r1, r0
 8006918:	4620      	mov	r0, r4
 800691a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800691e:	f000 b817 	b.w	8006950 <_kill_r>
 8006922:	2b01      	cmp	r3, #1
 8006924:	d00a      	beq.n	800693c <_raise_r+0x4c>
 8006926:	1c59      	adds	r1, r3, #1
 8006928:	d103      	bne.n	8006932 <_raise_r+0x42>
 800692a:	2316      	movs	r3, #22
 800692c:	6003      	str	r3, [r0, #0]
 800692e:	2001      	movs	r0, #1
 8006930:	e7e7      	b.n	8006902 <_raise_r+0x12>
 8006932:	2400      	movs	r4, #0
 8006934:	4628      	mov	r0, r5
 8006936:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800693a:	4798      	blx	r3
 800693c:	2000      	movs	r0, #0
 800693e:	e7e0      	b.n	8006902 <_raise_r+0x12>

08006940 <raise>:
 8006940:	4b02      	ldr	r3, [pc, #8]	; (800694c <raise+0xc>)
 8006942:	4601      	mov	r1, r0
 8006944:	6818      	ldr	r0, [r3, #0]
 8006946:	f7ff bfd3 	b.w	80068f0 <_raise_r>
 800694a:	bf00      	nop
 800694c:	20000024 	.word	0x20000024

08006950 <_kill_r>:
 8006950:	b538      	push	{r3, r4, r5, lr}
 8006952:	2300      	movs	r3, #0
 8006954:	4d06      	ldr	r5, [pc, #24]	; (8006970 <_kill_r+0x20>)
 8006956:	4604      	mov	r4, r0
 8006958:	4608      	mov	r0, r1
 800695a:	4611      	mov	r1, r2
 800695c:	602b      	str	r3, [r5, #0]
 800695e:	f7fb f81c 	bl	800199a <_kill>
 8006962:	1c43      	adds	r3, r0, #1
 8006964:	d102      	bne.n	800696c <_kill_r+0x1c>
 8006966:	682b      	ldr	r3, [r5, #0]
 8006968:	b103      	cbz	r3, 800696c <_kill_r+0x1c>
 800696a:	6023      	str	r3, [r4, #0]
 800696c:	bd38      	pop	{r3, r4, r5, pc}
 800696e:	bf00      	nop
 8006970:	20000320 	.word	0x20000320

08006974 <_getpid_r>:
 8006974:	f7fb b80a 	b.w	800198c <_getpid>

08006978 <__sread>:
 8006978:	b510      	push	{r4, lr}
 800697a:	460c      	mov	r4, r1
 800697c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006980:	f000 f894 	bl	8006aac <_read_r>
 8006984:	2800      	cmp	r0, #0
 8006986:	bfab      	itete	ge
 8006988:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800698a:	89a3      	ldrhlt	r3, [r4, #12]
 800698c:	181b      	addge	r3, r3, r0
 800698e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006992:	bfac      	ite	ge
 8006994:	6563      	strge	r3, [r4, #84]	; 0x54
 8006996:	81a3      	strhlt	r3, [r4, #12]
 8006998:	bd10      	pop	{r4, pc}

0800699a <__swrite>:
 800699a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800699e:	461f      	mov	r7, r3
 80069a0:	898b      	ldrh	r3, [r1, #12]
 80069a2:	4605      	mov	r5, r0
 80069a4:	05db      	lsls	r3, r3, #23
 80069a6:	460c      	mov	r4, r1
 80069a8:	4616      	mov	r6, r2
 80069aa:	d505      	bpl.n	80069b8 <__swrite+0x1e>
 80069ac:	2302      	movs	r3, #2
 80069ae:	2200      	movs	r2, #0
 80069b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069b4:	f000 f868 	bl	8006a88 <_lseek_r>
 80069b8:	89a3      	ldrh	r3, [r4, #12]
 80069ba:	4632      	mov	r2, r6
 80069bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80069c0:	81a3      	strh	r3, [r4, #12]
 80069c2:	4628      	mov	r0, r5
 80069c4:	463b      	mov	r3, r7
 80069c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069ce:	f000 b817 	b.w	8006a00 <_write_r>

080069d2 <__sseek>:
 80069d2:	b510      	push	{r4, lr}
 80069d4:	460c      	mov	r4, r1
 80069d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069da:	f000 f855 	bl	8006a88 <_lseek_r>
 80069de:	1c43      	adds	r3, r0, #1
 80069e0:	89a3      	ldrh	r3, [r4, #12]
 80069e2:	bf15      	itete	ne
 80069e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80069e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80069ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80069ee:	81a3      	strheq	r3, [r4, #12]
 80069f0:	bf18      	it	ne
 80069f2:	81a3      	strhne	r3, [r4, #12]
 80069f4:	bd10      	pop	{r4, pc}

080069f6 <__sclose>:
 80069f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069fa:	f000 b813 	b.w	8006a24 <_close_r>
	...

08006a00 <_write_r>:
 8006a00:	b538      	push	{r3, r4, r5, lr}
 8006a02:	4604      	mov	r4, r0
 8006a04:	4608      	mov	r0, r1
 8006a06:	4611      	mov	r1, r2
 8006a08:	2200      	movs	r2, #0
 8006a0a:	4d05      	ldr	r5, [pc, #20]	; (8006a20 <_write_r+0x20>)
 8006a0c:	602a      	str	r2, [r5, #0]
 8006a0e:	461a      	mov	r2, r3
 8006a10:	f7fa fffa 	bl	8001a08 <_write>
 8006a14:	1c43      	adds	r3, r0, #1
 8006a16:	d102      	bne.n	8006a1e <_write_r+0x1e>
 8006a18:	682b      	ldr	r3, [r5, #0]
 8006a1a:	b103      	cbz	r3, 8006a1e <_write_r+0x1e>
 8006a1c:	6023      	str	r3, [r4, #0]
 8006a1e:	bd38      	pop	{r3, r4, r5, pc}
 8006a20:	20000320 	.word	0x20000320

08006a24 <_close_r>:
 8006a24:	b538      	push	{r3, r4, r5, lr}
 8006a26:	2300      	movs	r3, #0
 8006a28:	4d05      	ldr	r5, [pc, #20]	; (8006a40 <_close_r+0x1c>)
 8006a2a:	4604      	mov	r4, r0
 8006a2c:	4608      	mov	r0, r1
 8006a2e:	602b      	str	r3, [r5, #0]
 8006a30:	f7fb f806 	bl	8001a40 <_close>
 8006a34:	1c43      	adds	r3, r0, #1
 8006a36:	d102      	bne.n	8006a3e <_close_r+0x1a>
 8006a38:	682b      	ldr	r3, [r5, #0]
 8006a3a:	b103      	cbz	r3, 8006a3e <_close_r+0x1a>
 8006a3c:	6023      	str	r3, [r4, #0]
 8006a3e:	bd38      	pop	{r3, r4, r5, pc}
 8006a40:	20000320 	.word	0x20000320

08006a44 <_fstat_r>:
 8006a44:	b538      	push	{r3, r4, r5, lr}
 8006a46:	2300      	movs	r3, #0
 8006a48:	4d06      	ldr	r5, [pc, #24]	; (8006a64 <_fstat_r+0x20>)
 8006a4a:	4604      	mov	r4, r0
 8006a4c:	4608      	mov	r0, r1
 8006a4e:	4611      	mov	r1, r2
 8006a50:	602b      	str	r3, [r5, #0]
 8006a52:	f7fb f800 	bl	8001a56 <_fstat>
 8006a56:	1c43      	adds	r3, r0, #1
 8006a58:	d102      	bne.n	8006a60 <_fstat_r+0x1c>
 8006a5a:	682b      	ldr	r3, [r5, #0]
 8006a5c:	b103      	cbz	r3, 8006a60 <_fstat_r+0x1c>
 8006a5e:	6023      	str	r3, [r4, #0]
 8006a60:	bd38      	pop	{r3, r4, r5, pc}
 8006a62:	bf00      	nop
 8006a64:	20000320 	.word	0x20000320

08006a68 <_isatty_r>:
 8006a68:	b538      	push	{r3, r4, r5, lr}
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	4d05      	ldr	r5, [pc, #20]	; (8006a84 <_isatty_r+0x1c>)
 8006a6e:	4604      	mov	r4, r0
 8006a70:	4608      	mov	r0, r1
 8006a72:	602b      	str	r3, [r5, #0]
 8006a74:	f7fa fffe 	bl	8001a74 <_isatty>
 8006a78:	1c43      	adds	r3, r0, #1
 8006a7a:	d102      	bne.n	8006a82 <_isatty_r+0x1a>
 8006a7c:	682b      	ldr	r3, [r5, #0]
 8006a7e:	b103      	cbz	r3, 8006a82 <_isatty_r+0x1a>
 8006a80:	6023      	str	r3, [r4, #0]
 8006a82:	bd38      	pop	{r3, r4, r5, pc}
 8006a84:	20000320 	.word	0x20000320

08006a88 <_lseek_r>:
 8006a88:	b538      	push	{r3, r4, r5, lr}
 8006a8a:	4604      	mov	r4, r0
 8006a8c:	4608      	mov	r0, r1
 8006a8e:	4611      	mov	r1, r2
 8006a90:	2200      	movs	r2, #0
 8006a92:	4d05      	ldr	r5, [pc, #20]	; (8006aa8 <_lseek_r+0x20>)
 8006a94:	602a      	str	r2, [r5, #0]
 8006a96:	461a      	mov	r2, r3
 8006a98:	f7fa fff6 	bl	8001a88 <_lseek>
 8006a9c:	1c43      	adds	r3, r0, #1
 8006a9e:	d102      	bne.n	8006aa6 <_lseek_r+0x1e>
 8006aa0:	682b      	ldr	r3, [r5, #0]
 8006aa2:	b103      	cbz	r3, 8006aa6 <_lseek_r+0x1e>
 8006aa4:	6023      	str	r3, [r4, #0]
 8006aa6:	bd38      	pop	{r3, r4, r5, pc}
 8006aa8:	20000320 	.word	0x20000320

08006aac <_read_r>:
 8006aac:	b538      	push	{r3, r4, r5, lr}
 8006aae:	4604      	mov	r4, r0
 8006ab0:	4608      	mov	r0, r1
 8006ab2:	4611      	mov	r1, r2
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	4d05      	ldr	r5, [pc, #20]	; (8006acc <_read_r+0x20>)
 8006ab8:	602a      	str	r2, [r5, #0]
 8006aba:	461a      	mov	r2, r3
 8006abc:	f7fa ff87 	bl	80019ce <_read>
 8006ac0:	1c43      	adds	r3, r0, #1
 8006ac2:	d102      	bne.n	8006aca <_read_r+0x1e>
 8006ac4:	682b      	ldr	r3, [r5, #0]
 8006ac6:	b103      	cbz	r3, 8006aca <_read_r+0x1e>
 8006ac8:	6023      	str	r3, [r4, #0]
 8006aca:	bd38      	pop	{r3, r4, r5, pc}
 8006acc:	20000320 	.word	0x20000320

08006ad0 <_init>:
 8006ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ad2:	bf00      	nop
 8006ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ad6:	bc08      	pop	{r3}
 8006ad8:	469e      	mov	lr, r3
 8006ada:	4770      	bx	lr

08006adc <_fini>:
 8006adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ade:	bf00      	nop
 8006ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ae2:	bc08      	pop	{r3}
 8006ae4:	469e      	mov	lr, r3
 8006ae6:	4770      	bx	lr
