-- ***********************license start***********************************
-- Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights
-- reserved.
--
--
-- Redistribution and use in source and binary forms, with or without
-- modification, are permitted provided that the following conditions are
-- met:
--
--   * Redistributions of source code must retain the above copyright
--     notice, this list of conditions and the following disclaimer.
--
--   * Redistributions in binary form must reproduce the above
--     copyright notice, this list of conditions and the following
--     disclaimer in the documentation and/or other materials provided
--     with the distribution.
--
--   * Neither the name of Cavium Inc. nor the names of
--     its contributors may be used to endorse or promote products
--     derived from this software without specific prior written
--     permission.
--
-- This Software, including technical data, may be subject to U.S. export
-- control laws, including the U.S. Export Administration Act and its
-- associated regulations, and may be subject to export or import
-- regulations in other countries.
--
-- TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
-- AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR
-- WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
-- TO THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY
-- REPRESENTATION OR DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT
-- DEFECTS, AND CAVIUM SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES
-- OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR
-- PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT,
-- QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK
-- ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
-- **********************license end**************************************

--
-- Map TNS logn names to short CSR names
-- Auto generated, do not edit
--
local tns_map = {
    XP_CNT_CONFIG_ANA_BANK_SCRATCHPAD = {"TNS_SDE_CNT_BKX_SPAD",},
    XP_CNT_CONFIG_ANA_BANK_XP_CNT_BANK_MEM__0 = {"TNS_SDE_CNT_BKX_MEMXDX_WX",},
    XP_CNT_CONFIG_ANA_BANK_XP_CNT_CONFIG_ANA_BANKLOCKREG = {"TNS_SDE_CNT_BKX_LOCK",},
    XP_CNT_CONFIG_ANA_BANK_XP_CNT_CONFIG_BANK_DBG__0 = {"TNS_SDE_CNT_BKX_BK_ECC_CTLX",},
    XP_CNT_CONFIG_ANA_BANK_XP_CNT_CONFIG_BANK_MODE__0 = {"TNS_SDE_CNT_BKX_MODEX",},
    XP_CNT_CONFIG_ANA_BANK_XP_CNT_CONFIG_MODE_POL__0 = {"TNS_SDE_CNT_BKX_MODE_POLX",},
    XP_CNT_CONFIG_ANA_BANK_XP_CNT_CTR_OVFL_INTER__0_ENABLE_HI = {"TNS_SDE_CNT_BKX_FIF_INT_EN_HIX",},
    XP_CNT_CONFIG_ANA_BANK_XP_CNT_CTR_OVFL_INTER__0_ENABLE_LO = {"TNS_SDE_CNT_BKX_FIF_INT_EN_LOX",},
    XP_CNT_CONFIG_ANA_BANK_XP_CNT_CTR_OVFL_INTER__0_FORCE = {"TNS_SDE_CNT_BKX_FIF_INT_FRCX",},
    XP_CNT_CONFIG_ANA_BANK_XP_CNT_CTR_OVFL_INTER__0_STATUS = {"TNS_SDE_CNT_BKX_FIF_INT_W1CX",},
    XP_CNT_CONFIG_ANA_BANK_XP_CNT_CTR_OVFL_STATUS__0 = {"TNS_SDE_CNT_BKX_CTR_OVFL_STAX",},
    XP_CNT_CONFIG_ANA_BANK_XP_CNT_INTR_MEM_ERR__0_ENABLE_HI = {"TNS_SDE_CNT_BKX_ECC_INT_EN_HIX",},
    XP_CNT_CONFIG_ANA_BANK_XP_CNT_INTR_MEM_ERR__0_ENABLE_LO = {"TNS_SDE_CNT_BKX_ECC_INT_EN_LOX",},
    XP_CNT_CONFIG_ANA_BANK_XP_CNT_INTR_MEM_ERR__0_FORCE = {"TNS_SDE_CNT_BKX_ECC_INT_FRCX",},
    XP_CNT_CONFIG_ANA_BANK_XP_CNT_INTR_MEM_ERR__0_STATUS = {"TNS_SDE_CNT_BKX_ECC_INT_W1CX",},
    XP_CNT_CONFIG_CLIENT_INTF_SCRATCHPAD = {"TNS_SDE_CNT_CINF_SPAD",},
    XP_CNT_CONFIG_CLIENT_INTF_XP_CNT_CONFIG_BUCKETIZATION__0 = {"TNS_SDE_CNT_CINF_BCKTX",},
    XP_CNT_CONFIG_CLIENT_INTF_XP_CNT_CONFIG_CLIENT_INTFLOCKREG = {"TNS_SDE_CNT_CINF_LOCK",},
    XP_CNT_CONFIG_CLIENT_INTF_XP_CNT_CONFIG_INTF_TABLE__0 = {"TNS_SDE_CNT_CINF_INTF_TBLX",},
    XP_CNT_CONFIG_CLIENT_INTF_XP_CNT_STATUS_BANK_INTR = {"TNS_SDE_CNT_CINF_INT_RO",},
    XP_CNT_CONFIG_CLIENT_RSLT_CNT_DBG_SEL = {"TNS_SDE_CNT_CRSL_CNT_DBG_SEL",},
    XP_CNT_CONFIG_CLIENT_RSLT_POL_DBG_CTRL__0 = {"TNS_SDE_CNT_CRSL_POL_ECC_CTLX",},
    XP_CNT_CONFIG_CLIENT_RSLT_SCRATCHPAD = {"TNS_SDE_CNT_CRSL_SPAD",},
    XP_CNT_CONFIG_CLIENT_RSLT_XP_CNT_CONFIG_CLIENT_RSLTLOCKREG = {"TNS_SDE_CNT_CRSL_LOCK",},
    XP_CNT_CONFIG_CLIENT_RSLT_XP_CNT_CONFIG_POL_PARAM__0 = {"TNS_SDE_CNT_CRSL_POL_PRMXDX",},
    XP_HDBF_CFG_DBG_SEL = {"TNS_SDE_HDBF_DBG_SEL",},
    XP_HDBF_CFG_ECC_TESTING = {"TNS_SDE_HDBF_ECC_CTL",},
    XP_HDBF_CFG_FL_MONITOR = {"TNS_SDE_HDBF_FL_MON",},
    XP_HDBF_CFG_FL_MON_STATUS = {"TNS_SDE_HDBF_FL_MON_STA",},
    XP_HDBF_CFG_FREELIST_CTL = {"TNS_SDE_HDBF_FLST_CTL",},
    XP_HDBF_CFG_FREELIST_DBG = {"TNS_SDE_HDBF_FLST_DBG",},
    XP_HDBF_CFG_FREE_COUNT = {"TNS_SDE_HDBF_FREE_CT",},
    XP_HDBF_CFG_GENERAL = {"TNS_SDE_HDBF_GEN",},
    XP_HDBF_CFG_HDBF_INT_ENABLE_HI = {"TNS_SDE_HDBF_INT_EN_HI",},
    XP_HDBF_CFG_HDBF_INT_ENABLE_LO = {"TNS_SDE_HDBF_INT_EN_LO",},
    XP_HDBF_CFG_HDBF_INT_FORCE = {"TNS_SDE_HDBF_INT_FRC",},
    XP_HDBF_CFG_HDBF_INT_STATUS = {"TNS_SDE_HDBF_INT_W1C",},
    XP_HDBF_CFG_MEMCTX = {"TNS_SDE_HDBF_MEMCTX_WX",},
    XP_HDBF_CFG_MEMCTX_ADDR = {"TNS_SDE_HDBF_MEMCTX_ADR",},
    XP_HDBF_CFG_MEMMAIN = {"TNS_SDE_HDBF_MEMMAIN_WX",},
    XP_HDBF_CFG_MEMMAIN_ADDR = {"TNS_SDE_HDBF_MEMMAIN_ADR",},
    XP_HDBF_CFG_MRE_BUDGET = {"TNS_SDE_HDBF_MRE_BUDGET",},
    XP_HDBF_CFG_PARSER_BUDGET = {"TNS_SDE_HDBF_PARSER_BUDGET",},
    XP_HDBF_CFG_REQUEST_COUNTS = {"TNS_SDE_HDBF_REQ_CTS",},
    XP_HDBF_CFG_SCRATCHPAD = {"TNS_SDE_HDBF_SPAD",},
    XP_HDBF_CFG_XP_HDBF_CFGLOCKREG = {"TNS_SDE_HDBF_LOCK",},
    XP_ISME_LMKL_SLV_CFG_COR_DIS = {"TNS_SDE_ISME_ECC_CTL_CD",},
    XP_ISME_LMKL_SLV_CFG_FLIP = {"TNS_SDE_ISME_ECC_CTL_FLP",},
    XP_ISME_LMKL_SLV_CFG_LM_LDE__0 = {"TNS_SDE_ISME_CFG_LM_LDEX",},
    XP_ISME_LMKL_SLV_CFG_LM_TILE = {"TNS_SDE_ISME_CFG_LM_TILE",},
    XP_ISME_LMKL_SLV_CFG_LM_TILE_LEFT_MEM = {"TNS_SDE_ISME_LM_TILE_LMEMX_W0","TNS_SDE_ISME_LM_TILE_LMEMX_W1","TNS_SDE_ISME_LM_TILE_LMEMX_W2","TNS_SDE_ISME_LM_TILE_LMEMX_W3","TNS_SDE_ISME_LM_TILE_LMEMX_W4",},
    XP_ISME_LMKL_SLV_CFG_LM_TILE_RIGHT_MEM = {"TNS_SDE_ISME_LM_TILE_RMEMX_W0","TNS_SDE_ISME_LM_TILE_RMEMX_W1","TNS_SDE_ISME_LM_TILE_RMEMX_W2","TNS_SDE_ISME_LM_TILE_RMEMX_W3","TNS_SDE_ISME_LM_TILE_RMEMX_W4",},
    XP_ISME_LMKL_SLV_LMKL_TILE_INTR_ENABLE_HI = {"TNS_SDE_ISME_TILE_INT_EN_HI",},
    XP_ISME_LMKL_SLV_LMKL_TILE_INTR_ENABLE_LO = {"TNS_SDE_ISME_TILE_INT_EN_LO",},
    XP_ISME_LMKL_SLV_LMKL_TILE_INTR_FORCE = {"TNS_SDE_ISME_TILE_INT_FRC",},
    XP_ISME_LMKL_SLV_LMKL_TILE_INTR_STATUS = {"TNS_SDE_ISME_TILE_INT_W1C",},
    XP_ISME_LMKL_SLV_SCRATCHPAD = {"TNS_SDE_ISME_SPAD",},
    XP_ISME_LMKL_SLV_XP_ISME_LMKL_SLVLOCKREG = {"TNS_SDE_ISME_LMKL_LOCK",},
    XP_ISME_ROUTING_SLV_CFG_DBG_SEL = {"TNS_SDE_ISME_RT_CFG_DBG_SEL",},
    XP_ISME_ROUTING_SLV_CFG_FORWARD_MODE = {"TNS_SDE_ISME_RT_FW_MODE",},
    XP_ISME_ROUTING_SLV_CFG_MTRT = {"TNS_SDE_ISME_RT_CFG_MTRTX",},
    XP_ISME_ROUTING_SLV_CFG_UTRT = {"TNS_SDE_ISME_RT_CFG_UTRTX",},
    XP_ISME_ROUTING_SLV_DEBUG_CAPTURE = {"TNS_SDE_ISME_RT_DBG_CPTR",},
    XP_ISME_ROUTING_SLV_DFC_RX_INTR_ENABLE_HI = {"TNS_SDE_ISME_RT_DR_INT_EN_HI",},
    XP_ISME_ROUTING_SLV_DFC_RX_INTR_ENABLE_LO = {"TNS_SDE_ISME_RT_DR_INT_EN_LO",},
    XP_ISME_ROUTING_SLV_DFC_RX_INTR_FORCE = {"TNS_SDE_ISME_RT_DR_INT_FRC",},
    XP_ISME_ROUTING_SLV_DFC_RX_INTR_STATUS = {"TNS_SDE_ISME_RT_DR_INT_W1C",},
    XP_ISME_ROUTING_SLV_SCRATCHPAD = {"TNS_SDE_ISME_RT_SPAD",},
    XP_ISME_ROUTING_SLV_XP_ISME_ROUTING_SLVLOCKREG = {"TNS_SDE_ISME_RT_LOCK",},
    XP_KPU_CFG_KPU_DEBUG = {"TNS_SDE_PE_KPUX_KPU_DBG_W0","TNS_SDE_PE_KPUX_KPU_DBG_W1","TNS_SDE_PE_KPUX_KPU_DBG_W2",},
    XP_KPU_CFG_KPU_ECC_CTRL = {"TNS_SDE_PE_KPUX_KPU_ECC_CTL",},
    XP_KPU_CFG_KPU_SRAM = {"TNS_SDE_PE_KPUX_KPU_SRAMX_W0","TNS_SDE_PE_KPUX_KPU_SRAMX_W1",},
    XP_KPU_CFG_KPU_TCAM_DATA = {"TNS_SDE_PE_KPUX_TCAM_DATX",},
    XP_KPU_CFG_KPU_TCAM_DATA_MASK = {"TNS_SDE_PE_KPUX_TCAM_DMSKX_W0","TNS_SDE_PE_KPUX_TCAM_DMSKX_W1","TNS_SDE_PE_KPUX_TCAM_DMSKX_W2","TNS_SDE_PE_KPUX_TCAM_DMSKX_W3","TNS_SDE_PE_KPUX_TCAM_DMSKX_W4","TNS_SDE_PE_KPUX_TCAM_DMSKX_W5","TNS_SDE_PE_KPUX_TCAM_DMSKX_W6",},
    XP_KPU_CFG_KPU_TCAM_MASK = {"TNS_SDE_PE_KPUX_TCAM_MASKX",},
    XP_KPU_CFG_SCRATCHPAD = {"TNS_SDE_PE_KPUX_SPAD",},
    XP_KPU_CFG_XP_KPU_CFGLOCKREG = {"TNS_SDE_PE_KPUX_LOCK",},
    XP_LAYERCMD_CFG_CANONCMDS = {"TNS_SDE_PE_LCMD_CNNCMDX",},
    XP_LAYERCMD_CFG_CMDINFO = {"TNS_SDE_PE_LCMD_CMDINFO_W0","TNS_SDE_PE_LCMD_CMDINFO_W1","TNS_SDE_PE_LCMD_CMDINFO_W2","TNS_SDE_PE_LCMD_CMDINFO_W3",},
    XP_LAYERCMD_CFG_ERRORBODYPTR = {"TNS_SDE_PE_LCMD_ERRORBODYPTR",},
    XP_LAYERCMD_CFG_ETHERNETCTRL = {"TNS_SDE_PE_LCMD_ETHERNETCTRLX",},
    XP_LAYERCMD_CFG_HASHCMDS = {"TNS_SDE_PE_LCMD_HASHCMDSX_W0","TNS_SDE_PE_LCMD_HASHCMDSX_W1","TNS_SDE_PE_LCMD_HASHCMDSX_W2",},
    XP_LAYERCMD_CFG_HASHCTRL = {"TNS_SDE_PE_LCMD_HASHCTRL_W0","TNS_SDE_PE_LCMD_HASHCTRL_W1",},
    XP_LAYERCMD_CFG_HEADER_MEM_DATA = {"TNS_SDE_PE_LCMD_HMEM_DAT_WX",},
    XP_LAYERCMD_CFG_INFO_MEM_DATA = {"TNS_SDE_PE_LCMD_IMEM_DAT_W0","TNS_SDE_PE_LCMD_IMEM_DAT_W1","TNS_SDE_PE_LCMD_IMEM_DAT_W2","TNS_SDE_PE_LCMD_IMEM_DAT_W3","TNS_SDE_PE_LCMD_IMEM_DAT_W4","TNS_SDE_PE_LCMD_IMEM_DAT_W5","TNS_SDE_PE_LCMD_IMEM_DAT_W6","TNS_SDE_PE_LCMD_IMEM_DAT_W7",},
    XP_LAYERCMD_CFG_ITT = {"TNS_SDE_PE_LCMD_ITTX_W0","TNS_SDE_PE_LCMD_ITTX_W1","TNS_SDE_PE_LCMD_ITTX_W2","TNS_SDE_PE_LCMD_ITTX_W3","TNS_SDE_PE_LCMD_ITTX_W4",},
    XP_LAYERCMD_CFG_LAYERCMD_CTRL = {"TNS_SDE_PE_LCMD_CTL_W0","TNS_SDE_PE_LCMD_CTL_W1","TNS_SDE_PE_LCMD_CTL_W2",},
    XP_LAYERCMD_CFG_LAYERCMD_STATUS = {"TNS_SDE_PE_LCMD_STA_W0","TNS_SDE_PE_LCMD_STA_W1","TNS_SDE_PE_LCMD_STA_W2","TNS_SDE_PE_LCMD_STA_W3","TNS_SDE_PE_LCMD_STA_W4","TNS_SDE_PE_LCMD_STA_W5","TNS_SDE_PE_LCMD_STA_W6",},
    XP_LAYERCMD_CFG_LAYERSPLITCMD = {"TNS_SDE_PE_LCMD_LSPLITCMDX",},
    XP_LAYERCMD_CFG_LAYERTOKENCMDS = {"TNS_SDE_PE_LCMD_LTOKENCMDX_W0","TNS_SDE_PE_LCMD_LTOKENCMDX_W1","TNS_SDE_PE_LCMD_LTOKENCMDX_W2",},
    XP_LAYERCMD_CFG_MAC2ROUTER_DATA = {"TNS_SDE_PE_LCMD_M2R_DATX",},
    XP_LAYERCMD_CFG_MAC2ROUTER_DATA_MASK = {"TNS_SDE_PE_LCMD_M2R_DMSKX_W0","TNS_SDE_PE_LCMD_M2R_DMSKX_W1","TNS_SDE_PE_LCMD_M2R_DMSKX_W2","TNS_SDE_PE_LCMD_M2R_DMSKX_W3","TNS_SDE_PE_LCMD_M2R_DMSKX_W4",},
    XP_LAYERCMD_CFG_MAC2ROUTER_DEBUG = {"TNS_SDE_PE_LCMD_M2R_DBG_W0","TNS_SDE_PE_LCMD_M2R_DBG_W1","TNS_SDE_PE_LCMD_M2R_DBG_W2",},
    XP_LAYERCMD_CFG_MAC2ROUTER_MASK = {"TNS_SDE_PE_LCMD_M2R_MASKX",},
    XP_LAYERCMD_CFG_MAC2ROUTER_MEM = {"TNS_SDE_PE_LCMD_M2R_MEMX",},
    XP_LAYERCMD_CFG_MEM_ECC_CTRL = {"TNS_SDE_PE_LCMD_MEM_ECC_CTL",},
    XP_LAYERCMD_CFG_NEXTENGINE = {"TNS_SDE_PE_LCMD_NENGX_W0","TNS_SDE_PE_LCMD_NENGX_W1","TNS_SDE_PE_LCMD_NENGX_W2",},
    XP_LAYERCMD_CFG_PARSER_DBG_SEL = {"TNS_SDE_PE_LCMD_PRSR_DBG_SEL",},
    XP_LAYERCMD_CFG_PINDEX2PORT = {"TNS_SDE_PE_LCMD_PINDEX2PORTX",},
    XP_LAYERCMD_CFG_QOS = {"TNS_SDE_PE_LCMD_QOSX",},
    XP_LAYERCMD_CFG_SCRATCHPAD = {"TNS_SDE_PE_LCMD_SPAD",},
    XP_LAYERCMD_CFG_TEMPLATEID_DATA = {"TNS_SDE_PE_LCMD_TID_DATX",},
    XP_LAYERCMD_CFG_TEMPLATEID_DATA_MASK = {"TNS_SDE_PE_LCMD_TID_DMSKX_W0","TNS_SDE_PE_LCMD_TID_DMSKX_W1","TNS_SDE_PE_LCMD_TID_DMSKX_W2","TNS_SDE_PE_LCMD_TID_DMSKX_W3","TNS_SDE_PE_LCMD_TID_DMSKX_W4",},
    XP_LAYERCMD_CFG_TEMPLATEID_DEBUG = {"TNS_SDE_PE_LCMD_TID_DBG",},
    XP_LAYERCMD_CFG_TEMPLATEID_MASK = {"TNS_SDE_PE_LCMD_TID_MASKX",},
    XP_LAYERCMD_CFG_TOKENCMDS = {"TNS_SDE_PE_LCMD_TOKENCMDSX",},
    XP_LAYERCMD_CFG_XP_LAYERCMD_CFGLOCKREG = {"TNS_SDE_PE_LCMD_LOCK",},
    XP_LDE_KFCP_CLOUD_SLV_CFG_KFCP_STAGE0_BYPASSMUX_DYNAMIC_MUX = {"TNS_SDE_LDEX_KFCP0_BYPM_DMUX",},
    XP_LDE_KFCP_CLOUD_SLV_CFG_KFCP_STAGE0_MUXLUT_DYNAMIC_LUT = {"TNS_SDE_LDEX_KFCP0_ML_DLUT",},
    XP_LDE_KFCP_CLOUD_SLV_CFG_KFCP_STAGE0_MUXLUT_DYNAMIC_MUX = {"TNS_SDE_LDEX_KFCP0_ML_DMUX",},
    XP_LDE_KFCP_CLOUD_SLV_CFG_KFCP_STAGE1_BYPASSMUX_DYNAMIC_MUX = {"TNS_SDE_LDEX_KFCP1_BYPM_DMUX",},
    XP_LDE_KFCP_CLOUD_SLV_CFG_KFCP_STAGE1_MUXLUT_DYNAMIC_LUT = {"TNS_SDE_LDEX_KFCP1_ML_DLUT_WX",},
    XP_LDE_KFCP_CLOUD_SLV_CFG_KFCP_STAGE1_MUXLUT_DYNAMIC_MUX = {"TNS_SDE_LDEX_KFCP1_ML_DMUX_W0","TNS_SDE_LDEX_KFCP1_ML_DMUX_W1",},
    XP_LDE_KFCP_CLOUD_SLV_CFG_KFCP_STAGE2_MUXLUT_DYNAMIC_LUT = {"TNS_SDE_LDEX_KFCP2_ML_DLUT",},
    XP_LDE_KFCP_CLOUD_SLV_CFG_KFCP_STAGE2_MUXLUT_DYNAMIC_MUX = {"TNS_SDE_LDEX_KFCP2_ML_DMUX",},
    XP_LDE_KFCP_CLOUD_SLV_DEBUG_KFCP_BITS_EXTRACT_INFO = {"TNS_SDE_LDEX_DBG_KFCP_BITS_W0","TNS_SDE_LDEX_DBG_KFCP_BITS_W1","TNS_SDE_LDEX_DBG_KFCP_BITS_W2",},
    XP_LDE_KFCP_CLOUD_SLV_DEBUG_KFCP_MUXLUT_CLOUD_INFO = {"TNS_SDE_LDEX_DBG_KFCP_MLCD_W0","TNS_SDE_LDEX_DBG_KFCP_MLCD_W1",},
    XP_LDE_KFCP_CLOUD_SLV_KFCP_INTR_ENABLE_HI = {"TNS_SDE_LDEX_KFCP_INT_EN_HI",},
    XP_LDE_KFCP_CLOUD_SLV_KFCP_INTR_ENABLE_LO = {"TNS_SDE_LDEX_KFCP_INT_EN_LO",},
    XP_LDE_KFCP_CLOUD_SLV_KFCP_INTR_FORCE = {"TNS_SDE_LDEX_KFCP_INT_FRC",},
    XP_LDE_KFCP_CLOUD_SLV_KFCP_INTR_STATUS = {"TNS_SDE_LDEX_KFCP_INT_W1C",},
    XP_LDE_KFCP_CLOUD_SLV_SCRATCHPAD = {"TNS_SDE_LDEX_KFCP_CLOUD_SPAD",},
    XP_LDE_KFCP_CLOUD_SLV_XP_LDE_KFCP_CLOUD_SLVLOCKREG = {"TNS_SDE_LDEX_KFCP_CLOUD_LOCK",},
    XP_LDE_KFIT_SLV_CFG_KFITS_INDEX_SEL = {"TNS_SDE_LDEX_CFG_KFITS_IDX",},
    XP_LDE_KFIT_SLV_CFG_KFIT_0 = {"TNS_SDE_LDEX_CFG_KFIT0X_W0","TNS_SDE_LDEX_CFG_KFIT0X_W1","TNS_SDE_LDEX_CFG_KFIT0X_W2",},
    XP_LDE_KFIT_SLV_CFG_KFIT_1 = {"TNS_SDE_LDEX_CFG_KFIT1X_W0","TNS_SDE_LDEX_CFG_KFIT1X_W1","TNS_SDE_LDEX_CFG_KFIT1X_W2",},
    XP_LDE_KFIT_SLV_CFG_KFIT_2 = {"TNS_SDE_LDEX_CFG_KFIT2X_W0","TNS_SDE_LDEX_CFG_KFIT2X_W1","TNS_SDE_LDEX_CFG_KFIT2X_W2",},
    XP_LDE_KFIT_SLV_CFG_KFIT_3 = {"TNS_SDE_LDEX_CFG_KFIT3X_W0","TNS_SDE_LDEX_CFG_KFIT3X_W1","TNS_SDE_LDEX_CFG_KFIT3X_W2",},
    XP_LDE_KFIT_SLV_CFG_KFIT_4 = {"TNS_SDE_LDEX_CFG_KFIT4X_W0","TNS_SDE_LDEX_CFG_KFIT4X_W1","TNS_SDE_LDEX_CFG_KFIT4X_W2",},
    XP_LDE_KFIT_SLV_CFG_KFIT_5 = {"TNS_SDE_LDEX_CFG_KFIT5X_W0","TNS_SDE_LDEX_CFG_KFIT5X_W1","TNS_SDE_LDEX_CFG_KFIT5X_W2",},
    XP_LDE_KFIT_SLV_CFG_KFIT_6 = {"TNS_SDE_LDEX_CFG_KFIT6X",},
    XP_LDE_KFIT_SLV_DEBUG_KFCP_KFIT_INFO = {"TNS_SDE_LDEX_DBG_KFCP_KFIT",},
    XP_LDE_KFIT_SLV_SCRATCHPAD = {"TNS_SDE_LDEX_KFIT_SPAD",},
    XP_LDE_KFIT_SLV_XP_LDE_KFIT_SLVLOCKREG = {"TNS_SDE_LDEX_KFIT_LOCK",},
    XP_LDE_KFMISC_SLV_CFG_COR_DIS = {"TNS_SDE_LDEX_KFM_ECC_CTL_CD",},
    XP_LDE_KFMISC_SLV_CFG_FLIP_DB_ECC = {"TNS_SDE_LDEX_KFM_ECC_CTL_FD",},
    XP_LDE_KFMISC_SLV_CFG_FLIP_SB_ECC = {"TNS_SDE_LDEX_KFM_ECC_CTL_FS",},
    XP_LDE_KFMISC_SLV_CFG_LDEA_DBG_SEL = {"TNS_SDE_LDEX_CFG_LDEA_DBG_SEL",},
    XP_LDE_KFMISC_SLV_CFG_MAX_OUTSTD_SE_REQS = {"TNS_SDE_LDEX_CFG_MAX_SE_REQS",},
    XP_LDE_KFMISC_SLV_CFG_MERGE_MODE = {"TNS_SDE_LDEX_CFG_MERGE_MODE",},
    XP_LDE_KFMISC_SLV_CFG_TPL_TABLE = {"TNS_SDE_LDEX_CFG_TPL_TBLX_W0","TNS_SDE_LDEX_CFG_TPL_TBLX_W1","TNS_SDE_LDEX_CFG_TPL_TBLX_W2",},
    XP_LDE_KFMISC_SLV_DEBUG_CAPTURE = {"TNS_SDE_LDEX_KFMISC_DBG_CPTR",},
    XP_LDE_KFMISC_SLV_DEBUG_INPUT_FIFO_INFO = {"TNS_SDE_LDEX_DBG_IFIF",},
    XP_LDE_KFMISC_SLV_DEBUG_KFDP_CORE_INFO = {"TNS_SDE_LDEX_DBG_KFDP_CORE",},
    XP_LDE_KFMISC_SLV_DEBUG_KFDP_REQID_GEN_INFO = {"TNS_SDE_LDEX_DBG_KFDP_RIDG",},
    XP_LDE_KFMISC_SLV_DEBUG_TEMPLATE_TABLE_INFO = {"TNS_SDE_LDEX_DBG_TMP_TBL",},
    XP_LDE_KFMISC_SLV_KFDP_INTR_ENABLE_HI = {"TNS_SDE_LDEX_KFDP_INT_EN_HI",},
    XP_LDE_KFMISC_SLV_KFDP_INTR_ENABLE_LO = {"TNS_SDE_LDEX_KFDP_INT_EN_LO",},
    XP_LDE_KFMISC_SLV_KFDP_INTR_FORCE = {"TNS_SDE_LDEX_KFDP_INT_FRC",},
    XP_LDE_KFMISC_SLV_KFDP_INTR_STATUS = {"TNS_SDE_LDEX_KFDP_INT_W1C",},
    XP_LDE_KFMISC_SLV_LDEA_TOP_INTR_ENABLE_HI = {"TNS_SDE_LDEX_LDEA_INT_EN_HI",},
    XP_LDE_KFMISC_SLV_LDEA_TOP_INTR_ENABLE_LO = {"TNS_SDE_LDEX_LDEA_INT_EN_LO",},
    XP_LDE_KFMISC_SLV_LDEA_TOP_INTR_FORCE = {"TNS_SDE_LDEX_LDEA_INT_FRC",},
    XP_LDE_KFMISC_SLV_LDEA_TOP_INTR_STATUS = {"TNS_SDE_LDEX_LDEA_INT_W1C",},
    XP_LDE_KFMISC_SLV_SCRATCHPAD = {"TNS_SDE_LDEX_KFMISC_SPAD",},
    XP_LDE_KFMISC_SLV_TLOM_INTR_ENABLE_HI = {"TNS_SDE_LDEX_TLOM_INT_EN_HI",},
    XP_LDE_KFMISC_SLV_TLOM_INTR_ENABLE_LO = {"TNS_SDE_LDEX_TLOM_INT_EN_LO",},
    XP_LDE_KFMISC_SLV_TLOM_INTR_FORCE = {"TNS_SDE_LDEX_TLOM_INT_FRC",},
    XP_LDE_KFMISC_SLV_TLOM_INTR_STATUS = {"TNS_SDE_LDEX_TLOM_INT_W1C",},
    XP_LDE_KFMISC_SLV_XP_LDE_KFMISC_SLVLOCKREG = {"TNS_SDE_LDEX_KFMISC_LOCK",},
    XP_LDE_MERGER_SLV_CFG_COR_DIS = {"TNS_SDE_LDEX_MGR_ECC_CTL_CD",},
    XP_LDE_MERGER_SLV_CFG_FLIP_DB_ECC = {"TNS_SDE_LDEX_MGR_ECC_CTL_FD",},
    XP_LDE_MERGER_SLV_CFG_FLIP_SB_ECC = {"TNS_SDE_LDEX_MGR_ECC_CTL_FS",},
    XP_LDE_MERGER_SLV_CFG_LDE_TYPE = {"TNS_SDE_LDEX_MGR_LDE_TYPE",},
    XP_LDE_MERGER_SLV_CFG_PRFL_TABLE = {"TNS_SDE_LDEX_CFG_PRFL_TBLX",},
    XP_LDE_MERGER_SLV_CFG_SE_TIMEOUT_CYCLES = {"TNS_SDE_LDEX_CFG_SE_TO_CY",},
    XP_LDE_MERGER_SLV_CFG_SE_TIMEOUT_FORWARDING_ENABLE = {"TNS_SDE_LDEX_CFG_SE_TO_FW_EN",},
    XP_LDE_MERGER_SLV_DEBUG_MERGER_INFO = {"TNS_SDE_LDEX_DBG_MGR_INFO_W0","TNS_SDE_LDEX_DBG_MGR_INFO_W1",},
    XP_LDE_MERGER_SLV_MERGER_INTR_ENABLE_HI = {"TNS_SDE_LDEX_MGR_INT_EN_HI",},
    XP_LDE_MERGER_SLV_MERGER_INTR_ENABLE_LO = {"TNS_SDE_LDEX_MGR_INT_EN_LO",},
    XP_LDE_MERGER_SLV_MERGER_INTR_FORCE = {"TNS_SDE_LDEX_MGR_INT_FRC",},
    XP_LDE_MERGER_SLV_MERGER_INTR_STATUS = {"TNS_SDE_LDEX_MGR_INT_W1C",},
    XP_LDE_MERGER_SLV_SCRATCHPAD = {"TNS_SDE_LDEX_MGR_SPAD",},
    XP_LDE_MERGER_SLV_XP_LDE_MERGER_SLVLOCKREG = {"TNS_SDE_LDEX_MGR_LOCK",},
    XP_LDE_OFCP_CLOUD_SLV_CFG_OFCP_MUXXOR_DYNAMIC = {"TNS_SDE_LDEX_OFCP_MXXR_DYN",},
    XP_LDE_OFCP_CLOUD_SLV_CFG_OFCP_STAGE0_BYPASSMUX_DYNAMIC_MUX = {"TNS_SDE_LDEX_OFCP0_BYPM_DMUX",},
    XP_LDE_OFCP_CLOUD_SLV_CFG_OFCP_STAGE0_MUXLUT_DYNAMIC_LUT = {"TNS_SDE_LDEX_OFCP0_ML_DLUT",},
    XP_LDE_OFCP_CLOUD_SLV_CFG_OFCP_STAGE0_MUXLUT_DYNAMIC_MUX = {"TNS_SDE_LDEX_OFCP0_ML_DMUX",},
    XP_LDE_OFCP_CLOUD_SLV_CFG_OFCP_STAGE1_BYPASSMUX_DYNAMIC_MUX = {"TNS_SDE_LDEX_OFCP1_BYPM_DMUX",},
    XP_LDE_OFCP_CLOUD_SLV_CFG_OFCP_STAGE1_MUXLUT_DYNAMIC_LUT = {"TNS_SDE_LDEX_OFCP1_ML_DLUT_WX",},
    XP_LDE_OFCP_CLOUD_SLV_CFG_OFCP_STAGE1_MUXLUT_DYNAMIC_MUX = {"TNS_SDE_LDEX_OFCP1_ML_DMUX_W0","TNS_SDE_LDEX_OFCP1_ML_DMUX_W1",},
    XP_LDE_OFCP_CLOUD_SLV_CFG_OFCP_STAGE2_BYPASSMUX_DYNAMIC_MUX = {"TNS_SDE_LDEX_OFCP2_BYPM_DMUX",},
    XP_LDE_OFCP_CLOUD_SLV_CFG_OFCP_STAGE2_MUXLUT_DYNAMIC_LUT = {"TNS_SDE_LDEX_OFCP2_ML_DLUT",},
    XP_LDE_OFCP_CLOUD_SLV_CFG_OFCP_STAGE2_MUXLUT_DYNAMIC_MUX = {"TNS_SDE_LDEX_OFCP2_ML_DMUX",},
    XP_LDE_OFCP_CLOUD_SLV_CFG_OFCP_STAGE3_BYPASSMUX_DYNAMIC_MUX = {"TNS_SDE_LDEX_OFCP3_BYPM_DMUX",},
    XP_LDE_OFCP_CLOUD_SLV_CFG_OFCP_STAGE3_MUXLUT_DYNAMIC_LUT = {"TNS_SDE_LDEX_OFCP3_ML_DLUT_WX",},
    XP_LDE_OFCP_CLOUD_SLV_CFG_OFCP_STAGE3_MUXLUT_DYNAMIC_MUX = {"TNS_SDE_LDEX_OFCP3_ML_DMUX_W0","TNS_SDE_LDEX_OFCP3_ML_DMUX_W1",},
    XP_LDE_OFCP_CLOUD_SLV_CFG_OFCP_STAGE4_MUXLUT_DYNAMIC_LUT = {"TNS_SDE_LDEX_OFCP4_ML_DLUT",},
    XP_LDE_OFCP_CLOUD_SLV_CFG_OFCP_STAGE4_MUXLUT_DYNAMIC_MUX = {"TNS_SDE_LDEX_OFCP4_ML_DMUX",},
    XP_LDE_OFCP_CLOUD_SLV_DEBUG_OFCP_BITS_EXTRACT_INFO = {"TNS_SDE_LDEX_DBG_OFCP_BITS",},
    XP_LDE_OFCP_CLOUD_SLV_DEBUG_OFCP_MUXLUT_CLOUD_INFO = {"TNS_SDE_LDEX_DBG_OFCP_MLCD_W0","TNS_SDE_LDEX_DBG_OFCP_MLCD_W1","TNS_SDE_LDEX_DBG_OFCP_MLCD_W2",},
    XP_LDE_OFCP_CLOUD_SLV_DEBUG_OFCP_MUXXOR_CLOUD_INFO = {"TNS_SDE_LDEX_DBG_OFCP_MXCD",},
    XP_LDE_OFCP_CLOUD_SLV_OFCP_INTR_ENABLE_HI = {"TNS_SDE_LDEX_OFCP_INT_EN_HI",},
    XP_LDE_OFCP_CLOUD_SLV_OFCP_INTR_ENABLE_LO = {"TNS_SDE_LDEX_OFCP_INT_EN_LO",},
    XP_LDE_OFCP_CLOUD_SLV_OFCP_INTR_FORCE = {"TNS_SDE_LDEX_OFCP_INT_FRC",},
    XP_LDE_OFCP_CLOUD_SLV_OFCP_INTR_STATUS = {"TNS_SDE_LDEX_OFCP_INT_W1C",},
    XP_LDE_OFCP_CLOUD_SLV_SCRATCHPAD = {"TNS_SDE_LDEX_OFCP_CLOUD_SPAD",},
    XP_LDE_OFCP_CLOUD_SLV_XP_LDE_OFCP_CLOUD_SLVLOCKREG = {"TNS_SDE_LDEX_OFCP_CLOUD_LOCK",},
    XP_LDE_OFIT_SLV_CFG_OFITS_INDEX_SEL = {"TNS_SDE_LDEX_CFG_OFITS_IDX",},
    XP_LDE_OFIT_SLV_CFG_OFIT_0 = {"TNS_SDE_LDEX_CFG_OFIT0X_W0","TNS_SDE_LDEX_CFG_OFIT0X_W1","TNS_SDE_LDEX_CFG_OFIT0X_W2",},
    XP_LDE_OFIT_SLV_CFG_OFIT_1 = {"TNS_SDE_LDEX_CFG_OFIT1X",},
    XP_LDE_OFIT_SLV_CFG_OFIT_2 = {"TNS_SDE_LDEX_CFG_OFIT2X",},
    XP_LDE_OFIT_SLV_CFG_OFIT_3 = {"TNS_SDE_LDEX_CFG_OFIT3X_W0","TNS_SDE_LDEX_CFG_OFIT3X_W1",},
    XP_LDE_OFIT_SLV_CFG_OFIT_4 = {"TNS_SDE_LDEX_CFG_OFIT4X_W0","TNS_SDE_LDEX_CFG_OFIT4X_W1","TNS_SDE_LDEX_CFG_OFIT4X_W2",},
    XP_LDE_OFIT_SLV_CFG_OFIT_5 = {"TNS_SDE_LDEX_CFG_OFIT5X_W0","TNS_SDE_LDEX_CFG_OFIT5X_W1","TNS_SDE_LDEX_CFG_OFIT5X_W10","TNS_SDE_LDEX_CFG_OFIT5X_W2","TNS_SDE_LDEX_CFG_OFIT5X_W3","TNS_SDE_LDEX_CFG_OFIT5X_W4","TNS_SDE_LDEX_CFG_OFIT5X_W5","TNS_SDE_LDEX_CFG_OFIT5X_W6","TNS_SDE_LDEX_CFG_OFIT5X_W7","TNS_SDE_LDEX_CFG_OFIT5X_W8","TNS_SDE_LDEX_CFG_OFIT5X_W9",},
    XP_LDE_OFIT_SLV_CFG_OFIT_6 = {"TNS_SDE_LDEX_CFG_OFIT6X_W0","TNS_SDE_LDEX_CFG_OFIT6X_W1","TNS_SDE_LDEX_CFG_OFIT6X_W2",},
    XP_LDE_OFIT_SLV_CFG_OFIT_7 = {"TNS_SDE_LDEX_CFG_OFIT7X_W0","TNS_SDE_LDEX_CFG_OFIT7X_W1","TNS_SDE_LDEX_CFG_OFIT7X_W2",},
    XP_LDE_OFIT_SLV_CFG_OFIT_8 = {"TNS_SDE_LDEX_CFG_OFIT8X_W0","TNS_SDE_LDEX_CFG_OFIT8X_W1","TNS_SDE_LDEX_CFG_OFIT8X_W2","TNS_SDE_LDEX_CFG_OFIT8X_W3","TNS_SDE_LDEX_CFG_OFIT8X_W4",},
    XP_LDE_OFIT_SLV_CFG_OFIT_9 = {"TNS_SDE_LDEX_CFG_OFIT9X_W0","TNS_SDE_LDEX_CFG_OFIT9X_W1","TNS_SDE_LDEX_CFG_OFIT9X_W2","TNS_SDE_LDEX_CFG_OFIT9X_W3","TNS_SDE_LDEX_CFG_OFIT9X_W4",},
    XP_LDE_OFIT_SLV_DEBUG_OFCP_OFIT_INFO = {"TNS_SDE_LDEX_DBG_OFCP_OFIT_W0","TNS_SDE_LDEX_DBG_OFCP_OFIT_W1","TNS_SDE_LDEX_DBG_OFCP_OFIT_W2",},
    XP_LDE_OFIT_SLV_SCRATCHPAD = {"TNS_SDE_LDEX_OFIT_SPAD",},
    XP_LDE_OFIT_SLV_XP_LDE_OFIT_SLVLOCKREG = {"TNS_SDE_LDEX_OFIT_LOCK",},
    XP_LDE_OFMISC_SLV_ACMRH_INTR_ENABLE_HI = {"TNS_SDE_LDEX_ACMRH_INT_EN_HI",},
    XP_LDE_OFMISC_SLV_ACMRH_INTR_ENABLE_LO = {"TNS_SDE_LDEX_ACMRH_INT_EN_LO",},
    XP_LDE_OFMISC_SLV_ACMRH_INTR_FORCE = {"TNS_SDE_LDEX_ACMRH_INT_FRC",},
    XP_LDE_OFMISC_SLV_ACMRH_INTR_STATUS = {"TNS_SDE_LDEX_ACMRH_INT_W1C",},
    XP_LDE_OFMISC_SLV_CFG_ACM_BYPASS_MODE = {"TNS_SDE_LDEX_CFG_ACM_BP_MODE",},
    XP_LDE_OFMISC_SLV_CFG_ACM_FULL_MIRRORBITMASK_EN = {"TNS_SDE_LDEX_CFG_ACM_FMBM_EN",},
    XP_LDE_OFMISC_SLV_CFG_ACM_FULL_MIRRORBITMASK_INDEX = {"TNS_SDE_LDEX_CFG_ACM_FMBM_IDX",},
    XP_LDE_OFMISC_SLV_CFG_ACM_FULL_NEXTENGINE = {"TNS_SDE_LDEX_CFG_ACM_FNENG",},
    XP_LDE_OFMISC_SLV_CFG_ACM_FULL_PKTCMD_IS_COPY2CPU = {"TNS_SDE_LDEX_CFG_ACM_FPCMD_CP",},
    XP_LDE_OFMISC_SLV_CFG_ACM_FULL_PKTCMD_IS_DROP = {"TNS_SDE_LDEX_CFG_ACM_FPCMD_DP",},
    XP_LDE_OFMISC_SLV_CFG_ACM_FULL_PKTCMD_IS_FWD = {"TNS_SDE_LDEX_CFG_ACM_FPCMD_FW",},
    XP_LDE_OFMISC_SLV_CFG_ACM_FULL_PKTCMD_IS_TRAP2CPU = {"TNS_SDE_LDEX_CFG_ACM_FPCMD_TR",},
    XP_LDE_OFMISC_SLV_CFG_ACM_FULL_REASONCODE = {"TNS_SDE_LDEX_CFG_ACM_FRCOD",},
    XP_LDE_OFMISC_SLV_CFG_ACM_LANE__0 = {"TNS_SDE_LDEX_CFG_ACM_LANEX",},
    XP_LDE_OFMISC_SLV_CFG_ACM_TIMEOUT_CYCLES = {"TNS_SDE_LDEX_CFG_ACM_TO_CY",},
    XP_LDE_OFMISC_SLV_CFG_ACM_TIMEOUT_FORWARDING_ENABLE = {"TNS_SDE_LDEX_CFG_ACM_TO_FW_EN",},
    XP_LDE_OFMISC_SLV_CFG_LDEB_DBG_SEL = {"TNS_SDE_LDEX_CFG_LDEB_DBG_SEL",},
    XP_LDE_OFMISC_SLV_CFG_LDE_ADDR = {"TNS_SDE_LDEX_CFG_LDE_ADR",},
    XP_LDE_OFMISC_SLV_CFG_LDE_TYPE = {"TNS_SDE_LDEX_CFG_LDE_TYPE",},
    XP_LDE_OFMISC_SLV_CFG_MAX_OUTSTD_ACM_REQS = {"TNS_SDE_LDEX_CFG_MAX_ACM_REQS",},
    XP_LDE_OFMISC_SLV_CFG_POL_DROP_MIRRORBITMASK_EN = {"TNS_SDE_LDEX_CFG_POL_DMBM_EN",},
    XP_LDE_OFMISC_SLV_CFG_POL_DROP_MIRRORBITMASK_INDEX = {"TNS_SDE_LDEX_CFG_POL_DMBM_IDX",},
    XP_LDE_OFMISC_SLV_CFG_POL_DROP_NEXTENGINE = {"TNS_SDE_LDEX_CFG_POL_DNENG",},
    XP_LDE_OFMISC_SLV_CFG_POL_DROP_PKTCMD_IS_COPY2CPU = {"TNS_SDE_LDEX_CFG_POL_DPCMD_CP",},
    XP_LDE_OFMISC_SLV_CFG_POL_DROP_PKTCMD_IS_DROP = {"TNS_SDE_LDEX_CFG_POL_DPCMD_DP",},
    XP_LDE_OFMISC_SLV_CFG_POL_DROP_PKTCMD_IS_FWD = {"TNS_SDE_LDEX_CFG_POL_DPCMD_FW",},
    XP_LDE_OFMISC_SLV_CFG_POL_DROP_PKTCMD_IS_TRAP2CPU = {"TNS_SDE_LDEX_CFG_POL_DPCMD_TR",},
    XP_LDE_OFMISC_SLV_CFG_POL_DROP_REASONCODE = {"TNS_SDE_LDEX_CFG_POL_DRCOD",},
    XP_LDE_OFMISC_SLV_CFG_SMP_LANE__0 = {"TNS_SDE_LDEX_CFG_SMP_LANEX",},
    XP_LDE_OFMISC_SLV_CFG_TTL_FAIL_NEXTENGINE = {"TNS_SDE_LDEX_CFG_TTL_FL_NENG",},
    XP_LDE_OFMISC_SLV_CFG_TTL_FAIL_PKTCMD = {"TNS_SDE_LDEX_CFG_TTL_FL_PCMD",},
    XP_LDE_OFMISC_SLV_CFG_TTL_FAIL_REASONCODE = {"TNS_SDE_LDEX_CFG_TTL_FL_RCOD",},
    XP_LDE_OFMISC_SLV_DEBUG_ACMRH_INFO = {"TNS_SDE_LDEX_DBG_ACMRH_W0","TNS_SDE_LDEX_DBG_ACMRH_W1","TNS_SDE_LDEX_DBG_ACMRH_W2","TNS_SDE_LDEX_DBG_ACMRH_W3",},
    XP_LDE_OFMISC_SLV_DEBUG_CAPTURE = {"TNS_SDE_LDEX_OFMISC_DBG_CPTR",},
    XP_LDE_OFMISC_SLV_DEBUG_OFDP_ACM_REQID_GEN_INFO = {"TNS_SDE_LDEX_DBG_OFDP_ACMRIDG",},
    XP_LDE_OFMISC_SLV_DEBUG_OFDP_CORE_INFO = {"TNS_SDE_LDEX_DBG_OFDP_CORE",},
    XP_LDE_OFMISC_SLV_DEBUG_TTL_AND_LOOPBACK_INFO = {"TNS_SDE_LDEX_DBG_TTL_LB_W0","TNS_SDE_LDEX_DBG_TTL_LB_W1",},
    XP_LDE_OFMISC_SLV_LDEB_TOP_INTR_ENABLE_HI = {"TNS_SDE_LDEX_LDEB_INT_EN_HI",},
    XP_LDE_OFMISC_SLV_LDEB_TOP_INTR_ENABLE_LO = {"TNS_SDE_LDEX_LDEB_INT_EN_LO",},
    XP_LDE_OFMISC_SLV_LDEB_TOP_INTR_FORCE = {"TNS_SDE_LDEX_LDEB_INT_FRC",},
    XP_LDE_OFMISC_SLV_LDEB_TOP_INTR_STATUS = {"TNS_SDE_LDEX_LDEB_INT_W1C",},
    XP_LDE_OFMISC_SLV_OFDP_INTR_ENABLE_HI = {"TNS_SDE_LDEX_OFDP_INT_EN_HI",},
    XP_LDE_OFMISC_SLV_OFDP_INTR_ENABLE_LO = {"TNS_SDE_LDEX_OFDP_INT_EN_LO",},
    XP_LDE_OFMISC_SLV_OFDP_INTR_FORCE = {"TNS_SDE_LDEX_OFDP_INT_FRC",},
    XP_LDE_OFMISC_SLV_OFDP_INTR_STATUS = {"TNS_SDE_LDEX_OFDP_INT_W1C",},
    XP_LDE_OFMISC_SLV_SCRATCHPAD = {"TNS_SDE_LDEX_OFMISC_SPAD",},
    XP_LDE_OFMISC_SLV_TTL_INTR_ENABLE_HI = {"TNS_SDE_LDEX_TTL_INT_EN_HI",},
    XP_LDE_OFMISC_SLV_TTL_INTR_ENABLE_LO = {"TNS_SDE_LDEX_TTL_INT_EN_LO",},
    XP_LDE_OFMISC_SLV_TTL_INTR_FORCE = {"TNS_SDE_LDEX_TTL_INT_FRC",},
    XP_LDE_OFMISC_SLV_TTL_INTR_STATUS = {"TNS_SDE_LDEX_TTL_INT_W1C",},
    XP_LDE_OFMISC_SLV_XP_LDE_OFMISC_SLVLOCKREG = {"TNS_SDE_LDEX_OFMISC_LOCK",},
    XP_MRE_SLAVE_BOTTOM_ARBITER_STATUS = {"TNS_SDE_MREB_ARBITER_STA",},
    XP_MRE_SLAVE_BOTTOM_ARB_OUT_COUNT = {"TNS_SDE_MREB_ARB_OUT_CT",},
    XP_MRE_SLAVE_BOTTOM_ARB_OUT_STEPPER = {"TNS_SDE_MREB_ARB_OUT_STEPPER",},
    XP_MRE_SLAVE_BOTTOM_COPIES_COUNT = {"TNS_SDE_MREB_COPIES_CT",},
    XP_MRE_SLAVE_BOTTOM_DROPPED_COUNT = {"TNS_SDE_MREB_DRP_CT",},
    XP_MRE_SLAVE_BOTTOM_FEEDBACK_COUNT = {"TNS_SDE_MREB_FEEDBACK_CT",},
    XP_MRE_SLAVE_BOTTOM_FILTER_CFG = {"TNS_SDE_MREB_FILTER_CFG",},
    XP_MRE_SLAVE_BOTTOM_HDR_BUFF_CYC_COUNT = {"TNS_SDE_MREB_HBUF_CYC_CT",},
    XP_MRE_SLAVE_BOTTOM_HDR_BUFF_PKT_COUNT = {"TNS_SDE_MREB_HBUF_PKT_CT",},
    XP_MRE_SLAVE_BOTTOM_HDR_MEM_FREE_INST = {"TNS_SDE_MREB_HMEM_FREE_INST",},
    XP_MRE_SLAVE_BOTTOM_PIPEGRID_COUNT = {"TNS_SDE_MREB_PIPEGRID_CT",},
    XP_MRE_SLAVE_BOTTOM_RCV = {"TNS_SDE_MREB_RCV",},
    XP_MRE_SLAVE_BOTTOM_REQ = {"TNS_SDE_MREB_REQ",},
    XP_MRE_SLAVE_BOTTOM_SCRATCHPAD = {"TNS_SDE_MREB_SPAD",},
    XP_MRE_SLAVE_BOTTOM_SE_REQ_COUNT = {"TNS_SDE_MREB_SE_REQ_CT",},
    XP_MRE_SLAVE_BOTTOM_SE_RESP0_COUNT = {"TNS_SDE_MREB_SE_RESP0_CT",},
    XP_MRE_SLAVE_BOTTOM_SE_RESP1_COUNT = {"TNS_SDE_MREB_SE_RESP1_CT",},
    XP_MRE_SLAVE_BOTTOM_SUPPRESSED_COUNT = {"TNS_SDE_MREB_SPRSD_CT",},
    XP_MRE_SLAVE_BOTTOM_TOKEN_MEM_ADDR = {"TNS_SDE_MREB_TKN_MEM_ADR",},
    XP_MRE_SLAVE_BOTTOM_TOKEN_MEM_DATA = {"TNS_SDE_MREB_TKN_MEM_DAT_WX",},
    XP_MRE_SLAVE_BOTTOM_TOKEN_MEM_ECC_ERR = {"TNS_SDE_MREB_TKN_MEM_ECC_ERR",},
    XP_MRE_SLAVE_BOTTOM_XP_MRE_SLAVE_BOTTOMLOCKREG = {"TNS_SDE_MREB_LOCK",},
    XP_MRE_SLAVE_TOP_ARBITER_CFG = {"TNS_SDE_MRET_ARBITER_CFG_W0","TNS_SDE_MRET_ARBITER_CFG_W1",},
    XP_MRE_SLAVE_TOP_CFG = {"TNS_SDE_MRET_CFG_W0","TNS_SDE_MRET_CFG_W1",},
    XP_MRE_SLAVE_TOP_CFG2 = {"TNS_SDE_MRET_CFG2",},
    XP_MRE_SLAVE_TOP_CFG_COR_DIS = {"TNS_SDE_MRET_ECC_CTL_CD",},
    XP_MRE_SLAVE_TOP_CFG_NULL_PTR = {"TNS_SDE_MRET_CFG_NULL_PTR",},
    XP_MRE_SLAVE_TOP_CFG_REASON_CODE = {"TNS_SDE_MRET_CFG_RCOD",},
    XP_MRE_SLAVE_TOP_CNTX_MEM_ECC_ERR = {"TNS_SDE_MRET_CTX_MEM_ECC_ERR",},
    XP_MRE_SLAVE_TOP_CTXT_MEM_ADDR = {"TNS_SDE_MRET_CTXT_MEM_ADR",},
    XP_MRE_SLAVE_TOP_CTXT_MEM_DATA = {"TNS_SDE_MRET_CTXT_MEM_DAT_WX",},
    XP_MRE_SLAVE_TOP_DBG_SEL = {"TNS_SDE_MRET_DBG_SEL",},
    XP_MRE_SLAVE_TOP_FEATURE_EN = {"TNS_SDE_MRET_FEATURE_EN",},
    XP_MRE_SLAVE_TOP_FREELIST0_FIFO_PTR = {"TNS_SDE_MRET_FL0_FIF_PTR",},
    XP_MRE_SLAVE_TOP_FREELIST_BANK0_ADDR = {"TNS_SDE_MRET_FLST_BK0_ADR",},
    XP_MRE_SLAVE_TOP_FREELIST_BANK0_DATA = {"TNS_SDE_MRET_FLST_BK0_DAT",},
    XP_MRE_SLAVE_TOP_FREELIST_DEBUG_CFG = {"TNS_SDE_MRET_FLST_DBG_CFG",},
    XP_MRE_SLAVE_TOP_FREELIST_STATUS = {"TNS_SDE_MRET_FLST_STA",},
    XP_MRE_SLAVE_TOP_HDRCYC_COUNT = {"TNS_SDE_MRET_HDRCYC_CT",},
    XP_MRE_SLAVE_TOP_HDR_MEM_ADDR = {"TNS_SDE_MRET_HMEM_ADR",},
    XP_MRE_SLAVE_TOP_HDR_MEM_DATA = {"TNS_SDE_MRET_HMEM_DAT_WX",},
    XP_MRE_SLAVE_TOP_HDR_MEM_ECC_ERR = {"TNS_SDE_MRET_HMEM_ECC_ERR",},
    XP_MRE_SLAVE_TOP_INT_ENABLE_HI = {"TNS_SDE_MRET_INT_EN_HI",},
    XP_MRE_SLAVE_TOP_INT_ENABLE_LO = {"TNS_SDE_MRET_INT_EN_LO",},
    XP_MRE_SLAVE_TOP_INT_FORCE = {"TNS_SDE_MRET_INT_FRC",},
    XP_MRE_SLAVE_TOP_INT_STATUS = {"TNS_SDE_MRET_INT_W1C",},
    XP_MRE_SLAVE_TOP_MDT_REQ_CFG = {"TNS_SDE_MRET_MDT_REQ_CFG",},
    XP_MRE_SLAVE_TOP_MDT_RESP_CFG = {"TNS_SDE_MRET_MDT_RESP_CFG",},
    XP_MRE_SLAVE_TOP_PAGE_FIFO0_ADDR = {"TNS_SDE_MRET_PG_FIF0_ADR",},
    XP_MRE_SLAVE_TOP_PAGE_FIFO0_DATA = {"TNS_SDE_MRET_PG_FIF0_DAT",},
    XP_MRE_SLAVE_TOP_PAGE_FIFO0_PRIO0_PTR = {"TNS_SDE_MRET_PG_FIF0_PR0_PTR",},
    XP_MRE_SLAVE_TOP_PAGE_FIFO0_PRIO1_PTR = {"TNS_SDE_MRET_PG_FIF0_PR1_PTR",},
    XP_MRE_SLAVE_TOP_PAGE_FIFO0_PRIO2_PTR = {"TNS_SDE_MRET_PG_FIF0_PR2_PTR",},
    XP_MRE_SLAVE_TOP_PAGE_FIFO0_PRIO3_PTR = {"TNS_SDE_MRET_PG_FIF0_PR3_PTR",},
    XP_MRE_SLAVE_TOP_PAGE_FIFO_CFG = {"TNS_SDE_MRET_PG_FIF_CFG_W0","TNS_SDE_MRET_PG_FIF_CFG_W1",},
    XP_MRE_SLAVE_TOP_PAGE_FIFO_DEBUG_CFG = {"TNS_SDE_MRET_PG_FIF_DBG_CFG",},
    XP_MRE_SLAVE_TOP_SCRATCHPAD = {"TNS_SDE_MRET_SPAD",},
    XP_MRE_SLAVE_TOP_STATUS = {"TNS_SDE_MRET_STA",},
    XP_MRE_SLAVE_TOP_TOKEN_IN_COUNT = {"TNS_SDE_MRET_TKN_IN_CT",},
    XP_MRE_SLAVE_TOP_XP_MRE_SLAVE_TOPLOCKREG = {"TNS_SDE_MRET_LOCK",},
    XP_PARSER_CFG_PARSER_INT_ENABLE_HI = {"TNS_SDE_PARSER_INT_EN_HI",},
    XP_PARSER_CFG_PARSER_INT_ENABLE_LO = {"TNS_SDE_PARSER_INT_EN_LO",},
    XP_PARSER_CFG_PARSER_INT_FORCE = {"TNS_SDE_PARSER_INT_FRC",},
    XP_PARSER_CFG_PARSER_INT_STATUS = {"TNS_SDE_PARSER_INT_W1C",},
    XP_PARSER_CFG_SCRATCHPAD = {"TNS_SDE_PARSER_SPAD",},
    XP_PARSER_CFG_SDE_SPARE = {"TNS_SDE_CFG_SPARE",},
    XP_PARSER_CFG_XP_PARSER_CFGLOCKREG = {"TNS_SDE_PARSER_LOCK",},
    XP_SEARCH_CONFIG_AGE_MEM_SCRATCHPAD = {"TNS_SE_AGE_MEM_SPAD",},
    XP_SEARCH_CONFIG_AGE_MEM_XP_SEARCH_CONFIG_AGE_MEMLOCKREG = {"TNS_SE_AGE_MEM_LOCK",},
    XP_SEARCH_CONFIG_AGE_MEM_XP_SE_AGE_BIST = {"TNS_SE_AGE_MEM_BIST_STDN",},
    XP_SEARCH_CONFIG_AGE_MEM_XP_SE_AGE_MARK_ECC_LOG__0 = {"TNS_SE_AGE_MEM_MRK_ECC_LOGX",},
    XP_SEARCH_CONFIG_AGE_MEM_XP_SE_AGE_MARK_MEM__0 = {"TNS_SE_AGE_MEM_MARKXDX",},
    XP_SEARCH_CONFIG_AGE_MEM_XP_SE_AGE_MASK_ECC_LOG__0 = {"TNS_SE_AGE_MEM_MSK_ECC_LOGX",},
    XP_SEARCH_CONFIG_AGE_MEM_XP_SE_AGE_MASK_MEM__0 = {"TNS_SE_AGE_MEM_MASKXDX",},
    XP_SEARCH_CONFIG_AGE_MEM_XP_SE_AGE_MEM_DBG_SEL = {"TNS_SE_AGE_MEM_DBG_SEL",},
    XP_SEARCH_CONFIG_AGE_MEM_XP_SE_AGE_MEM_ECC_CFG = {"TNS_SE_AGE_MEM_ECC_CTL",},
    XP_SEARCH_CONFIG_AGE_MEM_XP_SE_AGE_REFRESH = {"TNS_SE_AGE_MEM_RFRSH_W0","TNS_SE_AGE_MEM_RFRSH_W1",},
    XP_SEARCH_CONFIG_AGE_MEM_XP_SE_AGE_STATUS = {"TNS_SE_AGE_MEM_AGE_STA_W0","TNS_SE_AGE_MEM_AGE_STA_W1","TNS_SE_AGE_MEM_AGE_STA_W2",},
    XP_SEARCH_CONFIG_AGE_MEM_XP_SE_INTR_AGE_ENABLE_HI = {"TNS_SE_AGE_MEM_AGE_INT_EN_HI",},
    XP_SEARCH_CONFIG_AGE_MEM_XP_SE_INTR_AGE_ENABLE_LO = {"TNS_SE_AGE_MEM_AGE_INT_EN_LO",},
    XP_SEARCH_CONFIG_AGE_MEM_XP_SE_INTR_AGE_FORCE = {"TNS_SE_AGE_MEM_AGE_INT_FRC",},
    XP_SEARCH_CONFIG_AGE_MEM_XP_SE_INTR_AGE_STATUS = {"TNS_SE_AGE_MEM_AGE_INT_W1C",},
    XP_SEARCH_CONFIG_AGE_TABLE_SCRATCHPAD = {"TNS_SE_AGE_TBLX_SPAD",},
    XP_SEARCH_CONFIG_AGE_TABLE_XP_SEARCH_CONFIG_AGE_TABLELOCKREG = {"TNS_SE_AGE_TBLX_LOCK",},
    XP_SEARCH_CONFIG_AGE_TABLE_XP_SE_TABLE_AGE_CFG_ID__0 = {"TNS_SE_AGE_TBLX_CFG_IDX",},
    XP_SEARCH_CONFIG_AGE_TABLE_XP_SE_TABLE_AGE__0 = {"TNS_SE_AGE_TBLXCX",},
    XP_SEARCH_CONFIG_DIRECT_SCRATCHPAD = {"TNS_SE_DIRECT_SPAD",},
    XP_SEARCH_CONFIG_DIRECT_XP_SEARCH_CONFIG_DIRECTLOCKREG = {"TNS_SE_DIRECT_LOCK",},
    XP_SEARCH_CONFIG_DIRECT_XP_SE_CONFIG_TABLE_DIRECT__0 = {"TNS_SE_DIRECT_TBL_DIRECTX",},
    XP_SEARCH_CONFIG_HASH_SCRATCHPAD = {"TNS_SE_HASH_SPAD",},
    XP_SEARCH_CONFIG_HASH_XP_SEARCH_CONFIG_HASHLOCKREG = {"TNS_SE_HASH_LOCK",},
    XP_SEARCH_CONFIG_HASH_XP_SE_CONFIG_TABLE_HASH__0 = {"TNS_SE_HASH_TBL_HASHX_W0","TNS_SE_HASH_TBL_HASHX_W1","TNS_SE_HASH_TBL_HASHX_W2",},
    XP_SEARCH_CONFIG_HASH_XP_SE_HASH_DBG_SEL = {"TNS_SE_HASH_HASH_DBG_SEL",},
    XP_SEARCH_CONFIG_LDECMD_SCRATCHPAD = {"TNS_SE_LDECMD_SPAD",},
    XP_SEARCH_CONFIG_LDECMD_XP_SEARCH_CONFIG_LDECMDLOCKREG = {"TNS_SE_LDECMD_LOCK",},
    XP_SEARCH_CONFIG_LDECMD_XP_SE_LDE_SEARCH_COMMAND__0 = {"TNS_SE_LDE_SRCH_CMDX_W0","TNS_SE_LDE_SRCH_CMDX_W1","TNS_SE_LDE_SRCH_CMDX_W2",},
    XP_SEARCH_CONFIG_LDEIF_SCRATCHPAD = {"TNS_SE_LDEI_SPAD",},
    XP_SEARCH_CONFIG_LDEIF_XP_SEARCH_CONFIG_LDEIFLOCKREG = {"TNS_SE_LDEI_LOCK",},
    XP_SEARCH_CONFIG_LDEIF_XP_SE_CONFIG_HASH_BUF__0 = {"TNS_SE_LDEI_HASH_BUFX",},
    XP_SEARCH_CONFIG_LDEIF_XP_SE_CONFIG_LDEIF_DBG = {"TNS_SE_LDEI_LDEIF_DBG",},
    XP_SEARCH_CONFIG_LDEIF_XP_SE_CPU_SEARCH_RSLT_LANE__0 = {"TNS_SE_LDEI_CPU_RSL_LNX_W0","TNS_SE_LDEI_CPU_RSL_LNX_W1","TNS_SE_LDEI_CPU_RSL_LNX_W2",},
    XP_SEARCH_CONFIG_LDEIF_XP_SE_LDEIF_DBG_SEL = {"TNS_SE_LDEI_DBG_SEL",},
    XP_SEARCH_CONFIG_LDEIF_XP_SE_LDE_CPU_SEARCH_REQ = {"TNS_SE_LDEI_CPU_SRCH_REQ_W0","TNS_SE_LDEI_CPU_SRCH_REQ_W1","TNS_SE_LDEI_CPU_SRCH_REQ_W10","TNS_SE_LDEI_CPU_SRCH_REQ_W11","TNS_SE_LDEI_CPU_SRCH_REQ_W12","TNS_SE_LDEI_CPU_SRCH_REQ_W2","TNS_SE_LDEI_CPU_SRCH_REQ_W3","TNS_SE_LDEI_CPU_SRCH_REQ_W4","TNS_SE_LDEI_CPU_SRCH_REQ_W5","TNS_SE_LDEI_CPU_SRCH_REQ_W6","TNS_SE_LDEI_CPU_SRCH_REQ_W7","TNS_SE_LDEI_CPU_SRCH_REQ_W8","TNS_SE_LDEI_CPU_SRCH_REQ_W9",},
    XP_SEARCH_CONFIG_LDEIF_XP_SE_STATUS_HASH_BUF__0 = {"TNS_SE_LDEI_STA_HASH_BUFX",},
    XP_SEARCH_CONFIG_LDEIF_XP_SE_STATUS_LDEIF_REQ_DBG = {"TNS_SE_LDEI_STA_REQ_DBG_W0","TNS_SE_LDEI_STA_REQ_DBG_W1","TNS_SE_LDEI_STA_REQ_DBG_W10","TNS_SE_LDEI_STA_REQ_DBG_W11","TNS_SE_LDEI_STA_REQ_DBG_W12","TNS_SE_LDEI_STA_REQ_DBG_W2","TNS_SE_LDEI_STA_REQ_DBG_W3","TNS_SE_LDEI_STA_REQ_DBG_W4","TNS_SE_LDEI_STA_REQ_DBG_W5","TNS_SE_LDEI_STA_REQ_DBG_W6","TNS_SE_LDEI_STA_REQ_DBG_W7","TNS_SE_LDEI_STA_REQ_DBG_W8","TNS_SE_LDEI_STA_REQ_DBG_W9",},
    XP_SEARCH_CONFIG_LPM_SCRATCHPAD = {"TNS_SE_LPM_SPAD",},
    XP_SEARCH_CONFIG_LPM_XP_SEARCH_CONFIG_LPMLOCKREG = {"TNS_SE_LPM_LOCK",},
    XP_SEARCH_CONFIG_LPM_XP_SE_CONFIG_TABLE_LPM__0 = {"TNS_SE_LPM_TBL_LPMX",},
    XP_SEARCH_CONFIG_LPM_XP_SE_CONFIG_TABLE_NHI__0 = {"TNS_SE_LPM_TBL_NHIX_W0","TNS_SE_LPM_TBL_NHIX_W1","TNS_SE_LPM_TBL_NHIX_W2",},
    XP_SEARCH_CONFIG_LPM_XP_SE_CONFIG_TABLE_NH__0 = {"TNS_SE_LPM_TBL_NHX_W0","TNS_SE_LPM_TBL_NHX_W1","TNS_SE_LPM_TBL_NHX_W2",},
    XP_SEARCH_CONFIG_LPM_XP_SE_LPM_DBG_SEL = {"TNS_SE_LPM_LPM_DBG_SEL",},
    XP_SEARCH_CONFIG_PRFX_SCRATCHPAD = {"TNS_SE_PRFX_SPAD",},
    XP_SEARCH_CONFIG_PRFX_XP_SEARCH_CONFIG_PRFXLOCKREG = {"TNS_SE_PRFX_LOCK",},
    XP_SEARCH_CONFIG_PRFX_XP_SE_CONFIG_TABLE_PREFIX__0 = {"TNS_SE_PRFX_TBL_PREFIXX",},
    XP_SEARCH_CONFIG_SRAM_PAIR_SCRATCHPAD = {"TNS_SE_SRAM_PAIRX_SPAD",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SEARCH_CONFIG_SRAM_PAIRLOCKREG = {"TNS_SE_SRAM_PAIRX_LOCK",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_CONFIG_SRAM_DBG = {"TNS_SE_SRAM_PAIRX_SRAM_DBG",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_CONFIG_SRAM_DBG_SEL = {"TNS_SE_SRAM_PAIRX_DBG_SEL",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_CONFIG_SRAM_ECC_CFG__0 = {"TNS_SE_SRAM_PAIRX_ECC_CTLX",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_CONFIG_SRAM_FLUSH_CTRL = {"TNS_SE_SRAM_PAIRX_FLSH_W0","TNS_SE_SRAM_PAIRX_FLSH_W1",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_CONFIG_SRAM_FLUSH_MATCH_MASK = {"TNS_SE_SRAM_PAIRX_FLSH_MM_WX",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_CONFIG_SRAM_FLUSH_MATCH_PATTERN = {"TNS_SE_SRAM_PAIRX_FLSH_MP_WX",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_CONFIG_SRAM_FLUSH_SUBST_MASK = {"TNS_SE_SRAM_PAIRX_FLSH_SM_WX",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_CONFIG_SRAM_FLUSH_SUBST_PATTERN = {"TNS_SE_SRAM_PAIRX_FLSH_SP_WX",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_CONFIG_SRAM_INTF_FORCE = {"TNS_SE_SRAM_PAIRX_INF_FRC",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_CONFIG_SRAM_TILE_RST = {"TNS_SE_SRAM_PAIRX_TILE_RST",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_DYN_SRAM_DBG = {"TNS_SE_SRAM_PAIRX_DYN_DBG_WX",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_INTR_SRAM_PAIR__0_ENABLE_HI = {"TNS_SE_SRAM_PAIRX_INT_EN_HIX",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_INTR_SRAM_PAIR__0_ENABLE_LO = {"TNS_SE_SRAM_PAIRX_INT_EN_LOX",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_INTR_SRAM_PAIR__0_FORCE = {"TNS_SE_SRAM_PAIRX_INT_FRCX",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_INTR_SRAM_PAIR__0_STATUS = {"TNS_SE_SRAM_PAIRX_INT_W1CX",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_SRAM_BIST = {"TNS_SE_SRAM_PAIRX_BIST_STDN",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_SRAM_TILE__0 = {"TNS_SE_SRAM_PAIRXTILEXDX_WX",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_STATUS_DUO_HASH__0 = {"TNS_SE_SRAM_PAIRX_DHSHX_W0","TNS_SE_SRAM_PAIRX_DHSHX_W1","TNS_SE_SRAM_PAIRX_DHSHX_W2",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_STATUS_SRAM_ERR__0 = {"TNS_SE_SRAM_PAIRX_ECC_ERRX",},
    XP_SEARCH_CONFIG_SRAM_PAIR_XP_SE_STATUS_SRAM_PAIR = {"TNS_SE_SRAM_PAIRX_DONE",},
    XP_SEARCH_CONFIG_TCAM_DB_SCRATCHPAD = {"TNS_SE_TCAM_DBX_SPAD",},
    XP_SEARCH_CONFIG_TCAM_DB_XP_SEARCH_CONFIG_TCAM_DBLOCKREG = {"TNS_SE_TCAM_DBX_LOCK",},
    XP_SEARCH_CONFIG_TCAM_DB_XP_SE_CN_TCAM_VDM__0 = {"TNS_SE_TCAM_DBXCN_VDMXDX_WX",},
    XP_SEARCH_CONFIG_TCAM_DB_XP_SE_CONFIG_TDB_ROW_VLD = {"TNS_SE_TCAM_DBX_TDB_RVLD_WX",},
    XP_SEARCH_CONFIG_TCAM_DB_XP_SE_CONFIG_TPOOL_DB = {"TNS_SE_TCAM_DBX_TPOOL_DB",},
    XP_SEARCH_CONFIG_TCAM_DB_XP_SE_TCAM_CLK_EN_BMAP = {"TNS_SE_TCAM_DBX_CLK_EN_BMAP",},
    XP_SEARCH_CONFIG_TCAM_DB_XP_SE_TCAM_DB_DBG_SEL = {"TNS_SE_TCAM_DBX_DB_DBG_SEL",},
    XP_SEARCH_CONFIG_TCAM_DB_XP_SE_TCAM_TILE_RST = {"TNS_SE_TCAM_DBX_TILE_RST",},
    XP_SEARCH_CONFIG_TCAM_DB_XP_SE_TDB_BIST = {"TNS_SE_TCAM_DBX_BIST_STDN",},
    XP_SEARCH_CONFIG_TCAM_ENG_SCRATCHPAD = {"TNS_SE_TCAM_ENG_SPAD",},
    XP_SEARCH_CONFIG_TCAM_ENG_XP_SEARCH_CONFIG_TCAM_ENGLOCKREG = {"TNS_SE_TCAM_ENG_LOCK",},
    XP_SEARCH_CONFIG_TCAM_ENG_XP_SE_CONFIG_TCAM_DBBUF__0 = {"TNS_SE_TCAM_ENG_TCAM_DBBUFX",},
    XP_SEARCH_CONFIG_TCAM_ENG_XP_SE_CONFIG_TPOOL_VENCODER__0 = {"TNS_SE_TCAM_ENG_TPOOL_VCODX",},
    XP_SEARCH_CONFIG_TCAM_ENG_XP_SE_STATUS_SEARCH_INTR = {"TNS_SE_INT_RO_W0","TNS_SE_INT_RO_W1","TNS_SE_INT_RO_W2",},
    XP_SEARCH_CONFIG_TCAM_ENG_XP_SE_TCAM_ENG_DBG_SEL = {"TNS_SE_TCAM_ENG_DBG_SEL",},
    XP_SEARCH_CONFIG_TCAM_ENG_XP_SE_TCAM_RSLT_DBG_SEL = {"TNS_SE_TCAM_ENG_RSLT_DBG_SEL",},
    XP_SEARCH_CONFIG_TCAM_SCRUB_DB_SCRATCHPAD = {"TNS_SE_TCAM_SCRBX_SPAD",},
    XP_SEARCH_CONFIG_TCAM_SCRUB_DB_TCAM_SCRUB_ECC_LOG__0 = {"TNS_SE_TCAM_SCRBX_ECC_LOGX",},
    XP_SEARCH_CONFIG_TCAM_SCRUB_DB_TCAM_SCRUB_INTR__0_ENABLE_HI = {"TNS_SE_TCAM_SCRBX_INT_EN_HIX",},
    XP_SEARCH_CONFIG_TCAM_SCRUB_DB_TCAM_SCRUB_INTR__0_ENABLE_LO = {"TNS_SE_TCAM_SCRBX_INT_EN_LOX",},
    XP_SEARCH_CONFIG_TCAM_SCRUB_DB_TCAM_SCRUB_INTR__0_FORCE = {"TNS_SE_TCAM_SCRBX_INT_FRCX",},
    XP_SEARCH_CONFIG_TCAM_SCRUB_DB_TCAM_SCRUB_INTR__0_STATUS = {"TNS_SE_TCAM_SCRBX_INT_W1CX",},
    XP_SEARCH_CONFIG_TCAM_SCRUB_DB_XP_SEARCH_CONFIG_TCAM_SCRUB_DBLOCKREG = {"TNS_SE_TCAM_SCRBX_LOCK",},
    XP_SEARCH_CONFIG_TCAM_SCRUB_DB_XP_SE_CONFIG_SCRUB_DB__0 = {"TNS_SE_TCAM_SCRBX_SCRBX",},
    XP_SEARCH_CONFIG_TCAM_SCRUB_DB_XP_SE_TCAM_ECC__0 = {"TNS_SE_TCAM_SCRBX_ECCXDX",},
    XP_SEARCH_CONFIG_TCAM_SRAM_SCRATCHPAD = {"TNS_SE_TCAM_SRAMX_SPAD",},
    XP_SEARCH_CONFIG_TCAM_SRAM_XP_SEARCH_CONFIG_TCAM_SRAMLOCKREG = {"TNS_SE_TCAM_SRAMX_LOCK",},
    XP_SEARCH_CONFIG_TCAM_SRAM_XP_SE_CONFIG_TCAM_RDBUF = {"TNS_SE_TCAM_SRAMX_TCAM_RDBUF",},
    XP_SEARCH_CONFIG_TCAM_SRAM_XP_SE_TCAM_SRAM = {"TNS_SE_TCAMX_SRAMX_WX",},
    XP_SEARCH_CONFIG_TCAM_SRAM_XP_SE_TCAM_SRAM_DBG_SEL = {"TNS_SE_TCAMX_DBG_SEL",},
    XP_SEARCH_CONFIG_TCAM_SRAM_XP_SE_TCAM_SRAM_ECC_CFG = {"TNS_SE_TCAMX_ECC_CTL",},
    XP_SEARCH_CONFIG_TCAM_SRAM_XP_SE_TCAM_SRAM_ECC_LOG = {"TNS_SE_TCAMX_SRAM_ECC_LOG",},
    XP_SEARCH_CONFIG_TCAM_SRAM_XP_SE_TCAM_SRAM_INTR_ENABLE_HI = {"TNS_SE_TCAMX_SRAM_INT_EN_HI",},
    XP_SEARCH_CONFIG_TCAM_SRAM_XP_SE_TCAM_SRAM_INTR_ENABLE_LO = {"TNS_SE_TCAMX_SRAM_INT_EN_LO",},
    XP_SEARCH_CONFIG_TCAM_SRAM_XP_SE_TCAM_SRAM_INTR_FORCE = {"TNS_SE_TCAMX_SRAM_INT_FRC",},
    XP_SEARCH_CONFIG_TCAM_SRAM_XP_SE_TCAM_SRAM_INTR_STATUS = {"TNS_SE_TCAMX_SRAM_INT_W1C",},
    XP_SEARCH_CONFIG_TCAM_SRAM_XP_SE_TSRAM_BIST = {"TNS_SE_TCAM_SRAMX_BIST_STDN",},
    XP_SEARCH_CONFIG_TCAM_TABLE_SCRATCHPAD = {"TNS_SE_TCAM_TBL_SPAD",},
    XP_SEARCH_CONFIG_TCAM_TABLE_XP_SEARCH_CONFIG_TCAM_TABLELOCKREG = {"TNS_SE_TCAM_TBL_LOCK",},
    XP_SEARCH_CONFIG_TCAM_TABLE_XP_SE_CONFIG_SPARE = {"TNS_SE_CFG_SPARE",},
    XP_SEARCH_CONFIG_TCAM_TABLE_XP_SE_CONFIG_TABLE_TCAM__0 = {"TNS_SE_TCAM_TBLX",},
    XP_SEARCH_CONFIG_URWCMD_SCRATCHPAD = {"TNS_SE_URWCMDX_SPAD",},
    XP_SEARCH_CONFIG_URWCMD_XP_SEARCH_CONFIG_URWCMDLOCKREG = {"TNS_SE_URWCMDX_LOCK",},
    XP_SEARCH_CONFIG_URWCMD_XP_SE_URW_SEARCH_COMMAND__0 = {"TNS_SE_URWCMDX_SRCH_CMDX_W0","TNS_SE_URWCMDX_SRCH_CMDX_W1","TNS_SE_URWCMDX_SRCH_CMDX_W2",},
    XP_SEARCH_CONFIG_URWIF_SCRATCHPAD = {"TNS_SE_URWIF_SPAD",},
    XP_SEARCH_CONFIG_URWIF_XP_SEARCH_CONFIG_URWIFLOCKREG = {"TNS_SE_URWIF_LOCK",},
    XP_SEARCH_CONFIG_URWIF_XP_SE_CONFIG_URWIF_DBG = {"TNS_SE_URWIF_DBG",},
    XP_SEARCH_CONFIG_URWIF_XP_SE_STATUS_URWIF_REQ_DBG = {"TNS_SE_URWIF_REQ_DBG_W0","TNS_SE_URWIF_REQ_DBG_W1","TNS_SE_URWIF_REQ_DBG_W2","TNS_SE_URWIF_REQ_DBG_W3",},
    XP_SEARCH_CONFIG_URWIF_XP_SE_STATUS_URWIF_RSLT_DBG__0 = {"TNS_SE_URWIF_RSLT_DBGX_W0","TNS_SE_URWIF_RSLT_DBGX_W1","TNS_SE_URWIF_RSLT_DBGX_W2",},
    XP_SEARCH_CONFIG_URWIF_XP_SE_URWIF_DBG_SEL = {"TNS_SE_URWIF_DBG_SEL",},
    XP_SEARCH_CONFIG_URW_TABLE_SCRATCHPAD = {"TNS_SE_URW_TBL_SPAD",},
    XP_SEARCH_CONFIG_URW_TABLE_XP_SEARCH_CONFIG_URW_TABLELOCKREG = {"TNS_SE_URW_TBL_LOCK",},
    XP_SEARCH_CONFIG_URW_TABLE_XP_SE_CONFIG_TABLE_URW__0 = {"TNS_SE_URW_TBL_URWX",},
    XP_SKPU_CFG_CONTROL = {"TNS_SDE_PE_SKPU_CONTROL",},
    XP_SKPU_CFG_IKT = {"TNS_SDE_PE_SKPU_IKTX_W0","TNS_SDE_PE_SKPU_IKTX_W1",},
    XP_SKPU_CFG_IKT_DEBUG = {"TNS_SDE_PE_SKPU_IKT_DBG",},
    XP_SKPU_CFG_SCRATCHPAD = {"TNS_SDE_PE_SKPU_SPAD",},
    XP_SKPU_CFG_SKPU_DEBUG = {"TNS_SDE_PE_SKPU_SKPU_DBG_W0","TNS_SDE_PE_SKPU_SKPU_DBG_W1","TNS_SDE_PE_SKPU_SKPU_DBG_W2","TNS_SDE_PE_SKPU_SKPU_DBG_W3",},
    XP_SKPU_CFG_SKPU_ECC_CTRL = {"TNS_SDE_PE_SKPU_ECC_CTL",},
    XP_SKPU_CFG_SKPU_SRAM = {"TNS_SDE_PE_SKPU_SKPU_SRAMX_W0","TNS_SDE_PE_SKPU_SKPU_SRAMX_W1","TNS_SDE_PE_SKPU_SKPU_SRAMX_W2",},
    XP_SKPU_CFG_SKPU_TCAM_DATA = {"TNS_SDE_PE_SKPU_TCAM_DATX_W0","TNS_SDE_PE_SKPU_TCAM_DATX_W1",},
    XP_SKPU_CFG_SKPU_TCAM_DATA_MASK = {"TNS_SDE_PE_SKPU_TCAM_DMSKX_W0","TNS_SDE_PE_SKPU_TCAM_DMSKX_W1","TNS_SDE_PE_SKPU_TCAM_DMSKX_W2","TNS_SDE_PE_SKPU_TCAM_DMSKX_W3","TNS_SDE_PE_SKPU_TCAM_DMSKX_W4","TNS_SDE_PE_SKPU_TCAM_DMSKX_W5","TNS_SDE_PE_SKPU_TCAM_DMSKX_W6",},
    XP_SKPU_CFG_SKPU_TCAM_MASK = {"TNS_SDE_PE_SKPU_TCAM_MASKX_W0","TNS_SDE_PE_SKPU_TCAM_MASKX_W1",},
    XP_SKPU_CFG_XP_SKPU_CFGLOCKREG = {"TNS_SDE_PE_SKPU_LOCK",},
    XP_TXQ_CNT_CONFIG_CNT_ECC_CFG = {"TNS_TXQ_CNT_ECC_CTL",},
    XP_TXQ_CNT_CONFIG_CNT_INTR_ENABLE_HI = {"TNS_TXQ_CNT_INT_EN_HI",},
    XP_TXQ_CNT_CONFIG_CNT_INTR_ENABLE_LO = {"TNS_TXQ_CNT_INT_EN_LO",},
    XP_TXQ_CNT_CONFIG_CNT_INTR_FORCE = {"TNS_TXQ_CNT_INT_FRC",},
    XP_TXQ_CNT_CONFIG_CNT_INTR_STATUS = {"TNS_TXQ_CNT_INT_W1C",},
    XP_TXQ_CNT_CONFIG_COUNTER_NEGATIVE_CFG = {"TNS_TXQ_CNT_CT_GO_NEG_CFG",},
    XP_TXQ_CNT_CONFIG_FORCE_GLOBAL_MC_FC_OFF = {"TNS_TXQ_CNT_FRC_GBL_MCFC_OFF",},
    XP_TXQ_CNT_CONFIG_FORCE_GLOBAL_MC_FC_ON = {"TNS_TXQ_CNT_FRC_GBL_MCFC_ON",},
    XP_TXQ_CNT_CONFIG_FORCE_PC_PFC_OFF = {"TNS_TXQ_CNT_FRC_PC_PFC_OFF",},
    XP_TXQ_CNT_CONFIG_FORCE_PC_PFC_ON = {"TNS_TXQ_CNT_FRC_PC_PFC_ON",},
    XP_TXQ_CNT_CONFIG_FORCE_PFC_OFF = {"TNS_TXQ_CNT_FRC_PFC_OFF_WX",},
    XP_TXQ_CNT_CONFIG_FORCE_PFC_ON = {"TNS_TXQ_CNT_FRC_PFC_ON_WX",},
    XP_TXQ_CNT_CONFIG_FORCE_TC_PFC_OFF = {"TNS_TXQ_CNT_FRC_TC_PFC_OFF",},
    XP_TXQ_CNT_CONFIG_FORCE_TC_PFC_ON = {"TNS_TXQ_CNT_FRC_TC_PFC_ON",},
    XP_TXQ_CNT_CONFIG_FWD_DROP_CLEARONRD_CFG = {"TNS_TXQ_CNT_FW_DRP_RDCLR_CFG",},
    XP_TXQ_CNT_CONFIG_GLOBAL_MC_COUNT = {"TNS_TXQ_CNT_GBL_MC_CT",},
    XP_TXQ_CNT_CONFIG_GLOBAL_MC_THRESHOLD_CFG = {"TNS_TXQ_CNT_GBL_MC_THR",},
    XP_TXQ_CNT_CONFIG_H1_DROP_LEN_CNT_MEM = {"TNS_TXQ_CNT_H1_DRP_LEN_CTX",},
    XP_TXQ_CNT_CONFIG_H1_DROP_LEN_CNT_MEM_ECC_LOG = {"TNS_TXQ_CNT_H1_DLCM_ECC_LOG",},
    XP_TXQ_CNT_CONFIG_H1_DROP_PKT_CNT_MEM = {"TNS_TXQ_CNT_H1_DRP_PKT_CTX",},
    XP_TXQ_CNT_CONFIG_H1_DROP_PKT_CNT_MEM_ECC_LOG = {"TNS_TXQ_CNT_H1_DPCM_ECC_LOG",},
    XP_TXQ_CNT_CONFIG_H1_FWD_LEN_CNT_MEM = {"TNS_TXQ_CNT_H1_FW_LEN_CTX",},
    XP_TXQ_CNT_CONFIG_H1_FWD_LEN_CNT_MEM_ECC_LOG = {"TNS_TXQ_CNT_H1_FLCM_ECC_LOG",},
    XP_TXQ_CNT_CONFIG_H1_FWD_PKT_CNT_MEM = {"TNS_TXQ_CNT_H1_FW_PKT_CTX",},
    XP_TXQ_CNT_CONFIG_H1_FWD_PKT_CNT_MEM_ECC_LOG = {"TNS_TXQ_CNT_H1_FPCM_ECC_LOG",},
    XP_TXQ_CNT_CONFIG_H1_LENGTH_COUNTERS_MEM = {"TNS_TXQ_CNT_H1_LEN_CTX",},
    XP_TXQ_CNT_CONFIG_NIC_CREDIT_OVER_THRESHOLD_LOG = {"TNS_TXQ_CNT_NIC_CRD_OV_THR_WX",},
    XP_TXQ_CNT_CONFIG_ONTHEFLY_PKT_CNT = {"TNS_TXQ_CNT_ONTHEFLY_PKT_CT",},
    XP_TXQ_CNT_CONFIG_PC_CNT_MEM = {"TNS_TXQ_CNT_PC_CNT_MEMX",},
    XP_TXQ_CNT_CONFIG_PC_PFL_MEM = {"TNS_TXQ_CNT_PC_PFL_MEMX",},
    XP_TXQ_CNT_CONFIG_PFC_CFG = {"TNS_TXQ_CNT_PFC_CFG",},
    XP_TXQ_CNT_CONFIG_PFC_CNT_MEM = {"TNS_TXQ_CNT_PFC_CNT_MEMX",},
    XP_TXQ_CNT_CONFIG_PFC_HW_INIT_STATUS = {"TNS_TXQ_CNT_PFC_HW_INIT_STA",},
    XP_TXQ_CNT_CONFIG_PFC_PFL_MAP_MEM = {"TNS_TXQ_CNT_PFC_PFL_MAP_MEMX",},
    XP_TXQ_CNT_CONFIG_PFC_PFL_MEM = {"TNS_TXQ_CNT_PFC_PFL_MEMX",},
    XP_TXQ_CNT_CONFIG_PFC_PORT_CLUSTER_MAP_CFG__0 = {"TNS_TXQ_CNT_PFC_PT_CLUS_CFGX",},
    XP_TXQ_CNT_CONFIG_PFC_RESET_CFG = {"TNS_TXQ_CNT_PFC_RST_CFG",},
    XP_TXQ_CNT_CONFIG_PORT_DROP_LEN_CNT_MEM = {"TNS_TXQ_CNT_PT_DRP_LEN_CTX",},
    XP_TXQ_CNT_CONFIG_PORT_DROP_PKT_CNT_MEM = {"TNS_TXQ_CNT_PT_DRP_PKT_CTX",},
    XP_TXQ_CNT_CONFIG_PORT_FWD_LEN_CNT_MEM = {"TNS_TXQ_CNT_PT_FW_LEN_CTX",},
    XP_TXQ_CNT_CONFIG_PORT_FWD_PKT_CNT_MEM = {"TNS_TXQ_CNT_PT_FW_PKT_CTX",},
    XP_TXQ_CNT_CONFIG_PORT_LENGTH_COUNTERS_MEM = {"TNS_TXQ_CNT_PT_LEN_CTX",},
    XP_TXQ_CNT_CONFIG_QAC_BIST_STATUS_DONE = {"TNS_TXQ_CNT_QAC_BIST_STDN",},
    XP_TXQ_CNT_CONFIG_Q_AVG_LENGTH_COUNTERS_MEM = {"TNS_TXQ_CNT_Q_AVG_LEN_CTX",},
    XP_TXQ_CNT_CONFIG_Q_AVG_LENGTH_COUNTERS_MEM_ECC_LOG = {"TNS_TXQ_CNT_Q_ALCM_ECC_LOG",},
    XP_TXQ_CNT_CONFIG_Q_DROP_LEN_CNT_MEM = {"TNS_TXQ_CNT_Q_DRP_LEN_CTX",},
    XP_TXQ_CNT_CONFIG_Q_DROP_LEN_CNT_MEM_ECC_LOG = {"TNS_TXQ_CNT_Q_DLCM_ECC_LOG",},
    XP_TXQ_CNT_CONFIG_Q_DROP_PKT_CNT_MEM = {"TNS_TXQ_CNT_Q_DRP_PKT_CTX",},
    XP_TXQ_CNT_CONFIG_Q_DROP_PKT_CNT_MEM_ECC_LOG = {"TNS_TXQ_CNT_Q_DPCM_ECC_LOG",},
    XP_TXQ_CNT_CONFIG_Q_FWD_LEN_CNT_MEM = {"TNS_TXQ_CNT_Q_FW_LEN_CTX",},
    XP_TXQ_CNT_CONFIG_Q_FWD_LEN_CNT_MEM_ECC_LOG = {"TNS_TXQ_CNT_Q_FLCM_ECC_LOG",},
    XP_TXQ_CNT_CONFIG_Q_FWD_PKT_CNT_MEM = {"TNS_TXQ_CNT_Q_FW_PKT_CTX",},
    XP_TXQ_CNT_CONFIG_Q_FWD_PKT_CNT_MEM_ECC_LOG = {"TNS_TXQ_CNT_Q_FPCM_ECC_LOG",},
    XP_TXQ_CNT_CONFIG_Q_LENGTH_COUNTERS_MEM = {"TNS_TXQ_CNT_Q_LEN_CTX",},
    XP_TXQ_CNT_CONFIG_Q_OLD_LENGTH_COUNTERS_MEM = {"TNS_TXQ_CNT_Q_OLD_LEN_CTX",},
    XP_TXQ_CNT_CONFIG_Q_OLD_LENGTH_COUNTERS_MEM_ECC_LOG = {"TNS_TXQ_CNT_Q_OLCM_ECC_LOG",},
    XP_TXQ_CNT_CONFIG_SCRATCHPAD = {"TNS_TXQ_CNT_SPAD",},
    XP_TXQ_CNT_CONFIG_SHARED_PKT_LEN_MAX_LIMIT__0 = {"TNS_TXQ_CNT_SHRD_PKT_LEN_MAXX",},
    XP_TXQ_CNT_CONFIG_SHARED_PKT_LEN__0 = {"TNS_TXQ_CNT_SHRD_PKT_LENX",},
    XP_TXQ_CNT_CONFIG_TC_CNT_MEM = {"TNS_TXQ_CNT_TC_CNT_MEMX",},
    XP_TXQ_CNT_CONFIG_TC_PFL_MEM = {"TNS_TXQ_CNT_TC_PFL_MEMX",},
    XP_TXQ_CNT_CONFIG_TOTAL_MC_PKT_CNT = {"TNS_TXQ_CNT_TL_MC_PKT_CT",},
    XP_TXQ_CNT_CONFIG_TOTAL_MC_PKT_CNT_MAX_LIMIT = {"TNS_TXQ_CNT_TL_MCPKT_CT_MAX",},
    XP_TXQ_CNT_CONFIG_TOTAL_MC_PKT_LEN = {"TNS_TXQ_CNT_TL_MC_PKT_LEN",},
    XP_TXQ_CNT_CONFIG_TOTAL_MC_PKT_LEN_MAX_LIMIT = {"TNS_TXQ_CNT_TL_MCPKT_LEN_MAX",},
    XP_TXQ_CNT_CONFIG_TOTAL_PKT_CNT = {"TNS_TXQ_CNT_TL_PKT_CT",},
    XP_TXQ_CNT_CONFIG_TOTAL_PKT_CNT_MAX_LIMIT = {"TNS_TXQ_CNT_TL_PKT_CT_MAX",},
    XP_TXQ_CNT_CONFIG_TOTAL_PKT_LEN = {"TNS_TXQ_CNT_TL_PKT_LEN",},
    XP_TXQ_CNT_CONFIG_TOTAL_PKT_LEN_MAX_LIMIT = {"TNS_TXQ_CNT_TL_PKT_LEN_MAX",},
    XP_TXQ_CNT_CONFIG_XP_TXQ_CNT_CONFIGLOCKREG = {"TNS_TXQ_CNT_LOCK",},
    XP_TXQ_DQ_CONFIG_DQ_BIST_STATUS_DONE = {"TNS_TXQ_DQ_BIST_STDN",},
    XP_TXQ_DQ_CONFIG_DQ_BYTE_CNT_OFFSET_CFG = {"TNS_TXQ_DQ_BYTE_CT_OFF_W0","TNS_TXQ_DQ_BYTE_CT_OFF_W1","TNS_TXQ_DQ_BYTE_CT_OFF_W2","TNS_TXQ_DQ_BYTE_CT_OFF_W3","TNS_TXQ_DQ_BYTE_CT_OFF_W4",},
    XP_TXQ_DQ_CONFIG_DQ_DRTBAF_INTR_ENABLE_HI = {"TNS_TXQ_DQ_DRTBAF_INT_EN_HI",},
    XP_TXQ_DQ_CONFIG_DQ_DRTBAF_INTR_ENABLE_LO = {"TNS_TXQ_DQ_DRTBAF_INT_EN_LO",},
    XP_TXQ_DQ_CONFIG_DQ_DRTBAF_INTR_FORCE = {"TNS_TXQ_DQ_DRTBAF_INT_FRC",},
    XP_TXQ_DQ_CONFIG_DQ_DRTBAF_INTR_STATUS = {"TNS_TXQ_DQ_DRTBAF_INT_W1C",},
    XP_TXQ_DQ_CONFIG_DQ_ECC_CFG = {"TNS_TXQ_DQ_ECC_CTL",},
    XP_TXQ_DQ_CONFIG_DQ_INTR = {"TNS_TXQ_DQ_INT_RO",},
    XP_TXQ_DQ_CONFIG_SCRATCHPAD = {"TNS_TXQ_DQ_SPAD",},
    XP_TXQ_DQ_CONFIG_TB_ACCESS_FIFO_CFG = {"TNS_TXQ_DQ_TB_AFIFX",},
    XP_TXQ_DQ_CONFIG_TB_ACCESS_FIFO_ECC_LOG = {"TNS_TXQ_DQ_TB_AFIF_ECC_LOG",},
    XP_TXQ_DQ_CONFIG_TB_ACCESS_FIFO_FC_THRESHOLD_CFG = {"TNS_TXQ_DQ_TB_AFIF_FC_THR",},
    XP_TXQ_DQ_CONFIG_TB_ACCESS_FIFO_PTR = {"TNS_TXQ_DQ_TB_AFIF_PTR",},
    XP_TXQ_DQ_CONFIG_TB_ACCESS_FIFO_USAGE = {"TNS_TXQ_DQ_TB_AFIF_USAGE",},
    XP_TXQ_DQ_CONFIG_XP_TXQ_DQ_CONFIGLOCKREG = {"TNS_TXQ_DQ_LOCK",},
    XP_TXQ_DQ_H1_SCH_CONFIG_DQ_H1_SCH_ECC_CFG = {"TNS_TXQ_DQ_H1S_ECC_CTL",},
    XP_TXQ_DQ_H1_SCH_CONFIG_FAST_UPD_IDX_TO_Q_MAP_CFG = {"TNS_TXQ_DQ_H1S_FSHP_I2QX",},
    XP_TXQ_DQ_H1_SCH_CONFIG_H1_SCH_CB_FAST_UPD_SHAPERS_MEM_CFG = {"TNS_TXQ_DQ_H1S_FSHP_MEMX_W0","TNS_TXQ_DQ_H1S_FSHP_MEMX_W1","TNS_TXQ_DQ_H1S_FSHP_MEMX_W2",},
    XP_TXQ_DQ_H1_SCH_CONFIG_H1_SCH_CB_SLOW_UPD_SHAPERS_MEM_CFG = {"TNS_TXQ_DQ_H1S_SSHP_MEMX_W0","TNS_TXQ_DQ_H1S_SSHP_MEMX_W1","TNS_TXQ_DQ_H1S_SSHP_MEMX_W2",},
    XP_TXQ_DQ_H1_SCH_CONFIG_H1_SCH_DWRR_CFG_STATE_MEM_CFG = {"TNS_TXQ_DQ_H1S_DWRR_CST_MEMX",},
    XP_TXQ_DQ_H1_SCH_CONFIG_H1_SCH_DWRR_MEM_ECC_LOG = {"TNS_TXQ_DQ_H1S_DWRR_ECC_LOG",},
    XP_TXQ_DQ_H1_SCH_CONFIG_H1_SCH_INTR_ENABLE_HI = {"TNS_TXQ_DQ_H1S_INT_EN_HI",},
    XP_TXQ_DQ_H1_SCH_CONFIG_H1_SCH_INTR_ENABLE_LO = {"TNS_TXQ_DQ_H1S_INT_EN_LO",},
    XP_TXQ_DQ_H1_SCH_CONFIG_H1_SCH_INTR_FORCE = {"TNS_TXQ_DQ_H1S_INT_FRC",},
    XP_TXQ_DQ_H1_SCH_CONFIG_H1_SCH_INTR_STATUS = {"TNS_TXQ_DQ_H1S_INT_W1C",},
    XP_TXQ_DQ_H1_SCH_CONFIG_H1_SCH_TM_CONFIG_STATE_CFG = {"TNS_TXQ_DQ_H1S_TM_CSTX_W0","TNS_TXQ_DQ_H1S_TM_CSTX_W1","TNS_TXQ_DQ_H1S_TM_CSTX_W10","TNS_TXQ_DQ_H1S_TM_CSTX_W11","TNS_TXQ_DQ_H1S_TM_CSTX_W12","TNS_TXQ_DQ_H1S_TM_CSTX_W13","TNS_TXQ_DQ_H1S_TM_CSTX_W14","TNS_TXQ_DQ_H1S_TM_CSTX_W15","TNS_TXQ_DQ_H1S_TM_CSTX_W16","TNS_TXQ_DQ_H1S_TM_CSTX_W17","TNS_TXQ_DQ_H1S_TM_CSTX_W18","TNS_TXQ_DQ_H1S_TM_CSTX_W19","TNS_TXQ_DQ_H1S_TM_CSTX_W2","TNS_TXQ_DQ_H1S_TM_CSTX_W20","TNS_TXQ_DQ_H1S_TM_CSTX_W21","TNS_TXQ_DQ_H1S_TM_CSTX_W22","TNS_TXQ_DQ_H1S_TM_CSTX_W23","TNS_TXQ_DQ_H1S_TM_CSTX_W24","TNS_TXQ_DQ_H1S_TM_CSTX_W25","TNS_TXQ_DQ_H1S_TM_CSTX_W26","TNS_TXQ_DQ_H1S_TM_CSTX_W27","TNS_TXQ_DQ_H1S_TM_CSTX_W28","TNS_TXQ_DQ_H1S_TM_CSTX_W3","TNS_TXQ_DQ_H1S_TM_CSTX_W4","TNS_TXQ_DQ_H1S_TM_CSTX_W5","TNS_TXQ_DQ_H1S_TM_CSTX_W6","TNS_TXQ_DQ_H1S_TM_CSTX_W7","TNS_TXQ_DQ_H1S_TM_CSTX_W8","TNS_TXQ_DQ_H1S_TM_CSTX_W9",},
    XP_TXQ_DQ_H1_SCH_CONFIG_H1_SCH_TM_MEM_ECC_LOG = {"TNS_TXQ_DQ_H1S_TM_ECC_LOG",},
    XP_TXQ_DQ_H1_SCH_CONFIG_QCN_CHANGE = {"TNS_TXQ_DQ_QCN_CHANGE",},
    XP_TXQ_DQ_H1_SCH_CONFIG_QCN_GLOBAL_CFG = {"TNS_TXQ_DQ_QCN_GBL_CFG_W0","TNS_TXQ_DQ_QCN_GBL_CFG_W1",},
    XP_TXQ_DQ_H1_SCH_CONFIG_QCN_MEM_CFG = {"TNS_TXQ_DQ_QCN_MEMX_W0","TNS_TXQ_DQ_QCN_MEMX_W1",},
    XP_TXQ_DQ_H1_SCH_CONFIG_QCN_MEM_ECC_LOG = {"TNS_TXQ_DQ_QCN_ECC_LOG",},
    XP_TXQ_DQ_H1_SCH_CONFIG_QCN_QMAP_MEM_CFG = {"TNS_TXQ_DQ_QCN_QMAP_MEMX_W0","TNS_TXQ_DQ_QCN_QMAP_MEMX_W1","TNS_TXQ_DQ_QCN_QMAP_MEMX_W2",},
    XP_TXQ_DQ_H1_SCH_CONFIG_QCN_QMAP_MEM_ECC_LOG = {"TNS_TXQ_DQ_QCN_QMAP_ECC_LOG",},
    XP_TXQ_DQ_H1_SCH_CONFIG_QCN_RNG_CFG = {"TNS_TXQ_DQ_QCN_RNG_CFG",},
    XP_TXQ_DQ_H1_SCH_CONFIG_QCN_SLOW_UPDATE_FIFO_CFG = {"TNS_TXQ_DQ_QCN_SUPD_FIFX",},
    XP_TXQ_DQ_H1_SCH_CONFIG_QCN_TIME = {"TNS_TXQ_DQ_QCN_TIME",},
    XP_TXQ_DQ_H1_SCH_CONFIG_Q_CB_FAST_UPD_SHAPERS_ADDR_MAP_CFG = {"TNS_TXQ_DQ_H1S_QFSHP_ADR_MAP",},
    XP_TXQ_DQ_H1_SCH_CONFIG_Q_CB_FAST_UPD_SHAPERS_CHK_CFG = {"TNS_TXQ_DQ_H1S_QFSHP_CHK_CFG",},
    XP_TXQ_DQ_H1_SCH_CONFIG_Q_CB_FAST_UPD_SHAPERS_MAP_CFG = {"TNS_TXQ_DQ_H1S_QFSHP_MAP_CFG",},
    XP_TXQ_DQ_H1_SCH_CONFIG_Q_CB_SHAPERS_MTU_CFG = {"TNS_TXQ_DQ_H1S_QSHP_MTU_CFG",},
    XP_TXQ_DQ_H1_SCH_CONFIG_Q_DWRR_MTU_CFG = {"TNS_TXQ_DQ_H1S_QDWRR_MTU_CFG",},
    XP_TXQ_DQ_H1_SCH_CONFIG_Q_GENERAL_CFG = {"TNS_TXQ_DQ_H1S_Q_GEN_CFG",},
    XP_TXQ_DQ_H1_SCH_CONFIG_Q_PKT_CNT_LIMIT_MEM_CFG = {"TNS_TXQ_DQ_H1S_QPKT_CT_LMTX",},
    XP_TXQ_DQ_H1_SCH_CONFIG_Q_PKT_CNT_MEM_CFG = {"TNS_TXQ_DQ_H1S_QPKT_CT_MEMX",},
    XP_TXQ_DQ_H1_SCH_CONFIG_Q_PKT_CNT_NOT_ZERO_MEM_CFG = {"TNS_TXQ_DQ_H1S_QPKT_CT_NZX",},
    XP_TXQ_DQ_H1_SCH_CONFIG_Q_PKT_FULL_PROFILE_MAP_CFG = {"TNS_TXQ_DQ_H1S_QPKT_FPRF_MAP",},
    XP_TXQ_DQ_H1_SCH_CONFIG_Q_SLOW_SHAPER_MEM_ECC_LOG = {"TNS_TXQ_DQ_H1S_QSSHP_ECC_LOG",},
    XP_TXQ_DQ_H1_SCH_CONFIG_SCRATCHPAD = {"TNS_TXQ_DQ_H1S_SPAD",},
    XP_TXQ_DQ_H1_SCH_CONFIG_XP_TXQ_DQ_H1_SCH_CONFIGLOCKREG = {"TNS_TXQ_DQ_H1S_LOCK",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_DQ_PAUSE_FOR_CPU_ACCESS_CFG = {"TNS_TXQ_DQ_PPS_PUS_4_CPU_ACS",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_DQ_PORT_SPEED_MEM_CFG = {"TNS_TXQ_DQ_PPS_PORT_SPD_MEMX",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_FORCE_PORT_PACING_MASK_OFF = {"TNS_TXQ_DQ_PPS_FRC_PTP_MSKOF",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_FORCE_PORT_PACING_MASK_ON = {"TNS_TXQ_DQ_PPS_FRC_PTP_MSKON",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_PIPE_SCH_CB_FAST_UPD_SHAPERS_MEM_CFG = {"TNS_TXQ_DQ_PPS_FSHP_MEMX",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_PIPE_SCH_DWRR_CFG_STATE_MEM_CFG = {"TNS_TXQ_DQ_PPS_DWRR_CST_MEMX",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_PIPE_SCH_INTR_ENABLE_HI = {"TNS_TXQ_DQ_PPS_INT_EN_HI",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_PIPE_SCH_INTR_ENABLE_LO = {"TNS_TXQ_DQ_PPS_INT_EN_LO",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_PIPE_SCH_INTR_FORCE = {"TNS_TXQ_DQ_PPS_INT_FRC",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_PIPE_SCH_INTR_STATUS = {"TNS_TXQ_DQ_PPS_INT_W1C",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_PIPE_SCH_TM_CFG_DATA_CFG = {"TNS_TXQ_DQ_PPS_TM_CFG_DAT",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_PORT_CB_SHAPERS_MTU_CFG = {"TNS_TXQ_DQ_PPS_PSHP_MTU_CFG",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_PORT_DWRR_MTU_CFG = {"TNS_TXQ_DQ_PPS_PDWRR_MTU_CFG",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_PORT_GENERAL_CFG = {"TNS_TXQ_DQ_PPS_PT_GEN_CFG",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_PORT_PACING_MASK_CYCLES = {"TNS_TXQ_DQ_PPS_PTP_MSKCY_W0","TNS_TXQ_DQ_PPS_PTP_MSKCY_W1","TNS_TXQ_DQ_PPS_PTP_MSKCY_W2","TNS_TXQ_DQ_PPS_PTP_MSKCY_W3",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_PORT_PKT_CNT_LIMIT_MEM_CFG = {"TNS_TXQ_DQ_PPS_PPKT_CT_LMTX",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_PORT_PKT_CNT_MEM_CFG = {"TNS_TXQ_DQ_PPS_PPKT_CT_MEMX",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_PORT_PKT_CNT_NOT_ZERO_MEM_CFG = {"TNS_TXQ_DQ_PPS_PPKT_CT_NZX",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_SCRATCHPAD = {"TNS_TXQ_DQ_PPS_SPAD",},
    XP_TXQ_DQ_PIPE_SCH_CONFIG_XP_TXQ_DQ_PIPE_SCH_CONFIGLOCKREG = {"TNS_TXQ_DQ_PPS_LOCK",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_DQ_PORT_SCH_ECC_CFG = {"TNS_TXQ_DQ_PTS_ECC_CTL",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_FAST_UPD_IDX_TO_H1_MAP_CFG = {"TNS_TXQ_DQ_PTS_FSHP_I2HX",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_H1_CB_FAST_UPD_SHAPERS_ADDR_MAP_CFG = {"TNS_TXQ_DQ_PTS_HFSHP_ADR_MAP",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_H1_CB_FAST_UPD_SHAPERS_CHK_CFG = {"TNS_TXQ_DQ_PTS_HFSHP_CHK_CFG",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_H1_CB_FAST_UPD_SHAPERS_MAP_CFG = {"TNS_TXQ_DQ_PTS_HFSHP_MAP_CFG",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_H1_CB_SHAPERS_MTU_CFG = {"TNS_TXQ_DQ_PTS_HSHP_MTU_CFG",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_H1_DWRR_MTU_CFG = {"TNS_TXQ_DQ_PTS_HDWRR_MTU_CFG",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_H1_GENERAL_CFG = {"TNS_TXQ_DQ_PTS_H1_GEN_CFG",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_H1_PKT_CNT_LIMIT_MEM_CFG = {"TNS_TXQ_DQ_PTS_HPKT_CT_LMTX",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_H1_PKT_CNT_MEM_CFG = {"TNS_TXQ_DQ_PTS_HPKT_CT_MEMX",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_H1_PKT_CNT_NOT_ZERO_MEM_CFG = {"TNS_TXQ_DQ_PTS_HPKT_CT_NZX",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_H1_PKT_FULL_PROFILE_MAP_CFG = {"TNS_TXQ_DQ_PTS_HPKT_FPRF_MAP",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_H1_SLOW_SHAPER_MEM_ECC_LOG = {"TNS_TXQ_DQ_PTS_HSSHP_ECC_LOG",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_PORT_SCH_CB_FAST_UPD_SHAPERS_MEM_CFG = {"TNS_TXQ_DQ_PTS_FSHP_MEMX_W0","TNS_TXQ_DQ_PTS_FSHP_MEMX_W1","TNS_TXQ_DQ_PTS_FSHP_MEMX_W2",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_PORT_SCH_CB_SLOW_UPD_SHAPERS_MEM_CFG = {"TNS_TXQ_DQ_PTS_SSHP_MEMX_W0","TNS_TXQ_DQ_PTS_SSHP_MEMX_W1","TNS_TXQ_DQ_PTS_SSHP_MEMX_W2",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_PORT_SCH_DWRR_CFG_STATE_MEM_CFG = {"TNS_TXQ_DQ_PTS_DWRR_CST_MEMX",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_PORT_SCH_DWRR_MEM_ECC_LOG = {"TNS_TXQ_DQ_PTS_DWRR_ECC_LOG",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_PORT_SCH_INTR_ENABLE_HI = {"TNS_TXQ_DQ_PTS_INT_EN_HI",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_PORT_SCH_INTR_ENABLE_LO = {"TNS_TXQ_DQ_PTS_INT_EN_LO",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_PORT_SCH_INTR_FORCE = {"TNS_TXQ_DQ_PTS_INT_FRC",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_PORT_SCH_INTR_STATUS = {"TNS_TXQ_DQ_PTS_INT_W1C",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_PORT_SCH_TM_CONFIG_CFG = {"TNS_TXQ_DQ_PTS_TM_CFGX_W0","TNS_TXQ_DQ_PTS_TM_CFGX_W1","TNS_TXQ_DQ_PTS_TM_CFGX_W2","TNS_TXQ_DQ_PTS_TM_CFGX_W3","TNS_TXQ_DQ_PTS_TM_CFGX_W4","TNS_TXQ_DQ_PTS_TM_CFGX_W5","TNS_TXQ_DQ_PTS_TM_CFGX_W6",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_PORT_SCH_TM_STATE_CFG = {"TNS_TXQ_DQ_PTS_TM_STTX",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_SCRATCHPAD = {"TNS_TXQ_DQ_PTS_SPAD",},
    XP_TXQ_DQ_PORT_SCH_CONFIG_XP_TXQ_DQ_PORT_SCH_CONFIGLOCKREG = {"TNS_TXQ_DQ_PTS_LOCK",},
    XP_TXQ_EQ_CONFIG_AQM_LAT_FIFO_CFG = {"TNS_TXQ_EQ_AQM_LFIFX_WX",},
    XP_TXQ_EQ_CONFIG_AQM_QUERY_WRR_SP_ARB_MODE = {"TNS_TXQ_EQ_AQMQ_WSARB_MODE",},
    XP_TXQ_EQ_CONFIG_AQM_QUERY_WRR_SP_ARB_WEIGHT = {"TNS_TXQ_EQ_AQMQ_WSARB_WGT",},
    XP_TXQ_EQ_CONFIG_CFG_MC_10G_SPD_MAP = {"TNS_TXQ_EQ_MC_10G_SPD_MAP",},
    XP_TXQ_EQ_CONFIG_CFG_MC_40G_SPD_MAP = {"TNS_TXQ_EQ_MC_40G_SPD_MAP",},
    XP_TXQ_EQ_CONFIG_CFG_MC_MISC_SPD_MAP = {"TNS_TXQ_EQ_MC_MISC_SPD_MAP",},
    XP_TXQ_EQ_CONFIG_CFG_SPARE = {"TNS_TXQ_CFG_SPARE",},
    XP_TXQ_EQ_CONFIG_CLEAR_TOKEN_WAITING_CFG = {"TNS_TXQ_EQ_CLR_PT_WAIT_EOP",},
    XP_TXQ_EQ_CONFIG_CUT_THRU_BYTE_CNT_CFG = {"TNS_TXQ_EQ_CUT_THRU_BCNT_CFG",},
    XP_TXQ_EQ_CONFIG_CUT_THRU_NUM_PAGES_USED_CFG = {"TNS_TXQ_EQ_CUT_THRU_NPGS_CFG",},
    XP_TXQ_EQ_CONFIG_DIST_FIFO_USAGE = {"TNS_TXQ_EQ_DIST_FIF_USAGE",},
    XP_TXQ_EQ_CONFIG_DIST_OUT_WRR_SP_ARB_MODE = {"TNS_TXQ_EQ_DISTO_WSARB_MODE",},
    XP_TXQ_EQ_CONFIG_DIST_OUT_WRR_SP_ARB_WEIGHT = {"TNS_TXQ_EQ_DISTO_WSARB_WGT",},
    XP_TXQ_EQ_CONFIG_DIST_SOURCE_EM_DROP_COUNT = {"TNS_TXQ_EQ_DISTS_EM_DRP_CT",},
    XP_TXQ_EQ_CONFIG_DIST_SOURCE_MC_DROP_COUNT = {"TNS_TXQ_EQ_DISTS_MC_DRP_CT",},
    XP_TXQ_EQ_CONFIG_EM_COPY_CFG = {"TNS_TXQ_EQ_EM_COPY_CFG",},
    XP_TXQ_EQ_CONFIG_EM_FIFO_CFG = {"TNS_TXQ_EQ_EM_FIFX_WX",},
    XP_TXQ_EQ_CONFIG_EM_FIFO_FC_THRESHOLD_CFG = {"TNS_TXQ_EQ_EM_FIF_FC_THR",},
    XP_TXQ_EQ_CONFIG_EM_PACKET_DROP_COUNT = {"TNS_TXQ_EQ_EM_PKT_DRP_CT",},
    XP_TXQ_EQ_CONFIG_EM_SDMA_WRR_SP_ARB_MODE = {"TNS_TXQ_EQ_EMSD_WSARB_MODE",},
    XP_TXQ_EQ_CONFIG_EM_SDMA_WRR_SP_ARB_WEIGHT = {"TNS_TXQ_EQ_EMSD_WSARB_WGT",},
    XP_TXQ_EQ_CONFIG_EOP_MEM_CFG = {"TNS_TXQ_EQ_EOP_MEMX",},
    XP_TXQ_EQ_CONFIG_EQ_BIST_STATUS_DONE = {"TNS_TXQ_EQ_BIST_STDN",},
    XP_TXQ_EQ_CONFIG_EQ_ECC_CFG = {"TNS_TXQ_EQ_ECC_CTL",},
    XP_TXQ_EQ_CONFIG_EQ_EM_FIFO_CFG = {"TNS_TXQ_EQ_EQEM_FIFX_WX",},
    XP_TXQ_EQ_CONFIG_EQ_FIFO_USAGE = {"TNS_TXQ_EQ_FIF_USAGE",},
    XP_TXQ_EQ_CONFIG_EQ_INTR_ENABLE_HI = {"TNS_TXQ_EQ_INT_EN_HI",},
    XP_TXQ_EQ_CONFIG_EQ_INTR_ENABLE_LO = {"TNS_TXQ_EQ_INT_EN_LO",},
    XP_TXQ_EQ_CONFIG_EQ_INTR_FORCE = {"TNS_TXQ_EQ_INT_FRC",},
    XP_TXQ_EQ_CONFIG_EQ_INTR_STATUS = {"TNS_TXQ_EQ_INT_W1C",},
    XP_TXQ_EQ_CONFIG_EQ_MC_FIFO_CFG = {"TNS_TXQ_EQ_MC_FIFX_WX",},
    XP_TXQ_EQ_CONFIG_EQ_PFC_MAP_MEM = {"TNS_TXQ_EQ_PFC_MAP_MEMX",},
    XP_TXQ_EQ_CONFIG_EQ_PFC_MAP_MEM_ECC_LOG = {"TNS_TXQ_EQ_PFC_MAP_ECC_LOG",},
    XP_TXQ_EQ_CONFIG_EQ_UC_FIFO_CFG = {"TNS_TXQ_EQ_UC_FIFX_WX",},
    XP_TXQ_EQ_CONFIG_LP2PP_MEM_CFG = {"TNS_TXQ_EQ_LP2PP_MEMX",},
    XP_TXQ_EQ_CONFIG_MC2DROP_COUNT = {"TNS_TXQ_EQ_MC2DROP_CT",},
    XP_TXQ_EQ_CONFIG_MC2DROP_FIFO_CFG = {"TNS_TXQ_EQ_MC2DROP_FIFX_WX",},
    XP_TXQ_EQ_CONFIG_MC_10G_REPLICATION_FIFO_CFG = {"TNS_TXQ_EQ_MC_10G_REP_FIFX_WX",},
    XP_TXQ_EQ_CONFIG_MC_40G_REPLICATION_FIFO_CFG = {"TNS_TXQ_EQ_MC_40G_REP_FIFX_WX",},
    XP_TXQ_EQ_CONFIG_MC_MISC_REPLICATION_FIFO_CFG = {"TNS_TXQ_EQ_MC_MISC_REP_FIFX_WX",},
    XP_TXQ_EQ_CONFIG_MC_SRC_FIFO_FC_THRESHOLD_CFG = {"TNS_TXQ_EQ_MC_SRC_FIF_FC_THR",},
    XP_TXQ_EQ_CONFIG_PAGE_CLEAR_COUNT = {"TNS_TXQ_EQ_PG_CLR_CT",},
    XP_TXQ_EQ_CONFIG_PORT_SPEED_MEM_CFG = {"TNS_TXQ_EQ_PT_SPD_MEMX",},
    XP_TXQ_EQ_CONFIG_QUERY_OUT_FIFO_CFG = {"TNS_TXQ_EQ_QUERY_OFIFX_WX",},
    XP_TXQ_EQ_CONFIG_QUERY_OUT_FIFO_MAX_CREDIT_CFG = {"TNS_TXQ_EQ_QUERY_OFIF_MAXCRD",},
    XP_TXQ_EQ_CONFIG_SCRATCHPAD = {"TNS_TXQ_EQ_SPAD",},
    XP_TXQ_EQ_CONFIG_TAIL_REQ_COUNT = {"TNS_TXQ_EQ_TAIL_REQ_CT",},
    XP_TXQ_EQ_CONFIG_TB_WR_COUNT = {"TNS_TXQ_EQ_TB_WR_CT",},
    XP_TXQ_EQ_CONFIG_THREE_SPEED_WRR_SP_ARB_MODE = {"TNS_TXQ_EQ_3SPD_WSARB_MODE",},
    XP_TXQ_EQ_CONFIG_THREE_SPEED_WRR_SP_ARB_WEIGHT = {"TNS_TXQ_EQ_3SPD_WSARB_WGT",},
    XP_TXQ_EQ_CONFIG_TOKEN_MEM_CFG = {"TNS_TXQ_EQ_TOKEN_MEMX_WX",},
    XP_TXQ_EQ_CONFIG_WR_TOKEN_LAT_FIFO_THRESHOLD_CFG = {"TNS_TXQ_EQ_WR_TOKEN_LFIF_THR",},
    XP_TXQ_EQ_CONFIG_XP_TXQ_EQ_CONFIGLOCKREG = {"TNS_TXQ_EQ_LOCK",},
    XP_TXQ_QMAP_CONFIG_AQM_PFL_MEM = {"TNS_TXQ_QMAP_AQM_PFL_MEMX_W0","TNS_TXQ_QMAP_AQM_PFL_MEMX_W1","TNS_TXQ_QMAP_AQM_PFL_MEMX_W2","TNS_TXQ_QMAP_AQM_PFL_MEMX_W3","TNS_TXQ_QMAP_AQM_PFL_MEMX_W4","TNS_TXQ_QMAP_AQM_PFL_MEMX_W5","TNS_TXQ_QMAP_AQM_PFL_MEMX_W6",},
    XP_TXQ_QMAP_CONFIG_EQ_CFG_MEM = {"TNS_TXQ_QMAP_EQ_CFG_MEMX",},
    XP_TXQ_QMAP_CONFIG_EQ_CFG_MEM_ECC_LOG = {"TNS_TXQ_QMAP_EQ_CFG_ECC_LOG",},
    XP_TXQ_QMAP_CONFIG_EQ_QUERY_COUNT = {"TNS_TXQ_QMAP_EQ_QUERY_CT",},
    XP_TXQ_QMAP_CONFIG_EQ_REPLY_COUNT = {"TNS_TXQ_QMAP_EQ_REPLY_CT",},
    XP_TXQ_QMAP_CONFIG_H1_FULL_CFG_MEM = {"TNS_TXQ_QMAP_H1_FULL_CFG_MEMX",},
    XP_TXQ_QMAP_CONFIG_PORT_FULL_CFG_MEM = {"TNS_TXQ_QMAP_PTF_CFG_MEMX",},
    XP_TXQ_QMAP_CONFIG_QCN_CP_RNG_CFG = {"TNS_TXQ_QMAP_QCN_CP_RNG",},
    XP_TXQ_QMAP_CONFIG_QMAP_ECC_CFG = {"TNS_TXQ_QMAP_ECC_CTL",},
    XP_TXQ_QMAP_CONFIG_QMAP_EN_CFG = {"TNS_TXQ_QMAP_EN_CFG",},
    XP_TXQ_QMAP_CONFIG_QMAP_INTR_ENABLE_HI = {"TNS_TXQ_QMAP_INT_EN_HI",},
    XP_TXQ_QMAP_CONFIG_QMAP_INTR_ENABLE_LO = {"TNS_TXQ_QMAP_INT_EN_LO",},
    XP_TXQ_QMAP_CONFIG_QMAP_INTR_FORCE = {"TNS_TXQ_QMAP_INT_FRC",},
    XP_TXQ_QMAP_CONFIG_QMAP_INTR_STATUS = {"TNS_TXQ_QMAP_INT_W1C",},
    XP_TXQ_QMAP_CONFIG_QMAP_TABLE_INDEX_CFG__0 = {"TNS_TXQ_QMAP_TBL_IDX_CFGX_W0","TNS_TXQ_QMAP_TBL_IDX_CFGX_W1","TNS_TXQ_QMAP_TBL_IDX_CFGX_W2",},
    XP_TXQ_QMAP_CONFIG_QMAP_TABLE_MEM = {"TNS_TXQ_QMAP_TBL_MEMX",},
    XP_TXQ_QMAP_CONFIG_QMAP_TABLE_MEM_ECC_LOG = {"TNS_TXQ_QMAP_TBL_ECC_LOG",},
    XP_TXQ_QMAP_CONFIG_QMAP_WRR_SP_ARB_MODE_CFG = {"TNS_TXQ_QMAP_WSARB_MODE",},
    XP_TXQ_QMAP_CONFIG_QMAP_WRR_SP_ARB_WEIGHT_CFG = {"TNS_TXQ_QMAP_WSARB_WGT",},
    XP_TXQ_QMAP_CONFIG_Q_FULL_CFG_MEM = {"TNS_TXQ_QMAP_Q_FULL_CFG_MEMX",},
    XP_TXQ_QMAP_CONFIG_SCRATCHPAD = {"TNS_TXQ_QMAP_SPAD",},
    XP_TXQ_QMAP_CONFIG_SDE_QUERY_COUNT = {"TNS_TXQ_QMAP_SDE_QUERY_CT",},
    XP_TXQ_QMAP_CONFIG_SDE_REPLY_COUNT = {"TNS_TXQ_QMAP_SDE_REPLY_CT",},
    XP_TXQ_QMAP_CONFIG_SRC_PORT_QMAP_TABLE_CFG = {"TNS_TXQ_SPT_QMAP_TBL_CFG_WX",},
    XP_TXQ_QMAP_CONFIG_WRED_RNG_CFG = {"TNS_TXQ_QMAP_WRED_RNG_CFG",},
    XP_TXQ_QMAP_CONFIG_XP_TXQ_QMAP_CONFIGLOCKREG = {"TNS_TXQ_QMAP_LOCK",},
    XP_TXQ_TBM_CONFIG_FT_CNT_DATA_CFG = {"TNS_TXQ_TBM_FT_CNT_DAT_CFG",},
    XP_TXQ_TBM_CONFIG_FT_CNT_INIT_CFG = {"TNS_TXQ_TBM_FT_CNT_INIT_CFG",},
    XP_TXQ_TBM_CONFIG_FT_CNT_THRESHOLD_CFG = {"TNS_TXQ_TBM_FT_CNT_THR",},
    XP_TXQ_TBM_CONFIG_FT_FIFO_DEBUG = {"TNS_TXQ_TBM_FT_FIF_DBG",},
    XP_TXQ_TBM_CONFIG_FT_PREFETCH = {"TNS_TXQ_TBM_FT_PREFETCH_W0","TNS_TXQ_TBM_FT_PREFETCH_W1","TNS_TXQ_TBM_FT_PREFETCH_W2","TNS_TXQ_TBM_FT_PREFETCH_W3","TNS_TXQ_TBM_FT_PREFETCH_W4","TNS_TXQ_TBM_FT_PREFETCH_W5","TNS_TXQ_TBM_FT_PREFETCH_W6",},
    XP_TXQ_TBM_CONFIG_FT_PREFETCH_COUNT = {"TNS_TXQ_TBM_FT_PREFETCH_CT",},
    XP_TXQ_TBM_CONFIG_HEAD_PTR_MEM_CFG = {"TNS_TXQ_TBM_HEAD_PTR_MEMX",},
    XP_TXQ_TBM_CONFIG_SCRATCHPAD = {"TNS_TXQ_TBM_SPAD",},
    XP_TXQ_TBM_CONFIG_TAIL_PTR_MEM_CFG = {"TNS_TXQ_TBM_TAIL_PTR_MEMX",},
    XP_TXQ_TBM_CONFIG_TBM_ECC_CFG = {"TNS_TXQ_TBM_ECC_CTL",},
    XP_TXQ_TBM_CONFIG_TBM_FT_FIFO_CFG = {"TNS_TXQ_TBM_FT_FIFX_WX",},
    XP_TXQ_TBM_CONFIG_TBM_FT_FIFO_MEM_ECC_LOG = {"TNS_TXQ_TBM_FT_FIF_ECC_LOG",},
    XP_TXQ_TBM_CONFIG_TBM_FT_FIFO_USAGE = {"TNS_TXQ_TBM_FT_FIF_USAGE",},
    XP_TXQ_TBM_CONFIG_TBM_HEAD_PTR_MEM_ECC_LOG = {"TNS_TXQ_TBM_HEAD_PTR_ECC_LOG",},
    XP_TXQ_TBM_CONFIG_TBM_HW_INIT_STATUS = {"TNS_TXQ_TBM_HW_INIT_STA",},
    XP_TXQ_TBM_CONFIG_TBM_INTR_ENABLE_HI = {"TNS_TXQ_TBM_INT_EN_HI",},
    XP_TXQ_TBM_CONFIG_TBM_INTR_ENABLE_LO = {"TNS_TXQ_TBM_INT_EN_LO",},
    XP_TXQ_TBM_CONFIG_TBM_INTR_FORCE = {"TNS_TXQ_TBM_INT_FRC",},
    XP_TXQ_TBM_CONFIG_TBM_INTR_STATUS = {"TNS_TXQ_TBM_INT_W1C",},
    XP_TXQ_TBM_CONFIG_TBM_RESET_CFG = {"TNS_TXQ_TBM_RST_CFG",},
    XP_TXQ_TBM_CONFIG_TBM_TAIL_PTR_MEM_ECC_LOG = {"TNS_TXQ_TBM_TAIL_PTR_ECC_LOG",},
    XP_TXQ_TBM_CONFIG_TBM_TOKEN_ALLOC_COUNT = {"TNS_TXQ_TBM_TOKEN_ALLOC_CT",},
    XP_TXQ_TBM_CONFIG_TBM_TOKEN_FREE_COUNT = {"TNS_TXQ_TBM_TOKEN_FREE_CT",},
    XP_TXQ_TBM_CONFIG_XP_TXQ_TBM_CONFIGLOCKREG = {"TNS_TXQ_TBM_LOCK",},
    XP_TXQ_TB_MEM_CONFIG_SCRATCHPAD = {"TNS_TXQ_TB_SPAD",},
    XP_TXQ_TB_MEM_CONFIG_TB0_MEM_ECC_LOG = {"TNS_TXQ_TB0_ECC_LOG",},
    XP_TXQ_TB_MEM_CONFIG_TB1_MEM_ECC_LOG = {"TNS_TXQ_TB1_ECC_LOG",},
    XP_TXQ_TB_MEM_CONFIG_TB2_MEM_ECC_LOG = {"TNS_TXQ_TB2_ECC_LOG",},
    XP_TXQ_TB_MEM_CONFIG_TB3_MEM_ECC_LOG = {"TNS_TXQ_TB3_ECC_LOG",},
    XP_TXQ_TB_MEM_CONFIG_TBC_BIST_STATUS_DONE = {"TNS_TXQ_TBC_BIST_STDN",},
    XP_TXQ_TB_MEM_CONFIG_TB_ECC_CFG = {"TNS_TXQ_TB_ECC_CTL",},
    XP_TXQ_TB_MEM_CONFIG_TB_MEM_CFG = {"TNS_TXQ_TB_MEMX_WX",},
    XP_TXQ_TB_MEM_CONFIG_TXQ_TB_INT_ENABLE_HI = {"TNS_TXQ_TB_INT_EN_HI",},
    XP_TXQ_TB_MEM_CONFIG_TXQ_TB_INT_ENABLE_LO = {"TNS_TXQ_TB_INT_EN_LO",},
    XP_TXQ_TB_MEM_CONFIG_TXQ_TB_INT_FORCE = {"TNS_TXQ_TB_INT_FRC",},
    XP_TXQ_TB_MEM_CONFIG_TXQ_TB_INT_STATUS = {"TNS_TXQ_TB_INT_W1C",},
    XP_TXQ_TB_MEM_CONFIG_XP_TXQ_TB_MEM_CONFIGLOCKREG = {"TNS_TXQ_TB_LOCK",},
    XP_URW1_CH_CFG_CFG_AFULL_THRESH = {"TNS_SDE_URW1_AFULL_THRESH",},
    XP_URW1_CH_CFG_CFG_CONTROL = {"TNS_SDE_URW1_CONTROL",},
    XP_URW1_CH_CFG_CFG_COR_DIS = {"TNS_SDE_URW1_ECC_CTL_CD",},
    XP_URW1_CH_CFG_CFG_DBG_VLF = {"TNS_SDE_URW1_DBG_VLF",},
    XP_URW1_CH_CFG_CFG_EGR_FLT_TBL = {"TNS_SDE_URW1_EGR_FLT_TBLX_WX",},
    XP_URW1_CH_CFG_CFG_EVIF = {"TNS_SDE_URW1_EVIF_WX",},
    XP_URW1_CH_CFG_CFG_EVIF_TBL = {"TNS_SDE_URW1_EVIF_TBLX_WX",},
    XP_URW1_CH_CFG_CFG_FLIP_ECC = {"TNS_SDE_URW1_ECC_CTL_FLP_W0","TNS_SDE_URW1_ECC_CTL_FLP_W1",},
    XP_URW1_CH_CFG_CFG_IVIF = {"TNS_SDE_URW1_IVIF_WX",},
    XP_URW1_CH_CFG_CFG_IVIF_TBL = {"TNS_SDE_URW1_IVIF_TBLX_WX",},
    XP_URW1_CH_CFG_CFG_MIR_MASK = {"TNS_SDE_URW1_MIR_MASK",},
    XP_URW1_CH_CFG_CFG_RSN_TBL = {"TNS_SDE_URW1_RSN_TBLX",},
    XP_URW1_CH_CFG_CFG_SE_RESP_TBL = {"TNS_SDE_URW1_SE_RESP_TBLX",},
    XP_URW1_CH_CFG_CFG_TMPID_TBL = {"TNS_SDE_URW1_TPID_TBLX_WX",},
    XP_URW1_CH_CFG_CFG_TRT_TBL = {"TNS_SDE_URW1_TRT_TBLX_WX",},
    XP_URW1_CH_CFG_CH_INTR_ENABLE_HI = {"TNS_SDE_URW1_INT_EN_HI_W0","TNS_SDE_URW1_INT_EN_HI_W1",},
    XP_URW1_CH_CFG_CH_INTR_ENABLE_LO = {"TNS_SDE_URW1_INT_EN_LO_W0","TNS_SDE_URW1_INT_EN_LO_W1",},
    XP_URW1_CH_CFG_CH_INTR_FORCE = {"TNS_SDE_URW1_INT_FRC_W0","TNS_SDE_URW1_INT_FRC_W1",},
    XP_URW1_CH_CFG_CH_INTR_STATUS = {"TNS_SDE_URW1_INT_W1C_W0","TNS_SDE_URW1_INT_W1C_W1",},
    XP_URW1_CH_CFG_DBG_SEL = {"TNS_SDE_URW1_DBG_SEL",},
    XP_URW1_CH_CFG_DBG_STATUS_LIVE = {"TNS_SDE_URW1_DBG_STA_LIVE",},
    XP_URW1_CH_CFG_DYN_DBG_VLF = {"TNS_SDE_URW1_DYN_DBG_VLF",},
    XP_URW1_CH_CFG_SCRATCHPAD = {"TNS_SDE_URW1_SPAD",},
    XP_URW1_CH_CFG_XP_URW1_CH_CFGLOCKREG = {"TNS_SDE_URW1_LOCK",},
    XP_URW2A_CH_CFG_CFG_ETAG = {"TNS_SDE_URW2A_ETAG_W0","TNS_SDE_URW2A_ETAG_W1","TNS_SDE_URW2A_ETAG_W2","TNS_SDE_URW2A_ETAG_W3","TNS_SDE_URW2A_ETAG_W4",},
    XP_URW2A_CH_CFG_CFG_HDR = {"TNS_SDE_URW2A_HDR_W0","TNS_SDE_URW2A_HDR_W1","TNS_SDE_URW2A_HDR_W2","TNS_SDE_URW2A_HDR_W3","TNS_SDE_URW2A_HDR_W4",},
    XP_URW2A_CH_CFG_CFG_INSERT_CONST_DATA_TBL = {"TNS_SDE_URW2A_INS_CTD_TBLX_W0","TNS_SDE_URW2A_INS_CTD_TBLX_W1","TNS_SDE_URW2A_INS_CTD_TBLX_W2","TNS_SDE_URW2A_INS_CTD_TBLX_W3","TNS_SDE_URW2A_INS_CTD_TBLX_W4","TNS_SDE_URW2A_INS_CTD_TBLX_W5","TNS_SDE_URW2A_INS_CTD_TBLX_W6","TNS_SDE_URW2A_INS_CTD_TBLX_W7","TNS_SDE_URW2A_INS_CTD_TBLX_W8",},
    XP_URW2A_CH_CFG_CFG_INSERT_MEM_TBL = {"TNS_SDE_URW2A_INS_MEM_TBLX_WX",},
    XP_URW2A_CH_CFG_CFG_RWMEM_TBL = {"TNS_SDE_URW2A_RWMEM_TBLX_WX",},
    XP_URW2A_CH_CFG_DBG_SEL = {"TNS_SDE_URW2A_DBG_SEL",},
    XP_URW2A_CH_CFG_DBG_STATUS_LIVE = {"TNS_SDE_URW2A_DBG_STA_LIVE_WX",},
    XP_URW2A_CH_CFG_SCRATCHPAD = {"TNS_SDE_URW2A_SPAD",},
    XP_URW2A_CH_CFG_XP_URW2A_CH_CFGLOCKREG = {"TNS_SDE_URW2A_LOCK",},
    XP_URW2B_CH_CFG_CFG_CONTROL = {"TNS_SDE_URW2B_CONTROL",},
    XP_URW2B_CH_CFG_CFG_CPU_RCODES_BASE = {"TNS_SDE_URW2B_CPU_RCOD_BASE",},
    XP_URW2B_CH_CFG_CFG_ETAG = {"TNS_SDE_URW2B_ETAG_W0","TNS_SDE_URW2B_ETAG_W1","TNS_SDE_URW2B_ETAG_W2","TNS_SDE_URW2B_ETAG_W3","TNS_SDE_URW2B_ETAG_W4",},
    XP_URW2B_CH_CFG_CFG_HDR = {"TNS_SDE_URW2B_HDR_W0","TNS_SDE_URW2B_HDR_W1","TNS_SDE_URW2B_HDR_W2","TNS_SDE_URW2B_HDR_W3","TNS_SDE_URW2B_HDR_W4",},
    XP_URW2B_CH_CFG_CFG_MIR_MASK = {"TNS_SDE_URW2B_MIR_MASK_W0","TNS_SDE_URW2B_MIR_MASK_W1",},
    XP_URW2B_CH_CFG_CFG_MREIF = {"TNS_SDE_URW2B_MREIF",},
    XP_URW2B_CH_CFG_CFG_MREPTR = {"TNS_SDE_URW2B_MREPTR_W0","TNS_SDE_URW2B_MREPTR_W1","TNS_SDE_URW2B_MREPTR_W2",},
    XP_URW2B_CH_CFG_CFG_MRE_DROP_CNT = {"TNS_SDE_URW2B_MRE_DCNT_W0","TNS_SDE_URW2B_MRE_DCNT_W1","TNS_SDE_URW2B_MRE_DCNT_W2",},
    XP_URW2B_CH_CFG_CFG_MRE_PRI_TBL = {"TNS_SDE_URW2B_MRE_PRI_TBL",},
    XP_URW2B_CH_CFG_CFG_MTU_PRF_TBL = {"TNS_SDE_URW2B_MTU_PRF_TBL_WX",},
    XP_URW2B_CH_CFG_CFG_TCLASS_PRI_MAP_TBL = {"TNS_SDE_URW2B_TCLS_PMAP_TBL",},
    XP_URW2B_CH_CFG_CH_INTR_ENABLE_HI = {"TNS_SDE_URW2B_INT_EN_HI",},
    XP_URW2B_CH_CFG_CH_INTR_ENABLE_LO = {"TNS_SDE_URW2B_INT_EN_LO",},
    XP_URW2B_CH_CFG_CH_INTR_FORCE = {"TNS_SDE_URW2B_INT_FRC",},
    XP_URW2B_CH_CFG_CH_INTR_STATUS = {"TNS_SDE_URW2B_INT_W1C",},
    XP_URW2B_CH_CFG_DBG_SEL = {"TNS_SDE_URW2B_DBG_SEL",},
    XP_URW2B_CH_CFG_DBG_STATUS_LIVE = {"TNS_SDE_URW2B_DBG_STA_LIVE",},
    XP_URW2B_CH_CFG_SCRATCHPAD = {"TNS_SDE_URW2B_SPAD",},
    XP_URW2B_CH_CFG_XP_URW2B_CH_CFGLOCKREG = {"TNS_SDE_URW2B_LOCK",},
    XP_URW3_CH_CFG_CFG_CANONCMDS_TBL = {"TNS_SDE_URW3_CNNCMD_TBLX",},
    XP_URW3_CH_CFG_CFG_CONTROL = {"TNS_SDE_URW3_CONTROL",},
    XP_URW3_CH_CFG_CFG_COR_DIS = {"TNS_SDE_URW3_ECC_CTL_CD",},
    XP_URW3_CH_CFG_CFG_DBG_LPATH_FIFO = {"TNS_SDE_URW3_DBG_LPATHF",},
    XP_URW3_CH_CFG_CFG_DBG_TXQ_RESP_FIFO = {"TNS_SDE_URW3_DBG_TXQ_RPF",},
    XP_URW3_CH_CFG_CFG_ETAG = {"TNS_SDE_URW3_ETAG",},
    XP_URW3_CH_CFG_CFG_EVIF_MREPTR = {"TNS_SDE_URW3_EVIF_MREPTR_W0","TNS_SDE_URW3_EVIF_MREPTR_W1",},
    XP_URW3_CH_CFG_CFG_FLIP_ECC = {"TNS_SDE_URW3_ECC_CTL_FLP_W0","TNS_SDE_URW3_ECC_CTL_FLP_W1","TNS_SDE_URW3_ECC_CTL_FLP_W2",},
    XP_URW3_CH_CFG_CFG_INS0 = {"TNS_SDE_URW3_INS0",},
    XP_URW3_CH_CFG_CFG_INS1 = {"TNS_SDE_URW3_INS1",},
    XP_URW3_CH_CFG_CFG_INS2 = {"TNS_SDE_URW3_INS2",},
    XP_URW3_CH_CFG_CFG_INS3 = {"TNS_SDE_URW3_INS3",},
    XP_URW3_CH_CFG_CFG_INS_FIFO = {"TNS_SDE_URW3_INS_FIFX",},
    XP_URW3_CH_CFG_CFG_MAX_IN_FLIGHT = {"TNS_SDE_URW3_MAX_IN_FLIGHT",},
    XP_URW3_CH_CFG_CFG_MIR_MASK = {"TNS_SDE_URW3_MIR_MASK",},
    XP_URW3_CH_CFG_CFG_PORTBASED_EGR_MIRROR = {"TNS_SDE_URW3_PRT_EM_WX",},
    XP_URW3_CH_CFG_CFG_RR = {"TNS_SDE_URW3_RR",},
    XP_URW3_CH_CFG_CFG_SEINS_RESP_TBL = {"TNS_SDE_URW3_SEIN_RP_TBLX_W0","TNS_SDE_URW3_SEIN_RP_TBLX_W1","TNS_SDE_URW3_SEIN_RP_TBLX_W2",},
    XP_URW3_CH_CFG_CFG_SE_INS_FIFO = {"TNS_SDE_URW3_SE_INS_FIF",},
    XP_URW3_CH_CFG_CFG_SE_VIF_FIFO = {"TNS_SDE_URW3_SE_VIF_FIF",},
    XP_URW3_CH_CFG_CFG_TQIF = {"TNS_SDE_URW3_TQIFX_WX",},
    XP_URW3_CH_CFG_CFG_VIF_FIFO = {"TNS_SDE_URW3_VIF_FIFX",},
    XP_URW3_CH_CFG_CFG_WRR = {"TNS_SDE_URW3_WRR",},
    XP_URW3_CH_CFG_CH_INTR_ENABLE_HI = {"TNS_SDE_URW3_INT_EN_HI_W0","TNS_SDE_URW3_INT_EN_HI_W1","TNS_SDE_URW3_INT_EN_HI_W2",},
    XP_URW3_CH_CFG_CH_INTR_ENABLE_LO = {"TNS_SDE_URW3_INT_EN_LO_W0","TNS_SDE_URW3_INT_EN_LO_W1","TNS_SDE_URW3_INT_EN_LO_W2",},
    XP_URW3_CH_CFG_CH_INTR_FORCE = {"TNS_SDE_URW3_INT_FRC_W0","TNS_SDE_URW3_INT_FRC_W1","TNS_SDE_URW3_INT_FRC_W2",},
    XP_URW3_CH_CFG_CH_INTR_STATUS = {"TNS_SDE_URW3_INT_W1C_W0","TNS_SDE_URW3_INT_W1C_W1","TNS_SDE_URW3_INT_W1C_W2",},
    XP_URW3_CH_CFG_DBG_SEL = {"TNS_SDE_URW3_DBG_SEL",},
    XP_URW3_CH_CFG_DBG_STATUS_LIVE = {"TNS_SDE_URW3_DBG_STA_LIVE",},
    XP_URW3_CH_CFG_DYN_DBG_LPATH_FIFO = {"TNS_SDE_URW3_DYN_DBG_LPATHF",},
    XP_URW3_CH_CFG_DYN_DBG_TXQ_RESP_FIFO = {"TNS_SDE_URW3_DYN_DBG_TXQ_RPF",},
    XP_URW3_CH_CFG_SCRATCHPAD = {"TNS_SDE_URW3_SPAD",},
    XP_URW3_CH_CFG_XP_URW3_CH_CFGLOCKREG = {"TNS_SDE_URW3_LOCK",},
}
return tns_map

