#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55605a5a0090 .scope module, "twobitadder_test" "twobitadder_test" 2 1;
 .timescale 0 0;
v0x55605a5cd5c0_0 .net "carry", 0 0, L_0x55605a5ce950;  1 drivers
v0x55605a5cd6d0_0 .net "sum1", 0 0, L_0x55605a5cdd70;  1 drivers
v0x55605a5cd7e0_0 .net "sum2", 0 0, L_0x55605a5ce6e0;  1 drivers
v0x55605a5cd8d0_0 .var "t_a", 0 0;
v0x55605a5cd970_0 .var "t_b", 0 0;
v0x55605a5cda60_0 .var "t_c", 0 0;
v0x55605a5cdb00_0 .var "t_d", 0 0;
S_0x55605a5a0220 .scope module, "test_gate" "twobitadder" 2 6, 3 1 0, S_0x55605a5a0090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "e";
    .port_info 5 /OUTPUT 1 "i";
    .port_info 6 /OUTPUT 1 "f";
v0x55605a5ccca0_0 .net "a", 0 0, v0x55605a5cd8d0_0;  1 drivers
v0x55605a5ccd90_0 .net "b", 0 0, v0x55605a5cd970_0;  1 drivers
v0x55605a5ccea0_0 .net "c", 0 0, v0x55605a5cda60_0;  1 drivers
v0x55605a5ccf90_0 .net "d", 0 0, v0x55605a5cdb00_0;  1 drivers
v0x55605a5cd080_0 .net "e", 0 0, L_0x55605a5cdd70;  alias, 1 drivers
v0x55605a5cd170_0 .net "f", 0 0, L_0x55605a5ce950;  alias, 1 drivers
v0x55605a5cd210_0 .net "g", 0 0, L_0x55605a5cde80;  1 drivers
v0x55605a5cd2b0_0 .net "h", 0 0, L_0x55605a5ce300;  1 drivers
v0x55605a5cd350_0 .net "i", 0 0, L_0x55605a5ce6e0;  alias, 1 drivers
v0x55605a5cd3f0_0 .net "j", 0 0, L_0x55605a5ce7f0;  1 drivers
v0x55605a5cd490_0 .net "k", 0 0, L_0x55605a5ce8a0;  1 drivers
S_0x55605a5a1ff0 .scope module, "gate_five" "andgate" 3 10, 4 1 0, S_0x55605a5a0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x55605a5ce7f0 .functor AND 1, v0x55605a5cda60_0, v0x55605a5cdb00_0, C4<1>, C4<1>;
v0x55605a5a2220_0 .net "a", 0 0, v0x55605a5cda60_0;  alias, 1 drivers
v0x55605a5ca320_0 .net "b", 0 0, v0x55605a5cdb00_0;  alias, 1 drivers
v0x55605a5ca3e0_0 .net "y", 0 0, L_0x55605a5ce7f0;  alias, 1 drivers
S_0x55605a5ca500 .scope module, "gate_four" "xorgate" 3 9, 5 1 0, S_0x55605a5a0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x55605a5ce4a0 .functor AND 1, L_0x55605a5cde80, L_0x55605a5ce400, C4<1>, C4<1>;
L_0x55605a5ce620 .functor AND 1, L_0x55605a5ce300, L_0x55605a5ce580, C4<1>, C4<1>;
L_0x55605a5ce6e0 .functor OR 1, L_0x55605a5ce4a0, L_0x55605a5ce620, C4<0>, C4<0>;
v0x55605a5ca730_0 .net *"_ivl_1", 0 0, L_0x55605a5ce400;  1 drivers
v0x55605a5ca810_0 .net *"_ivl_2", 0 0, L_0x55605a5ce4a0;  1 drivers
v0x55605a5ca8f0_0 .net *"_ivl_5", 0 0, L_0x55605a5ce580;  1 drivers
v0x55605a5ca990_0 .net *"_ivl_6", 0 0, L_0x55605a5ce620;  1 drivers
v0x55605a5caa70_0 .net "a", 0 0, L_0x55605a5cde80;  alias, 1 drivers
v0x55605a5cab80_0 .net "b", 0 0, L_0x55605a5ce300;  alias, 1 drivers
v0x55605a5cac40_0 .net "y", 0 0, L_0x55605a5ce6e0;  alias, 1 drivers
L_0x55605a5ce400 .reduce/nor L_0x55605a5ce300;
L_0x55605a5ce580 .reduce/nor L_0x55605a5cde80;
S_0x55605a5cad80 .scope module, "gate_one" "xorgate" 3 6, 5 1 0, S_0x55605a5a0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x55605a596b30 .functor AND 1, v0x55605a5cd8d0_0, L_0x55605a5cdba0, C4<1>, C4<1>;
L_0x55605a596ba0 .functor AND 1, v0x55605a5cd970_0, L_0x55605a5cdcd0, C4<1>, C4<1>;
L_0x55605a5cdd70 .functor OR 1, L_0x55605a596b30, L_0x55605a596ba0, C4<0>, C4<0>;
v0x55605a5cafb0_0 .net *"_ivl_1", 0 0, L_0x55605a5cdba0;  1 drivers
v0x55605a5cb070_0 .net *"_ivl_2", 0 0, L_0x55605a596b30;  1 drivers
v0x55605a5cb150_0 .net *"_ivl_5", 0 0, L_0x55605a5cdcd0;  1 drivers
v0x55605a5cb1f0_0 .net *"_ivl_6", 0 0, L_0x55605a596ba0;  1 drivers
v0x55605a5cb2d0_0 .net "a", 0 0, v0x55605a5cd8d0_0;  alias, 1 drivers
v0x55605a5cb3e0_0 .net "b", 0 0, v0x55605a5cd970_0;  alias, 1 drivers
v0x55605a5cb4a0_0 .net "y", 0 0, L_0x55605a5cdd70;  alias, 1 drivers
L_0x55605a5cdba0 .reduce/nor v0x55605a5cd970_0;
L_0x55605a5cdcd0 .reduce/nor v0x55605a5cd8d0_0;
S_0x55605a5cb5e0 .scope module, "gate_seven" "orgate" 3 12, 6 1 0, S_0x55605a5a0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x55605a5ce950 .functor OR 1, L_0x55605a5ce7f0, L_0x55605a5ce8a0, C4<0>, C4<0>;
v0x55605a5cb810_0 .net "a", 0 0, L_0x55605a5ce7f0;  alias, 1 drivers
v0x55605a5cb8d0_0 .net "b", 0 0, L_0x55605a5ce8a0;  alias, 1 drivers
v0x55605a5cb970_0 .net "y", 0 0, L_0x55605a5ce950;  alias, 1 drivers
S_0x55605a5cba90 .scope module, "gate_six" "andgate" 3 11, 4 1 0, S_0x55605a5a0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x55605a5ce8a0 .functor AND 1, L_0x55605a5cde80, L_0x55605a5ce300, C4<1>, C4<1>;
v0x55605a5cbd10_0 .net "a", 0 0, L_0x55605a5cde80;  alias, 1 drivers
v0x55605a5cbdd0_0 .net "b", 0 0, L_0x55605a5ce300;  alias, 1 drivers
v0x55605a5cbe70_0 .net "y", 0 0, L_0x55605a5ce8a0;  alias, 1 drivers
S_0x55605a5cbf10 .scope module, "gate_three" "xorgate" 3 8, 5 1 0, S_0x55605a5a0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x55605a5ce0d0 .functor AND 1, v0x55605a5cda60_0, L_0x55605a5cdfa0, C4<1>, C4<1>;
L_0x55605a5ce290 .functor AND 1, v0x55605a5cdb00_0, L_0x55605a5ce1f0, C4<1>, C4<1>;
L_0x55605a5ce300 .functor OR 1, L_0x55605a5ce0d0, L_0x55605a5ce290, C4<0>, C4<0>;
v0x55605a5cc140_0 .net *"_ivl_1", 0 0, L_0x55605a5cdfa0;  1 drivers
v0x55605a5cc220_0 .net *"_ivl_2", 0 0, L_0x55605a5ce0d0;  1 drivers
v0x55605a5cc300_0 .net *"_ivl_5", 0 0, L_0x55605a5ce1f0;  1 drivers
v0x55605a5cc3d0_0 .net *"_ivl_6", 0 0, L_0x55605a5ce290;  1 drivers
v0x55605a5cc4b0_0 .net "a", 0 0, v0x55605a5cda60_0;  alias, 1 drivers
v0x55605a5cc5a0_0 .net "b", 0 0, v0x55605a5cdb00_0;  alias, 1 drivers
v0x55605a5cc670_0 .net "y", 0 0, L_0x55605a5ce300;  alias, 1 drivers
L_0x55605a5cdfa0 .reduce/nor v0x55605a5cdb00_0;
L_0x55605a5ce1f0 .reduce/nor v0x55605a5cda60_0;
S_0x55605a5cc7a0 .scope module, "gate_two" "andgate" 3 7, 4 1 0, S_0x55605a5a0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x55605a5cde80 .functor AND 1, v0x55605a5cd8d0_0, v0x55605a5cd970_0, C4<1>, C4<1>;
v0x55605a5cc9d0_0 .net "a", 0 0, v0x55605a5cd8d0_0;  alias, 1 drivers
v0x55605a5cca90_0 .net "b", 0 0, v0x55605a5cd970_0;  alias, 1 drivers
v0x55605a5ccb60_0 .net "y", 0 0, L_0x55605a5cde80;  alias, 1 drivers
    .scope S_0x55605a5a0090;
T_0 ;
    %vpi_call 2 13 "$monitor", "a0=%b, a1=%b, b0=%b, b1=%b | s0=%b, s1=%b, carry=%b", v0x55605a5cd8d0_0, v0x55605a5cd970_0, v0x55605a5cda60_0, v0x55605a5cdb00_0, v0x55605a5cd6d0_0, v0x55605a5cd7e0_0, v0x55605a5cd5c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cd970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cda60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55605a5cdb00_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "twobitadder_tb.v";
    "twobitadder_module.v";
    "and_gate.v";
    "xor_gate.v";
    "or_gate.v";
