// Seed: 596631516
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input wire id_2,
    input uwire id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input wire id_7,
    input wor id_8,
    input wand id_9,
    input tri0 id_10,
    output uwire id_11,
    output wire id_12,
    input supply0 id_13,
    input wand id_14
);
  assign id_12 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input uwire id_2,
    input uwire id_3,
    output logic id_4,
    input supply1 id_5,
    input wire id_6,
    input uwire id_7,
    output supply0 id_8,
    input tri0 id_9,
    input tri0 id_10
);
  always id_4 = id_5;
  assign id_8 = -1;
  assign id_4 = id_10;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_1,
      id_9,
      id_7,
      id_1,
      id_10,
      id_6,
      id_3,
      id_10,
      id_10,
      id_8,
      id_8,
      id_3,
      id_1
  );
  assign id_8 = -1'h0;
  assign id_8 = id_2;
endmodule
