

================================================================
== Vivado HLS Report for 'Cipher'
================================================================
* Date:           Wed Jul  4 11:23:22 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Second
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvf1517-1l-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.57|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  349|  349|  350|  350|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+----------+
        |                         |              |  Latency  |  Interval | Pipeline |
        |         Instance        |    Module    | min | max | min | max |   Type   |
        +-------------------------+--------------+-----+-----+-----+-----+----------+
        |grp_SubBytes_fu_149      |SubBytes      |    9|    9|    8|    8| function |
        |grp_KeyExpansion_fu_158  |KeyExpansion  |  250|  250|  250|  250|   none   |
        +-------------------------+--------------+-----+-----+-----+-----+----------+

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1          |   12|   12|         3|          -|          -|     4|    no    |
        |- Cipher_label34  |   74|   74|        11|          8|          1|     9|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|      31|     167|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        1|      -|   80460|   29086|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     378|    -|
|Register         |        -|      -|     111|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      0|   80602|   29631|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|      17|      12|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+-------+-------+
    |         Instance        |    Module    | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------+--------------+---------+-------+-------+-------+
    |grp_KeyExpansion_fu_158  |KeyExpansion  |        1|      0|  17082|   6128|
    |grp_SubBytes_fu_149      |SubBytes      |        0|      0|  63378|  22958|
    +-------------------------+--------------+---------+-------+-------+-------+
    |Total                    |              |        1|      0|  80460|  29086|
    +-------------------------+--------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +------------+-----------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------+---------+---+----+------+-----+------+-------------+
    |RoundKey_U  |Cipher_RoundKey  |        2|  0|   0|   240|   32|     1|         7680|
    +------------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total       |                 |        2|  0|   0|   240|   32|     1|         7680|
    +------------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |i_fu_179_p2              |     +    |      0|  14|   9|           3|           1|
    |tmp_fu_313_p2            |     +    |      0|  17|  10|           4|           1|
    |exitcond1_i_fu_173_p2    |   icmp   |      0|   0|   2|           3|           4|
    |exitcond_fu_302_p2       |   icmp   |      0|   0|   2|           4|           4|
    |sum3_1_i_fu_213_p2       |    or    |      0|   0|   4|           4|           2|
    |sum3_2_i_fu_223_p2       |    or    |      0|   0|   4|           4|           2|
    |sum3_i_fu_202_p2         |    or    |      0|   0|   4|           4|           1|
    |ap_enable_pp0            |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|   2|           1|           2|
    |tmp_84_1_i_fu_252_p2     |    xor   |      0|   0|  32|          32|          32|
    |tmp_84_2_i_fu_267_p2     |    xor   |      0|   0|  32|          32|          32|
    |tmp_84_3_i_fu_283_p2     |    xor   |      0|   0|  32|          32|          32|
    |tmp_84_i_fu_237_p2       |    xor   |      0|   0|  32|          32|          32|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0|  31| 167|         156|         147|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |RoundKey_address0          |   27|          5|    8|         40|
    |RoundKey_address1          |   27|          5|    8|         40|
    |RoundKey_ce0               |   21|          4|    1|          4|
    |RoundKey_ce1               |   21|          4|    1|          4|
    |RoundKey_we0               |    9|          2|    1|          2|
    |RoundKey_we1               |    9|          2|    1|          2|
    |ap_NS_fsm                  |  129|         24|    1|         24|
    |ap_enable_reg_pp0_iter1    |   15|          3|    1|          3|
    |grp_SubBytes_fu_149_round  |   15|          3|    6|         18|
    |i_i_reg_126                |    9|          2|    3|          6|
    |round_phi_fu_141_p4        |    9|          2|    4|          8|
    |round_reg_137              |    9|          2|    4|          8|
    |state_address0             |   15|          3|    2|          6|
    |state_ce0                  |   15|          3|    1|          3|
    |state_ce1                  |    9|          2|    1|          2|
    |state_d0                   |   15|          3|  128|        384|
    |state_we0                  |   15|          3|    1|          3|
    |state_we1                  |    9|          2|    1|          2|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  378|         74|  173|        559|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |RoundKey_load_34_reg_354                 |  32|   0|   32|          0|
    |RoundKey_load_reg_349                    |  32|   0|   32|          0|
    |ap_CS_fsm                                |  23|   0|   23|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_reg_grp_KeyExpansion_fu_158_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_SubBytes_fu_149_ap_start      |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_reg_369        |   1|   0|    1|          0|
    |exitcond_reg_369                         |   1|   0|    1|          0|
    |i_i_reg_126                              |   3|   0|    3|          0|
    |i_reg_323                                |   3|   0|    3|          0|
    |round_reg_137                            |   4|   0|    4|          0|
    |state_addr_reg_339                       |   2|   0|    2|          0|
    |tmp_i_reg_328                            |   2|   0|    4|          2|
    |tmp_reg_373                              |   4|   0|    4|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 111|   0|  113|          2|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    Cipher    | return value |
|state_address0  | out |    2|  ap_memory |     state    |     array    |
|state_ce0       | out |    1|  ap_memory |     state    |     array    |
|state_we0       | out |    1|  ap_memory |     state    |     array    |
|state_d0        | out |  128|  ap_memory |     state    |     array    |
|state_q0        |  in |  128|  ap_memory |     state    |     array    |
|state_address1  | out |    2|  ap_memory |     state    |     array    |
|state_ce1       | out |    1|  ap_memory |     state    |     array    |
|state_we1       | out |    1|  ap_memory |     state    |     array    |
|state_d1        | out |  128|  ap_memory |     state    |     array    |
|state_q1        |  in |  128|  ap_memory |     state    |     array    |
|Key_address0    | out |    5|  ap_memory |      Key     |     array    |
|Key_ce0         | out |    1|  ap_memory |      Key     |     array    |
|Key_q0          |  in |   32|  ap_memory |      Key     |     array    |
|Key_address1    | out |    5|  ap_memory |      Key     |     array    |
|Key_ce1         | out |    1|  ap_memory |      Key     |     array    |
|Key_q1          |  in |   32|  ap_memory |      Key     |     array    |
+----------------+-----+-----+------------+--------------+--------------+

