Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Tue Jun 20 12:59:24 2023
| Host              : HP-EliteDesk-800-G2-TWR running 64-bit Ubuntu 22.04.2 LTS
| Command           : check_timing -file reports/ariane.check_timing.rpt
| Design            : ariane_xilinx
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------


check_timing report

Table of Contents
-----------------
1. checking no_clock (2848)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2848)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[0][req][instr][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[0][req][instr][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[0][req][instr][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[0][req][instr][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[0][req][instr][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[0][req][instr][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[0][req][instr][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[0][req][rs][1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[0][req][rs][1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[1][req][instr][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[1][req][instr][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[1][req][instr][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[1][req][instr][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[1][req][instr][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[1][req][instr][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[1][req][instr][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[1][req][rs][1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[1][req][rs][1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[2][req][instr][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[2][req][instr][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[2][req][instr][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[2][req][instr][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[2][req][instr][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[2][req][instr][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[2][req][instr][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[2][req][rs][1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[2][req][rs][1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[3][req][instr][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[3][req][instr][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[3][req][instr][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[3][req][instr][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[3][req][instr][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[3][req][instr][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[3][req][instr][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[3][req][rs][1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[3][req][rs][1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[4][req][instr][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[4][req][instr][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[4][req][instr][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[4][req][instr][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[4][req][instr][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[4][req][instr][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[4][req][instr][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[4][req][rs][1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[4][req][rs][1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[5][req][instr][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[5][req][instr][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[5][req][instr][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[5][req][instr][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[5][req][instr][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[5][req][instr][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[5][req][instr][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[5][req][rs][1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[5][req][rs][1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[6][req][instr][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[6][req][instr][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[6][req][instr][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[6][req][instr][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[6][req][instr][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[6][req][instr][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[6][req][instr][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[6][req][rs][1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[6][req][rs][1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[7][req][instr][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[7][req][instr][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[7][req][instr][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[7][req][instr][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[7][req][instr][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[7][req][instr][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[7][req][instr][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[7][req][rs][1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q_reg[7][req][rs][1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/read_pointer_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/read_pointer_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/read_pointer_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/status_cnt_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/status_cnt_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/status_cnt_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/status_cnt_q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cvxif_off_instr_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cvxif_off_instr_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cvxif_off_instr_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cvxif_off_instr_q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cvxif_off_instr_q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cvxif_off_instr_q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cvxif_off_instr_q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cvxif_valid_q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input


