# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 3
attribute \top 1
attribute \dynports 1
attribute \src "dut.sv:3.1-25.10"
module \sync_ram_sdp_dc
  parameter \DATA_WIDTH 8
  parameter \ADDRESS_WIDTH 10
  parameter \WORD 7
  parameter \DEPTH 1023
  attribute \src "dut.sv:6.38-6.50"
  wire width 10 input 5 \address_in_r
  attribute \src "dut.sv:6.52-6.64"
  wire width 10 input 6 \address_in_w
  attribute \src "dut.sv:4.44-4.48"
  wire input 2 \clkr
  attribute \src "dut.sv:4.38-4.42"
  wire input 1 \clkw
  attribute \src "dut.sv:5.38-5.45"
  wire width 8 input 4 \data_in
  attribute \src "dut.sv:7.38-7.46"
  wire width 8 output 7 \data_out
  attribute \reg 1
  attribute \src "dut.sv:12.16-12.26"
  wire width 8 \data_out_r
  wire width 8 \memrd_memory_DATA
  attribute \src "dut.sv:4.50-4.62"
  wire input 3 \write_enable
  attribute \src "dut.sv:13.16-13.22"
  memory width 8 size 1024 \memory
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$2
    parameter \ABITS 10
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    parameter \MEMID "\\memory"
    parameter \PORTID 0
    parameter \PRIORITY_MASK 0'x
    parameter \WIDTH 8
    connect \ADDR \address_in_w
    connect \CLK \clkw
    connect \DATA \data_in
    connect \EN { \write_enable \write_enable \write_enable \write_enable \write_enable \write_enable \write_enable \write_enable }
  end
  attribute \always_ff 1
  attribute \src "dut.sv:19.3-21.6"
  cell $dff $procdff$1
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clkr
    connect \D \memrd_memory_DATA
    connect \Q \data_out_r
  end
  attribute \src "dut.sv:20.26-20.38"
  cell $memrd \memrd_memory
    parameter \ABITS 10
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \address_in_r
    connect \CLK 1'x
    connect \DATA \memrd_memory_DATA
    connect \EN 1'1
  end
  connect \data_out \data_out_r
end
