DIGEST 68dc1282f835e2f77bb61ff1239f09c9
FThieleUniversal.ThieleUniversal
R263:266 Coq.Lists.List <> <> lib
R268:270 Coq.micromega.Lia <> <> lib
R309:310 ThieleUniversal.TM <> <> lib
R312:320 ThieleUniversal.UTM_Rules <> <> lib
R322:332 ThieleUniversal.UTM_Program <> <> lib
R334:343 ThieleUniversal.UTM_Encode <> <> lib
R345:347 ThieleUniversal.CPU <> <> lib
R384:396 ThieleMachine.ThieleMachine <> <> lib
R398:411 ThieleMachine.EncodingBridge <> <> lib
R450:459 ThieleUniversal.Simulation <> <> lib
R469:478 ThieleUniversal.Simulation <> <> mod
R527:544 ThieleUniversal.TM <> <> modtype
mod 521:522 <> TU
R562:580 ThieleUniversal.CPU <> <> modtype
mod 554:557 <> UCPU
def 631:644 <> thiele_program
R648:651 ThieleMachine.ThieleMachine <> Prog rec
R656:677 ThieleUniversal.Simulation <> utm_program def
def 692:708 <> cpu_program_words
R712:715 Coq.Init.Datatypes <> list ind
R717:719 Coq.Init.Datatypes <> nat ind
R726:733 Coq.Lists.List <> flat_map def
R765:790 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R735:763 ThieleUniversal.UTM_Encode UTM_Encode encode_instr_words def
def 805:821 <> cpu_initial_state
R829:833 ThieleUniversal.ThieleUniversal <> TM rec
binder 824:825 <> tm:1
R844:854 ThieleUniversal.ThieleUniversal <> TMConfig def
binder 837:840 <> conf:2
R859:868 ThieleUniversal.ThieleUniversal <> State rec
R875:898 ThieleUniversal.Simulation <> utm_cpu_state def
R900:901 ThieleUniversal.ThieleUniversal <> tm:1 var
R903:906 ThieleUniversal.ThieleUniversal <> conf:2 var
prf 969:988 <> cpu_rules_fit_window
binder 1001:1002 <> tm:3
R1032:1039 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R1009:1028 ThieleUniversal.Simulation <> rules_fit def
R1030:1031 ThieleUniversal.ThieleUniversal <> tm:3 var
R1094:1101 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R1040:1050 Coq.Lists.List <> length abbrev
R1053:1075 ThieleUniversal.UTM_Encode UTM_Encode encode_rules def
R1081:1091 ThieleUniversal.ThieleUniversal <> tm_rules proj
R1077:1078 ThieleUniversal.ThieleUniversal <> tm:3 var
R1129:1131 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R1102:1128 ThieleUniversal.UTM_Program UTM_Program TAPE_START_ADDR def
R1132:1159 ThieleUniversal.UTM_Program UTM_Program RULES_START_ADDR def
binder 1182:1185 <> Hfit:4
R1190:1193 ThieleUniversal.ThieleUniversal <> Hfit:4 var
binder 1182:1185 <> Hfit:5
R1190:1193 ThieleUniversal.ThieleUniversal <> Hfit:5 var
prf 1262:1281 <> cpu_program_is_blind
R1285:1300 ThieleUniversal.Simulation <> Blind def
R1302:1315 ThieleUniversal.ThieleUniversal <> thiele_program def
R1331:1358 ThieleUniversal.Simulation <> utm_program_blind thm
R1331:1358 ThieleUniversal.Simulation <> utm_program_blind thm
prf 2082:2103 <> thiele_universal_recap
R2109:2115 Coq.Init.Logic <> ::type_scope:'exists'_x_'..'_x_','_x not
R2139:2144 Coq.Init.Logic <> ::type_scope:'exists'_x_'..'_x_','_x not
R2121:2138 ThieleMachine.ThieleMachine <> Prog rec
binder 2116:2117 <> tp:6
R2164:2171 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R2145:2160 ThieleUniversal.Simulation <> Blind def
R2162:2163 ThieleUniversal.ThieleUniversal <> tp:6 var
R2185:2189 ThieleUniversal.ThieleUniversal <> TM rec
binder 2180:2181 <> tm:7
R2200:2210 ThieleUniversal.ThieleUniversal <> TMConfig def
binder 2193:2196 <> conf:8
R2218:2220 Coq.Init.Datatypes <> nat ind
binder 2214:2214 <> n:9
R2263:2272 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2230:2252 ThieleUniversal.Simulation <> all_steps_ok def
R2254:2255 ThieleUniversal.ThieleUniversal <> tm:7 var
R2257:2260 ThieleUniversal.ThieleUniversal <> conf:8 var
R2262:2262 ThieleUniversal.ThieleUniversal <> n:9 var
R2296:2305 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2273:2292 ThieleUniversal.Simulation <> rules_fit def
R2294:2295 ThieleUniversal.ThieleUniversal <> tm:7 var
R2413:2421 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2306:2328 ThieleUniversal.Simulation <> decode_state def
R2330:2331 ThieleUniversal.ThieleUniversal <> tm:7 var
R2342:2368 ThieleUniversal.Simulation <> thiele_step_n_tm def
R2370:2371 ThieleUniversal.ThieleUniversal <> tm:7 var
R2373:2374 ThieleUniversal.ThieleUniversal <> tp:6 var
R2377:2400 ThieleUniversal.Simulation <> encode_config def
R2402:2403 ThieleUniversal.ThieleUniversal <> tm:7 var
R2405:2408 ThieleUniversal.ThieleUniversal <> conf:8 var
R2411:2411 ThieleUniversal.ThieleUniversal <> n:9 var
R2422:2433 ThieleUniversal.ThieleUniversal <> tm_step_n def
R2435:2436 ThieleUniversal.ThieleUniversal <> tm:7 var
R2438:2441 ThieleUniversal.ThieleUniversal <> conf:8 var
R2443:2443 ThieleUniversal.ThieleUniversal <> n:9 var
R2462:2483 ThieleUniversal.Simulation <> utm_program def
R2462:2483 ThieleUniversal.Simulation <> utm_program def
R2505:2532 ThieleUniversal.Simulation <> utm_program_blind thm
R2505:2532 ThieleUniversal.Simulation <> utm_program_blind thm
R2577:2614 ThieleUniversal.Simulation <> thiele_step_n_utm_simulates thm
R2577:2614 ThieleUniversal.Simulation <> thiele_step_n_utm_simulates thm
prf 2706:2737 <> thiele_prefix_simulation_summary
binder 2750:2751 <> tm:10
binder 2753:2756 <> conf:11
binder 2758:2758 <> n:12
R2798:2805 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2765:2787 ThieleUniversal.Simulation <> all_steps_ok def
R2789:2790 ThieleUniversal.ThieleUniversal <> tm:10 var
R2792:2795 ThieleUniversal.ThieleUniversal <> conf:11 var
R2797:2797 ThieleUniversal.ThieleUniversal <> n:12 var
R2829:2836 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2806:2825 ThieleUniversal.Simulation <> rules_fit def
R2827:2828 ThieleUniversal.ThieleUniversal <> tm:10 var
R2971:2977 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2837:2859 ThieleUniversal.Simulation <> decode_state def
R2861:2862 ThieleUniversal.ThieleUniversal <> tm:10 var
R2871:2897 ThieleUniversal.Simulation <> thiele_step_n_tm def
R2899:2900 ThieleUniversal.ThieleUniversal <> tm:10 var
R2902:2923 ThieleUniversal.Simulation <> utm_program def
R2935:2958 ThieleUniversal.Simulation <> encode_config def
R2960:2961 ThieleUniversal.ThieleUniversal <> tm:10 var
R2963:2966 ThieleUniversal.ThieleUniversal <> conf:11 var
R2969:2969 ThieleUniversal.ThieleUniversal <> n:12 var
R2978:2989 ThieleUniversal.ThieleUniversal <> tm_step_n def
R2991:2992 ThieleUniversal.ThieleUniversal <> tm:10 var
R2994:2997 ThieleUniversal.ThieleUniversal <> conf:11 var
R2999:2999 ThieleUniversal.ThieleUniversal <> n:12 var
R3047:3084 ThieleUniversal.Simulation <> thiele_step_n_utm_simulates thm
R3047:3084 ThieleUniversal.Simulation <> thiele_step_n_utm_simulates thm
rec 3164:3182 <> interpreter_witness
proj 3191:3206 <> interpreter_prog
proj 3218:3234 <> interpreter_blind
proj 3275:3291 <> interpreter_exact
R3210:3213 ThieleMachine.ThieleMachine <> Prog rec
R3238:3253 ThieleUniversal.Simulation <> Blind def
R3255:3270 ThieleUniversal.ThieleUniversal <> interpreter_prog:14 meth
binder 3306:3307 <> tm:16
binder 3309:3312 <> conf:17
binder 3314:3314 <> n:18
R3356:3365 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3323:3345 ThieleUniversal.Simulation <> all_steps_ok def
R3347:3348 ThieleUniversal.ThieleUniversal <> tm:16 var
R3350:3353 ThieleUniversal.ThieleUniversal <> conf:17 var
R3355:3355 ThieleUniversal.ThieleUniversal <> n:18 var
R3389:3398 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3366:3385 ThieleUniversal.Simulation <> rules_fit def
R3387:3388 ThieleUniversal.ThieleUniversal <> tm:16 var
R3531:3539 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3399:3421 ThieleUniversal.Simulation <> decode_state def
R3423:3424 ThieleUniversal.ThieleUniversal <> tm:16 var
R3435:3461 ThieleUniversal.Simulation <> thiele_step_n_tm def
R3463:3464 ThieleUniversal.ThieleUniversal <> tm:16 var
R3466:3481 ThieleUniversal.ThieleUniversal <> interpreter_prog:14 meth
R3495:3518 ThieleUniversal.Simulation <> encode_config def
R3520:3521 ThieleUniversal.ThieleUniversal <> tm:16 var
R3523:3526 ThieleUniversal.ThieleUniversal <> conf:17 var
R3529:3529 ThieleUniversal.ThieleUniversal <> n:18 var
R3540:3551 ThieleUniversal.ThieleUniversal <> tm_step_n def
R3553:3554 ThieleUniversal.ThieleUniversal <> tm:16 var
R3556:3559 ThieleUniversal.ThieleUniversal <> conf:17 var
R3561:3561 ThieleUniversal.ThieleUniversal <> n:18 var
def 3578:3601 <> thiele_universal_witness
R3605:3623 ThieleUniversal.ThieleUniversal <> interpreter_witness rec
R3645:3660 ThieleUniversal.ThieleUniversal <> interpreter_prog proj
R3645:3660 ThieleUniversal.ThieleUniversal <> interpreter_prog proj
R3645:3660 ThieleUniversal.ThieleUniversal <> interpreter_prog proj
R3693:3709 ThieleUniversal.ThieleUniversal <> interpreter_blind proj
R3693:3709 ThieleUniversal.ThieleUniversal <> interpreter_blind proj
R3665:3678 ThieleUniversal.ThieleUniversal <> thiele_program def
R3714:3733 ThieleUniversal.ThieleUniversal <> cpu_program_is_blind thm
R3645:3660 ThieleUniversal.ThieleUniversal <> interpreter_prog proj
R3645:3660 ThieleUniversal.ThieleUniversal <> interpreter_prog proj
R3645:3660 ThieleUniversal.ThieleUniversal <> interpreter_prog proj
R3693:3709 ThieleUniversal.ThieleUniversal <> interpreter_blind proj
R3693:3709 ThieleUniversal.ThieleUniversal <> interpreter_blind proj
R3665:3678 ThieleUniversal.ThieleUniversal <> thiele_program def
R3714:3733 ThieleUniversal.ThieleUniversal <> cpu_program_is_blind thm
R3777:3808 ThieleUniversal.ThieleUniversal <> thiele_prefix_simulation_summary thm
R3777:3808 ThieleUniversal.ThieleUniversal <> thiele_prefix_simulation_summary thm
prf 3902:3927 <> thiele_machine_subsumes_tm
binder 3940:3941 <> tm:20
binder 3943:3946 <> conf:21
binder 3948:3948 <> n:22
R3988:3995 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3955:3977 ThieleUniversal.Simulation <> all_steps_ok def
R3979:3980 ThieleUniversal.ThieleUniversal <> tm:20 var
R3982:3985 ThieleUniversal.ThieleUniversal <> conf:21 var
R3987:3987 ThieleUniversal.ThieleUniversal <> n:22 var
R4019:4026 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3996:4015 ThieleUniversal.Simulation <> rules_fit def
R4017:4018 ThieleUniversal.ThieleUniversal <> tm:20 var
R4182:4188 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4027:4049 ThieleUniversal.Simulation <> decode_state def
R4051:4052 ThieleUniversal.ThieleUniversal <> tm:20 var
R4061:4087 ThieleUniversal.Simulation <> thiele_step_n_tm def
R4089:4090 ThieleUniversal.ThieleUniversal <> tm:20 var
R4118:4133 ThieleUniversal.ThieleUniversal <> interpreter_prog proj
R4092:4115 ThieleUniversal.ThieleUniversal <> thiele_universal_witness def
R4146:4169 ThieleUniversal.Simulation <> encode_config def
R4171:4172 ThieleUniversal.ThieleUniversal <> tm:20 var
R4174:4177 ThieleUniversal.ThieleUniversal <> conf:21 var
R4180:4180 ThieleUniversal.ThieleUniversal <> n:22 var
R4189:4200 ThieleUniversal.ThieleUniversal <> tm_step_n def
R4202:4203 ThieleUniversal.ThieleUniversal <> tm:20 var
R4205:4208 ThieleUniversal.ThieleUniversal <> conf:21 var
R4210:4210 ThieleUniversal.ThieleUniversal <> n:22 var
R4284:4300 ThieleUniversal.ThieleUniversal <> interpreter_exact proj
R4258:4281 ThieleUniversal.ThieleUniversal <> thiele_universal_witness def
R4284:4300 ThieleUniversal.ThieleUniversal <> interpreter_exact proj
R4258:4281 ThieleUniversal.ThieleUniversal <> thiele_universal_witness def
