
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Sim_Piso is
port (
	sentido : in std_logic_vector (1 downto 0);
	clk : in std_logic;
	piso : out std_logic_vector (6 downto 0)
	);
end;

architecture Behavioral of Sim_Piso is

begin

end;

