#! /opt/local/bin/vvp
:ivl_version "0.9.6 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff22bd04960 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7ff22bd47e90_0 .var "Clk", 0 0;
v0x7ff22bd44000_0 .var "Start", 0 0;
v0x7ff22bd48050_0 .var/i "counter", 31 0;
v0x7ff22bd480d0_0 .var/i "flush", 31 0;
v0x7ff22bd48150_0 .var/i "i", 31 0;
v0x7ff22bd48200_0 .var/i "outfile", 31 0;
v0x7ff22bd48280_0 .var/i "stall", 31 0;
S_0x7ff22bd06c80 .scope module, "CPU" "CPU" 2 12, 3 1, S_0x7ff22bd04960;
 .timescale 0 0;
v0x7ff22bd47cd0_0 .net "clk_i", 0 0, v0x7ff22bd47e90_0; 1 drivers
v0x7ff22bd47d50_0 .net "instruction", 31 0, L_0x7ff22bd487e0; 1 drivers
v0x7ff22bd47e10_0 .net "start_i", 0 0, v0x7ff22bd44000_0; 1 drivers
S_0x7ff22bd479f0 .scope module, "Add_PC" "Adder" 3 10, 4 2, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd47ad0_0 .net "data1_i", 31 0, v0x7ff22bd47830_0; 1 drivers
v0x7ff22bd47b90_0 .net "data2_i", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x7ff22bd47c10_0 .net "data_o", 31 0, L_0x7ff22bd48340; 1 drivers
L_0x7ff22bd48340 .arith/sum 32, v0x7ff22bd47830_0, C4<00000000000000000000000000000100>;
S_0x7ff22bd47630 .scope module, "PC" "PC" 3 17, 5 1, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd47710_0 .alias "clk_i", 0 0, v0x7ff22bd47cd0_0;
v0x7ff22bd47790_0 .net "pc_i", 31 0, v0x7ff22bd46930_0; 1 drivers
v0x7ff22bd47830_0 .var "pc_o", 31 0;
v0x7ff22bd478d0_0 .net "stall_i", 0 0, v0x7ff22bd45cd0_0; 1 drivers
v0x7ff22bd47970_0 .alias "start_i", 0 0, v0x7ff22bd47e10_0;
S_0x7ff22bd47160 .scope module, "Instruction_Memory" "Instruction_Memory" 3 26, 6 2, S_0x7ff22bd06c80;
 .timescale 0 0;
L_0x7ff22bd487e0 .functor BUFZ 32, L_0x7ff22bd48470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff22bd47240_0 .net *"_s0", 31 0, L_0x7ff22bd48470; 1 drivers
v0x7ff22bd472c0_0 .net *"_s2", 31 0, L_0x7ff22bd48670; 1 drivers
v0x7ff22bd47340_0 .net *"_s4", 29 0, L_0x7ff22bd48520; 1 drivers
v0x7ff22bd473c0_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x7ff22bd47440_0 .alias "addr_i", 31 0, v0x7ff22bd47ad0_0;
v0x7ff22bd474f0_0 .alias "instr_o", 31 0, v0x7ff22bd47d50_0;
v0x7ff22bd47570 .array "memory", 255 0, 31 0;
L_0x7ff22bd48470 .array/port v0x7ff22bd47570, L_0x7ff22bd48670;
L_0x7ff22bd48520 .part v0x7ff22bd47830_0, 2, 30;
L_0x7ff22bd48670 .concat [ 30 2 0 0], L_0x7ff22bd48520, C4<00>;
S_0x7ff22bd46e60 .scope module, "Brench_AND" "AND" 3 31, 7 2, S_0x7ff22bd06c80;
 .timescale 0 0;
L_0x7ff22bd48880 .functor AND 1, v0x7ff22bd43830_0, v0x7ff22bd450c0_0, C4<1>, C4<1>;
v0x7ff22bd46f40_0 .net "data1_i", 0 0, v0x7ff22bd43830_0; 1 drivers
v0x7ff22bd46fe0_0 .net "data2_i", 0 0, v0x7ff22bd450c0_0; 1 drivers
v0x7ff22bd47080_0 .net "data_o", 0 0, L_0x7ff22bd48880; 1 drivers
S_0x7ff22bd46a90 .scope module, "Brench_MUX" "MUX32" 3 37, 8 3, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd46bb0_0 .net "data1_i", 31 0, L_0x7ff22bd48e80; 1 drivers
v0x7ff22bd46c60_0 .alias "data2_i", 31 0, v0x7ff22bd47c10_0;
v0x7ff22bd46d00_0 .var "data_o", 31 0;
v0x7ff22bd46dc0_0 .alias "select_i", 0 0, v0x7ff22bd47080_0;
E_0x7ff22bd46b70 .event edge, v0x7ff22bd46350_0, v0x7ff22bd44780_0, v0x7ff22bd46210_0;
L_0x7ff22bd489f0 .part v0x7ff22bd46d00_0, 28, 4;
S_0x7ff22bd46710 .scope module, "Jump_MUX" "MUX32" 3 44, 8 3, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd46810_0 .net "data1_i", 31 0, v0x7ff22bd45ed0_0; 1 drivers
v0x7ff22bd468b0_0 .net "data2_i", 31 0, v0x7ff22bd46d00_0; 1 drivers
v0x7ff22bd46930_0 .var "data_o", 31 0;
v0x7ff22bd469d0_0 .net "select_i", 0 0, v0x7ff22bd451b0_0; 1 drivers
E_0x7ff22bd46500 .event edge, v0x7ff22bd451b0_0, v0x7ff22bd45ed0_0, v0x7ff22bd468b0_0;
S_0x7ff22bd46000 .scope module, "IF_ID" "IF_ID" 3 51, 9 9, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd460e0_0 .net "Hazard_stall_i", 0 0, v0x7ff22bd45b90_0; 1 drivers
v0x7ff22bd46190_0 .var "addedPC", 31 0;
v0x7ff22bd46210_0 .alias "addedPC_i", 31 0, v0x7ff22bd47c10_0;
v0x7ff22bd462b0_0 .var "addedPC_o", 31 0;
v0x7ff22bd46350_0 .alias "brench_i", 0 0, v0x7ff22bd47080_0;
v0x7ff22bd46400_0 .alias "clk_i", 0 0, v0x7ff22bd47cd0_0;
v0x7ff22bd46480_0 .var "inst", 31 0;
v0x7ff22bd46540_0 .alias "inst_i", 31 0, v0x7ff22bd47d50_0;
v0x7ff22bd465c0_0 .var "inst_o", 31 0;
v0x7ff22bd46690_0 .alias "jump_i", 0 0, v0x7ff22bd469d0_0;
L_0x7ff22bd48960 .part v0x7ff22bd465c0_0, 0, 26;
L_0x7ff22bd48ac0 .part v0x7ff22bd465c0_0, 26, 6;
L_0x7ff22bd48b90 .part v0x7ff22bd465c0_0, 21, 5;
L_0x7ff22bd48c20 .part v0x7ff22bd465c0_0, 16, 5;
L_0x7ff22bd48dc0 .part v0x7ff22bd465c0_0, 26, 6;
L_0x7ff22bd49100 .part v0x7ff22bd465c0_0, 0, 16;
L_0x7ff22bd494b0 .part v0x7ff22bd465c0_0, 21, 5;
L_0x7ff22bd495c0 .part v0x7ff22bd465c0_0, 16, 5;
L_0x7ff22bd49790 .part v0x7ff22bd465c0_0, 21, 5;
L_0x7ff22bd49820 .part v0x7ff22bd465c0_0, 16, 5;
L_0x7ff22bd498b0 .part v0x7ff22bd465c0_0, 16, 5;
L_0x7ff22bd49940 .part v0x7ff22bd465c0_0, 11, 5;
S_0x7ff22bd45d50 .scope module, "JumpAddr" "Shift_Left2_Concat" 3 62, 10 1, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd45e30_0 .net "inst_i", 25 0, L_0x7ff22bd48960; 1 drivers
v0x7ff22bd45ed0_0 .var "jumpAddr_o", 31 0;
v0x7ff22bd45f60_0 .net "jumpPC_i", 3 0, L_0x7ff22bd489f0; 1 drivers
E_0x7ff22bd45b60 .event edge, v0x7ff22bd45f60_0, v0x7ff22bd45e30_0;
S_0x7ff22bd45770 .scope module, "HD" "Hazard_Detection_Unit" 3 68, 11 1, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd45880_0 .net "IDEX_MemRead_i", 0 0, L_0x7ff22bd48d30; 1 drivers
v0x7ff22bd45900_0 .net "IDEX_RtAddr_i", 4 0, v0x7ff22bd43210_0; 1 drivers
v0x7ff22bd459c0_0 .var "IDEX_stall_o", 0 0;
v0x7ff22bd45a60_0 .net "IFID_RsAddr_i", 4 0, L_0x7ff22bd48b90; 1 drivers
v0x7ff22bd45ae0_0 .net "IFID_RtAddr_i", 4 0, L_0x7ff22bd48c20; 1 drivers
v0x7ff22bd45b90_0 .var "IFID_stall_o", 0 0;
v0x7ff22bd45c10_0 .net "Op_i", 5 0, L_0x7ff22bd48ac0; 1 drivers
v0x7ff22bd45cd0_0 .var "PC_stall_o", 0 0;
E_0x7ff22bd455e0/0 .event edge, v0x7ff22bd45880_0, v0x7ff22bd45c10_0, v0x7ff22bd45a60_0, v0x7ff22bd411f0_0;
E_0x7ff22bd455e0/1 .event edge, v0x7ff22bd45ae0_0;
E_0x7ff22bd455e0 .event/or E_0x7ff22bd455e0/0, E_0x7ff22bd455e0/1;
S_0x7ff22bd45230 .scope module, "Flush_MUX" "Flush_MUX" 3 79, 12 3, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd45310_0 .net "EX_i", 3 0, v0x7ff22bd44a50_0; 1 drivers
v0x7ff22bd453c0_0 .var "EX_o", 3 0;
v0x7ff22bd45440_0 .net "MEM_i", 1 0, v0x7ff22bd44b80_0; 1 drivers
v0x7ff22bd454c0_0 .var "MEM_o", 1 0;
v0x7ff22bd45560_0 .net "WB_i", 1 0, v0x7ff22bd45040_0; 1 drivers
v0x7ff22bd45610_0 .var "WB_o", 1 0;
v0x7ff22bd456b0_0 .net "flush_i", 0 0, v0x7ff22bd459c0_0; 1 drivers
E_0x7ff22bd44e90 .event edge, v0x7ff22bd456b0_0, v0x7ff22bd45040_0, v0x7ff22bd44a50_0, v0x7ff22bd44b80_0;
S_0x7ff22bd44800 .scope module, "Control" "Control" 3 89, 13 2, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd44920_0 .var "ALUOp", 2 0;
v0x7ff22bd449c0_0 .var "ALUSrc", 0 0;
v0x7ff22bd44a50_0 .var "EX_o", 3 0;
v0x7ff22bd44af0_0 .var "FlushMUX_o", 0 0;
v0x7ff22bd44b80_0 .var "MEM_o", 1 0;
v0x7ff22bd44c40_0 .var "MemRead", 0 0;
v0x7ff22bd44cd0_0 .var "MemWrite", 0 0;
v0x7ff22bd44d90_0 .var "MemtoReg", 0 0;
v0x7ff22bd44e10_0 .net "Op_i", 5 0, L_0x7ff22bd48dc0; 1 drivers
v0x7ff22bd44ee0_0 .var "RegDst", 0 0;
v0x7ff22bd44f60_0 .var "RegWrite", 0 0;
v0x7ff22bd45040_0 .var "WB_o", 1 0;
v0x7ff22bd450c0_0 .var "brenchCtrl_o", 0 0;
v0x7ff22bd451b0_0 .var "jumpCtrl_o", 0 0;
E_0x7ff22bd448e0 .event edge, v0x7ff22bd44e10_0;
L_0x7ff22bd49a60 .part v0x7ff22bd44a50_0, 0, 2;
S_0x7ff22bd445a0 .scope module, "Add_Jump" "Adder" 3 99, 4 2, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd44680_0 .net "data1_i", 31 0, v0x7ff22bd44520_0; 1 drivers
v0x7ff22bd44700_0 .net "data2_i", 31 0, v0x7ff22bd462b0_0; 1 drivers
v0x7ff22bd44780_0 .alias "data_o", 31 0, v0x7ff22bd46bb0_0;
L_0x7ff22bd48e80 .arith/sum 32, v0x7ff22bd44520_0, v0x7ff22bd462b0_0;
S_0x7ff22bd443c0 .scope module, "brenchx4" "Shift_Left2" 3 105, 14 1, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd444a0_0 .net "data_i", 31 0, L_0x7ff22bd48ff0; 1 drivers
v0x7ff22bd44520_0 .var "data_o", 31 0;
E_0x7ff22bd43db0 .event edge, v0x7ff22bd43180_0;
S_0x7ff22bd44160 .scope module, "Signed_Extend" "Signed_Extend" 3 110, 15 2, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd44240_0 .net *"_s3", 15 0, C4<0000000000000000>; 1 drivers
v0x7ff22bd442c0_0 .net "data_i", 15 0, L_0x7ff22bd49100; 1 drivers
v0x7ff22bd44340_0 .alias "data_o", 31 0, v0x7ff22bd444a0_0;
L_0x7ff22bd48ff0 .concat [ 16 16 0 0], L_0x7ff22bd49100, C4<0000000000000000>;
S_0x7ff22bd438b0 .scope module, "Registers" "Registers" 3 115, 16 2, S_0x7ff22bd06c80;
 .timescale 0 0;
L_0x7ff22bd49260 .functor BUFZ 32, L_0x7ff22bd491d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ff22bd493d0 .functor BUFZ 32, L_0x7ff22bd49340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff22bd43990_0 .net "ReadData1_o", 31 0, L_0x7ff22bd49260; 1 drivers
v0x7ff22bd43a10_0 .net "ReadData2_o", 31 0, L_0x7ff22bd493d0; 1 drivers
v0x7ff22bd43a90_0 .net "ReadReg1_i", 4 0, L_0x7ff22bd494b0; 1 drivers
v0x7ff22bd43b30_0 .net "ReadReg2_i", 4 0, L_0x7ff22bd495c0; 1 drivers
v0x7ff22bd43bc0_0 .net "RegWrite_i", 0 0, v0x7ff22bd3f120_0; 1 drivers
v0x7ff22bd43cb0_0 .net "WriteData_i", 31 0, v0x7ff22bd3e830_0; 1 drivers
v0x7ff22bd43d30_0 .net "WriteReg_i", 4 0, v0x7ff22bd3f0a0_0; 1 drivers
v0x7ff22bd43e30_0 .net *"_s0", 31 0, L_0x7ff22bd491d0; 1 drivers
v0x7ff22bd43eb0_0 .net *"_s4", 31 0, L_0x7ff22bd49340; 1 drivers
v0x7ff22bd43f80_0 .alias "clk_i", 0 0, v0x7ff22bd47cd0_0;
v0x7ff22bd44080 .array "register", 31 0, 31 0;
E_0x7ff22bd429f0 .event edge, v0x7ff22bd3f120_0, v0x7ff22bd3f0a0_0, v0x7ff22bd3e830_0;
L_0x7ff22bd491d0 .array/port v0x7ff22bd44080, L_0x7ff22bd494b0;
L_0x7ff22bd49340 .array/port v0x7ff22bd44080, L_0x7ff22bd495c0;
S_0x7ff22bd43470 .scope module, "Equal" "Equal" 3 126, 17 1, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd43550_0 .alias "data1_i", 31 0, v0x7ff22bd43990_0;
v0x7ff22bd435d0_0 .alias "data2_i", 31 0, v0x7ff22bd43a10_0;
v0x7ff22bd43830_0 .var "data_o", 0 0;
E_0x7ff22bd43330 .event edge, v0x7ff22bd41930_0, v0x7ff22bd41d90_0;
S_0x7ff22bd420f0 .scope module, "ID_EX" "ID_EX" 3 132, 18 1, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd421d0_0 .var "ALU_OP_o", 1 0;
v0x7ff22bd42250_0 .var "ALU_Src_o", 0 0;
v0x7ff22bd422f0_0 .var "EX", 3 0;
v0x7ff22bd42390_0 .net "EX_i", 3 0, v0x7ff22bd453c0_0; 1 drivers
v0x7ff22bd42410_0 .var "MEM", 1 0;
v0x7ff22bd424c0_0 .net "MEM_i", 1 0, v0x7ff22bd454c0_0; 1 drivers
v0x7ff22bd42540_0 .var "MEM_o", 1 0;
v0x7ff22bd42600_0 .var "RdAddr_WB", 4 0;
v0x7ff22bd42680_0 .net "RdAddr_WB_i", 4 0, L_0x7ff22bd49940; 1 drivers
v0x7ff22bd42750_0 .var "RdAddr_WB_o", 4 0;
v0x7ff22bd427d0_0 .var "Reg_Dst_o", 0 0;
v0x7ff22bd428b0_0 .var "Reg_data1", 31 0;
v0x7ff22bd42930_0 .alias "Reg_data1_i", 31 0, v0x7ff22bd43990_0;
v0x7ff22bd42a20_0 .var "Reg_data1_o", 31 0;
v0x7ff22bd42aa0_0 .var "Reg_data2", 31 0;
v0x7ff22bd42ba0_0 .alias "Reg_data2_i", 31 0, v0x7ff22bd43a10_0;
v0x7ff22bd42c20_0 .var "Reg_data2_o", 31 0;
v0x7ff22bd42b20_0 .var "RsAddr_FW", 4 0;
v0x7ff22bd42d30_0 .net "RsAddr_FW_i", 4 0, L_0x7ff22bd49790; 1 drivers
v0x7ff22bd42e50_0 .var "RsAddr_FW_o", 4 0;
v0x7ff22bd42ca0_0 .var "RtAddr_FW", 4 0;
v0x7ff22bd42f80_0 .net "RtAddr_FW_i", 4 0, L_0x7ff22bd49820; 1 drivers
v0x7ff22bd43000_0 .var "RtAddr_FW_o", 4 0;
v0x7ff22bd42db0_0 .var "RtAddr_WB", 4 0;
v0x7ff22bd42ed0_0 .net "RtAddr_WB_i", 4 0, L_0x7ff22bd498b0; 1 drivers
v0x7ff22bd43210_0 .var "RtAddr_WB_o", 4 0;
v0x7ff22bd43080_0 .var "WB", 1 0;
v0x7ff22bd43370_0 .net "WB_i", 1 0, v0x7ff22bd45610_0; 1 drivers
v0x7ff22bd433f0_0 .var "WB_o", 1 0;
v0x7ff22bd43290_0 .alias "clk_i", 0 0, v0x7ff22bd47cd0_0;
v0x7ff22bd43100_0 .var "immd", 31 0;
v0x7ff22bd43180_0 .alias "immd_i", 31 0, v0x7ff22bd444a0_0;
v0x7ff22bd43660_0 .var "immd_o", 31 0;
L_0x7ff22bd48d30 .part v0x7ff22bd42540_0, 1, 1;
L_0x7ff22bd499d0 .part v0x7ff22bd43660_0, 0, 6;
S_0x7ff22bd41c80 .scope module, "MUX6" "ForwardMUX" 3 158, 19 1, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd41d90_0 .alias "data0_i", 31 0, v0x7ff22bd43990_0;
v0x7ff22bd41e10_0 .alias "data1_i", 31 0, v0x7ff22bd43cb0_0;
v0x7ff22bd41ed0_0 .net "data2_i", 31 0, v0x7ff22bd3fa70_0; 1 drivers
v0x7ff22bd41fd0_0 .var "data_o", 31 0;
v0x7ff22bd42070_0 .net "select_i", 1 0, v0x7ff22bd40860_0; 1 drivers
E_0x7ff22bd41d60 .event edge, v0x7ff22bd40860_0, v0x7ff22bd41d90_0, v0x7ff22bd3e830_0, v0x7ff22bd3eb70_0;
S_0x7ff22bd41800 .scope module, "MUX7" "ForwardMUX" 3 166, 19 1, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd41930_0 .alias "data0_i", 31 0, v0x7ff22bd43a10_0;
v0x7ff22bd419d0_0 .alias "data1_i", 31 0, v0x7ff22bd43cb0_0;
v0x7ff22bd41a70_0 .alias "data2_i", 31 0, v0x7ff22bd41ed0_0;
v0x7ff22bd41b10_0 .var "data_o", 31 0;
v0x7ff22bd41bd0_0 .net "select_i", 1 0, v0x7ff22bd40920_0; 1 drivers
E_0x7ff22bd418e0 .event edge, v0x7ff22bd40920_0, v0x7ff22bd41930_0, v0x7ff22bd3e830_0, v0x7ff22bd3eb70_0;
S_0x7ff22bd41460 .scope module, "MUX_ALUSrc" "MUX32" 3 174, 8 3, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd41590_0 .net "data1_i", 31 0, v0x7ff22bd41b10_0; 1 drivers
v0x7ff22bd41640_0 .net "data2_i", 31 0, v0x7ff22bd43660_0; 1 drivers
v0x7ff22bd416c0_0 .var "data_o", 31 0;
v0x7ff22bd41780_0 .net "select_i", 0 0, v0x7ff22bd42250_0; 1 drivers
E_0x7ff22bd41540 .event edge, v0x7ff22bd41780_0, v0x7ff22bd3fda0_0, v0x7ff22bd41640_0;
S_0x7ff22bd410c0 .scope module, "MUX_RegDst" "MUX5" 3 181, 20 3, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd411f0_0 .alias "data1_i", 4 0, v0x7ff22bd45900_0;
v0x7ff22bd41290_0 .net "data2_i", 4 0, v0x7ff22bd42750_0; 1 drivers
v0x7ff22bd41320_0 .var "data_o", 4 0;
v0x7ff22bd413e0_0 .net "select_i", 0 0, v0x7ff22bd427d0_0; 1 drivers
E_0x7ff22bd411a0 .event edge, v0x7ff22bd413e0_0, v0x7ff22bd411f0_0, v0x7ff22bd41290_0;
S_0x7ff22bd40c70 .scope module, "ALU" "ALU" 3 188, 21 1, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd40db0_0 .net "ALUCtrl_i", 2 0, v0x7ff22bd40aa0_0; 1 drivers
v0x7ff22bd40e60_0 .net "Zero_o", 0 0, C4<z>; 0 drivers
v0x7ff22bd40ee0_0 .net "data1_i", 31 0, v0x7ff22bd41fd0_0; 1 drivers
v0x7ff22bd40f80_0 .net "data2_i", 31 0, v0x7ff22bd416c0_0; 1 drivers
v0x7ff22bd41010_0 .var "data_o", 31 0;
E_0x7ff22bd40d50 .event edge, v0x7ff22bd40aa0_0, v0x7ff22bd40ee0_0, v0x7ff22bd40f80_0;
S_0x7ff22bd409a0 .scope module, "ALU_Control" "ALU_Control" 3 196, 22 2, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd40aa0_0 .var "ALUCtrl_o", 2 0;
v0x7ff22bd40b40_0 .net "ALUOp_i", 1 0, L_0x7ff22bd49a60; 1 drivers
v0x7ff22bd40bd0_0 .net "funct_i", 5 0, L_0x7ff22bd499d0; 1 drivers
E_0x7ff22bd407b0 .event edge, v0x7ff22bd40b40_0, v0x7ff22bd40bd0_0;
S_0x7ff22bd404d0 .scope module, "Forward_Unit" "Forward_Unit" 3 202, 23 1, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd402c0_0 .net "EXMEM_WB_i", 0 0, L_0x7ff22bd49b30; 1 drivers
v0x7ff22bd405b0_0 .net "EXMEM_WriteAddr_i", 4 0, v0x7ff22bd400d0_0; 1 drivers
v0x7ff22bd40630_0 .net "IDEX_RsAddr_i", 4 0, v0x7ff22bd42e50_0; 1 drivers
v0x7ff22bd406b0_0 .net "IDEX_RtAddr_i", 4 0, v0x7ff22bd43000_0; 1 drivers
v0x7ff22bd40730_0 .alias "MEMWB_WB_i", 0 0, v0x7ff22bd43bc0_0;
v0x7ff22bd407e0_0 .alias "MEMWB_WriteAddr_i", 4 0, v0x7ff22bd43d30_0;
v0x7ff22bd40860_0 .var "mux6_o", 1 0;
v0x7ff22bd40920_0 .var "mux7_o", 1 0;
E_0x7ff22bd3fec0/0 .event edge, v0x7ff22bd402c0_0, v0x7ff22bd3efd0_0, v0x7ff22bd40630_0, v0x7ff22bd406b0_0;
E_0x7ff22bd3fec0/1 .event edge, v0x7ff22bd3f120_0, v0x7ff22bd3f0a0_0;
E_0x7ff22bd3fec0 .event/or E_0x7ff22bd3fec0/0, E_0x7ff22bd3fec0/1;
S_0x7ff22bd3f890 .scope module, "EX_MEM" "EX_MEM" 3 213, 24 1, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd3f970_0 .var "ALUout", 31 0;
v0x7ff22bd3f9f0_0 .net "ALUout_i", 31 0, v0x7ff22bd41010_0; 1 drivers
v0x7ff22bd3fa70_0 .var "ALUout_o", 31 0;
v0x7ff22bd3fb30_0 .var "MEM", 1 0;
v0x7ff22bd3fbb0_0 .net "MEM_i", 1 0, v0x7ff22bd42540_0; 1 drivers
v0x7ff22bd3fc60_0 .var "MemRead_o", 0 0;
v0x7ff22bd3fce0_0 .var "MemWriteData", 31 0;
v0x7ff22bd3fda0_0 .alias "MemWriteData_i", 31 0, v0x7ff22bd41590_0;
v0x7ff22bd3fe20_0 .var "MemWriteData_o", 31 0;
v0x7ff22bd3fef0_0 .var "MemWrite_o", 0 0;
v0x7ff22bd3ff70_0 .var "RegWriteAddr", 4 0;
v0x7ff22bd40050_0 .net "RegWriteAddr_i", 4 0, v0x7ff22bd41320_0; 1 drivers
v0x7ff22bd400d0_0 .var "RegWriteAddr_o", 4 0;
v0x7ff22bd401c0_0 .var "WB", 1 0;
v0x7ff22bd40240_0 .net "WB_i", 1 0, v0x7ff22bd433f0_0; 1 drivers
v0x7ff22bd40340_0 .var "WB_o", 1 0;
v0x7ff22bd403c0_0 .alias "clk_i", 0 0, v0x7ff22bd47cd0_0;
L_0x7ff22bd49b30 .part v0x7ff22bd40340_0, 1, 1;
S_0x7ff22bd3f3f0 .scope module, "Data_Memory" "Data_Memory" 3 228, 25 1, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd3f4d0_0 .net "MemRead_i", 0 0, v0x7ff22bd3fc60_0; 1 drivers
v0x7ff22bd3f550_0 .net "MemWrite_i", 0 0, v0x7ff22bd3fef0_0; 1 drivers
v0x7ff22bd3f5d0_0 .alias "addr_i", 31 0, v0x7ff22bd41ed0_0;
v0x7ff22bd3f650_0 .alias "clk_i", 0 0, v0x7ff22bd47cd0_0;
v0x7ff22bd3f6d0_0 .var "data_o", 31 0;
v0x7ff22bd3f790 .array "memory", 31 0, 7 0;
v0x7ff22bd3f810_0 .net "write_data_i", 31 0, v0x7ff22bd3fe20_0; 1 drivers
S_0x7ff22bd3e960 .scope module, "MEM_WB" "MEM_WB" 3 236, 26 1, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd3ead0_0 .var "ALU_data", 31 0;
v0x7ff22bd3eb70_0 .alias "ALU_data_i", 31 0, v0x7ff22bd41ed0_0;
v0x7ff22bd3ec00_0 .var "ALU_data_o", 31 0;
v0x7ff22bd3ecc0_0 .var "MEM_data", 31 0;
v0x7ff22bd3ed40_0 .net "MEM_data_i", 31 0, v0x7ff22bd3f6d0_0; 1 drivers
v0x7ff22bd3edf0_0 .var "MemToReg_o", 0 0;
v0x7ff22bd3ee90_0 .var "Mem_data_o", 31 0;
v0x7ff22bd3ef50_0 .var "RegWriteAddr", 5 0;
v0x7ff22bd3efd0_0 .alias "RegWriteAddr_i", 4 0, v0x7ff22bd405b0_0;
v0x7ff22bd3f0a0_0 .var "RegWriteAddr_o", 4 0;
v0x7ff22bd3f120_0 .var "RegWrite_o", 0 0;
v0x7ff22bd3f200_0 .var "WB", 1 0;
v0x7ff22bd3f280_0 .net "WB_i", 1 0, v0x7ff22bd40340_0; 1 drivers
v0x7ff22bd3f370_0 .alias "clk_i", 0 0, v0x7ff22bd47cd0_0;
E_0x7ff22bd3ea40 .event negedge, v0x7ff22bd3f370_0;
E_0x7ff22bd3ea90 .event posedge, v0x7ff22bd3f370_0;
S_0x7ff22bd05910 .scope module, "DataToReg" "MUX32" 3 249, 8 3, S_0x7ff22bd06c80;
 .timescale 0 0;
v0x7ff22bd297a0_0 .alias "data1_i", 31 0, v0x7ff22bd3ed40_0;
v0x7ff22bd3e7a0_0 .net "data2_i", 31 0, v0x7ff22bd3ec00_0; 1 drivers
v0x7ff22bd3e830_0 .var "data_o", 31 0;
v0x7ff22bd3e8d0_0 .net "select_i", 0 0, v0x7ff22bd3edf0_0; 1 drivers
E_0x7ff22bd00ec0 .event edge, v0x7ff22bd3e8d0_0, v0x7ff22bd297a0_0, v0x7ff22bd3e7a0_0;
    .scope S_0x7ff22bd47630;
T_0 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd47830_0, 0, 0;
    %end;
    .thread T_0;
    .scope S_0x7ff22bd47630;
T_1 ;
    %wait E_0x7ff22bd3ea90;
    %load/v 8, v0x7ff22bd47970_0, 1;
    %load/v 9, v0x7ff22bd478d0_0, 1;
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x7ff22bd47790_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd47830_0, 0, 8;
T_1.0 ;
    %load/v 8, v0x7ff22bd47970_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd47830_0, 0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff22bd46a90;
T_2 ;
    %wait E_0x7ff22bd46b70;
    %load/v 8, v0x7ff22bd46dc0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x7ff22bd46bb0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd46d00_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x7ff22bd46c60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd46d00_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ff22bd46710;
T_3 ;
    %wait E_0x7ff22bd46500;
    %load/v 8, v0x7ff22bd469d0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x7ff22bd46810_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd46930_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x7ff22bd468b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd46930_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7ff22bd46000;
T_4 ;
    %wait E_0x7ff22bd3ea90;
    %load/v 8, v0x7ff22bd46210_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd46190_0, 0, 8;
    %load/v 8, v0x7ff22bd46540_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd46480_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ff22bd46000;
T_5 ;
    %wait E_0x7ff22bd3ea40;
    %load/v 8, v0x7ff22bd460e0_0, 1;
    %load/v 9, v0x7ff22bd46350_0, 1;
    %load/v 10, v0x7ff22bd46690_0, 1;
    %or 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd462b0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd465c0_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x7ff22bd46190_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd462b0_0, 0, 8;
    %load/v 8, v0x7ff22bd46480_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd465c0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ff22bd45d50;
T_6 ;
    %wait E_0x7ff22bd45b60;
    %load/v 8, v0x7ff22bd45e30_0, 26;
    %mov 34, 0, 6;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %load/v 40, v0x7ff22bd45f60_0, 4;
    %mov 44, 0, 28;
    %ix/load 0, 28, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v0x7ff22bd45ed0_0, 8, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ff22bd45770;
T_7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7ff22bd45cd0_0, 0, 0;
    %end;
    .thread T_7;
    .scope S_0x7ff22bd45770;
T_8 ;
    %wait E_0x7ff22bd455e0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7ff22bd45cd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7ff22bd45b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7ff22bd459c0_0, 0, 1;
    %load/v 8, v0x7ff22bd45880_0, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v0x7ff22bd45c10_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x7ff22bd45a60_0, 5;
    %load/v 14, v0x7ff22bd45900_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7ff22bd45cd0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7ff22bd45b90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7ff22bd459c0_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x7ff22bd45c10_0, 6;
    %cmpi/u 8, 4, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x7ff22bd45c10_0, 6;
    %cmpi/u 9, 0, 6;
    %or 8, 4, 1;
    %load/v 9, v0x7ff22bd45a60_0, 5;
    %load/v 14, v0x7ff22bd45900_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x7ff22bd45ae0_0, 5;
    %load/v 15, v0x7ff22bd45900_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7ff22bd45cd0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7ff22bd45b90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7ff22bd459c0_0, 0, 0;
T_8.4 ;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7ff22bd45230;
T_9 ;
    %wait E_0x7ff22bd44e90;
    %load/v 8, v0x7ff22bd456b0_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x7ff22bd45560_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd45610_0, 0, 8;
    %load/v 8, v0x7ff22bd45310_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7ff22bd453c0_0, 0, 8;
    %load/v 8, v0x7ff22bd45440_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd454c0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd45610_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7ff22bd453c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd454c0_0, 0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ff22bd44800;
T_10 ;
    %wait E_0x7ff22bd448e0;
    %load/v 8, v0x7ff22bd44e10_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/0xz  T_10.0, 4;
    %set/v v0x7ff22bd449c0_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x7ff22bd44920_0, 8, 3;
    %set/v v0x7ff22bd44ee0_0, 0, 1;
    %set/v v0x7ff22bd44cd0_0, 0, 1;
    %set/v v0x7ff22bd44c40_0, 0, 1;
    %set/v v0x7ff22bd44f60_0, 1, 1;
    %set/v v0x7ff22bd44d90_0, 0, 1;
    %set/v v0x7ff22bd451b0_0, 0, 1;
    %set/v v0x7ff22bd450c0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x7ff22bd44e10_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_10.2, 4;
    %set/v v0x7ff22bd449c0_0, 0, 1;
    %set/v v0x7ff22bd44920_0, 0, 3;
    %set/v v0x7ff22bd44ee0_0, 1, 1;
    %set/v v0x7ff22bd44cd0_0, 0, 1;
    %set/v v0x7ff22bd44c40_0, 0, 1;
    %set/v v0x7ff22bd44f60_0, 1, 1;
    %set/v v0x7ff22bd44d90_0, 0, 1;
    %set/v v0x7ff22bd451b0_0, 0, 1;
    %set/v v0x7ff22bd450c0_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0x7ff22bd44e10_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/0xz  T_10.4, 4;
    %set/v v0x7ff22bd449c0_0, 0, 1;
    %set/v v0x7ff22bd44920_0, 0, 3;
    %set/v v0x7ff22bd44ee0_0, 1, 1;
    %set/v v0x7ff22bd44cd0_0, 0, 1;
    %set/v v0x7ff22bd44c40_0, 1, 1;
    %set/v v0x7ff22bd44f60_0, 1, 1;
    %set/v v0x7ff22bd44d90_0, 1, 1;
    %set/v v0x7ff22bd451b0_0, 0, 1;
    %set/v v0x7ff22bd450c0_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/v 8, v0x7ff22bd44e10_0, 6;
    %cmpi/u 8, 43, 6;
    %jmp/0xz  T_10.6, 4;
    %set/v v0x7ff22bd449c0_0, 0, 1;
    %set/v v0x7ff22bd44920_0, 0, 3;
    %set/v v0x7ff22bd44ee0_0, 2, 1;
    %set/v v0x7ff22bd44cd0_0, 1, 1;
    %set/v v0x7ff22bd44c40_0, 0, 1;
    %set/v v0x7ff22bd44f60_0, 0, 1;
    %set/v v0x7ff22bd44d90_0, 0, 1;
    %set/v v0x7ff22bd451b0_0, 0, 1;
    %set/v v0x7ff22bd450c0_0, 0, 1;
    %jmp T_10.7;
T_10.6 ;
    %load/v 8, v0x7ff22bd44e10_0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/0xz  T_10.8, 4;
    %set/v v0x7ff22bd449c0_0, 2, 1;
    %movi 8, 1, 3;
    %set/v v0x7ff22bd44920_0, 8, 3;
    %set/v v0x7ff22bd44ee0_0, 2, 1;
    %set/v v0x7ff22bd44cd0_0, 0, 1;
    %set/v v0x7ff22bd44c40_0, 0, 1;
    %set/v v0x7ff22bd44f60_0, 0, 1;
    %set/v v0x7ff22bd44d90_0, 0, 1;
    %set/v v0x7ff22bd451b0_0, 0, 1;
    %set/v v0x7ff22bd450c0_0, 1, 1;
    %jmp T_10.9;
T_10.8 ;
    %load/v 8, v0x7ff22bd44e10_0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/0xz  T_10.10, 4;
    %set/v v0x7ff22bd449c0_0, 2, 1;
    %movi 8, 1, 3;
    %set/v v0x7ff22bd44920_0, 8, 3;
    %set/v v0x7ff22bd44ee0_0, 2, 1;
    %set/v v0x7ff22bd44cd0_0, 0, 1;
    %set/v v0x7ff22bd44c40_0, 0, 1;
    %set/v v0x7ff22bd44f60_0, 0, 1;
    %set/v v0x7ff22bd44d90_0, 0, 1;
    %set/v v0x7ff22bd451b0_0, 1, 1;
    %set/v v0x7ff22bd450c0_0, 0, 1;
T_10.10 ;
T_10.9 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %load/v 8, v0x7ff22bd449c0_0, 1;
    %mov 9, 0, 3;
    %ix/load 0, 3, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 4;
    %load/v 12, v0x7ff22bd44920_0, 3;
    %mov 15, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  12, 4;
    %add 8, 12, 4;
    %load/v 12, v0x7ff22bd44ee0_0, 1;
    %mov 13, 0, 3;
    %add 8, 12, 4;
    %set/v v0x7ff22bd44a50_0, 8, 4;
    %load/v 8, v0x7ff22bd44c40_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 2;
    %load/v 10, v0x7ff22bd44cd0_0, 1;
    %mov 11, 0, 1;
    %add 8, 10, 2;
    %set/v v0x7ff22bd44b80_0, 8, 2;
    %load/v 8, v0x7ff22bd44f60_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 2;
    %load/v 10, v0x7ff22bd44d90_0, 1;
    %mov 11, 0, 1;
    %add 8, 10, 2;
    %set/v v0x7ff22bd45040_0, 8, 2;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7ff22bd443c0;
T_11 ;
    %wait E_0x7ff22bd43db0;
    %load/v 8, v0x7ff22bd444a0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x7ff22bd44520_0, 8, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7ff22bd438b0;
T_12 ;
    %wait E_0x7ff22bd429f0;
    %load/v 8, v0x7ff22bd43bc0_0, 1;
    %load/v 9, v0x7ff22bd43d30_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0x7ff22bd43cb0_0, 32;
    %ix/getv 3, v0x7ff22bd43d30_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7ff22bd44080, 0, 8;
t_0 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7ff22bd43470;
T_13 ;
    %wait E_0x7ff22bd43330;
    %load/v 8, v0x7ff22bd43550_0, 32;
    %load/v 40, v0x7ff22bd435d0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7ff22bd43830_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7ff22bd420f0;
T_14 ;
    %wait E_0x7ff22bd3ea90;
    %load/v 8, v0x7ff22bd42930_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd428b0_0, 0, 8;
    %load/v 8, v0x7ff22bd42ba0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd42aa0_0, 0, 8;
    %load/v 8, v0x7ff22bd43180_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd43100_0, 0, 8;
    %load/v 8, v0x7ff22bd42d30_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7ff22bd42b20_0, 0, 8;
    %load/v 8, v0x7ff22bd42f80_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7ff22bd42ca0_0, 0, 8;
    %load/v 8, v0x7ff22bd42ed0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7ff22bd42db0_0, 0, 8;
    %load/v 8, v0x7ff22bd42680_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7ff22bd42600_0, 0, 8;
    %load/v 8, v0x7ff22bd42390_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7ff22bd422f0_0, 0, 8;
    %load/v 8, v0x7ff22bd43370_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd43080_0, 0, 8;
    %load/v 8, v0x7ff22bd424c0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd42410_0, 0, 8;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7ff22bd420f0;
T_15 ;
    %wait E_0x7ff22bd3ea40;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.0, 4;
    %load/x1p 8, v0x7ff22bd422f0_0, 1;
    %jmp T_15.1;
T_15.0 ;
    %mov 8, 2, 1;
T_15.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7ff22bd42250_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.2, 4;
    %load/x1p 8, v0x7ff22bd422f0_0, 2;
    %jmp T_15.3;
T_15.2 ;
    %mov 8, 2, 2;
T_15.3 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd421d0_0, 0, 8;
    %load/v 8, v0x7ff22bd422f0_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7ff22bd427d0_0, 0, 8;
    %load/v 8, v0x7ff22bd428b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd42a20_0, 0, 8;
    %load/v 8, v0x7ff22bd42aa0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd42c20_0, 0, 8;
    %load/v 8, v0x7ff22bd43100_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd43660_0, 0, 8;
    %load/v 8, v0x7ff22bd42b20_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7ff22bd42e50_0, 0, 8;
    %load/v 8, v0x7ff22bd42ca0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7ff22bd43000_0, 0, 8;
    %load/v 8, v0x7ff22bd42db0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7ff22bd43210_0, 0, 8;
    %load/v 8, v0x7ff22bd42600_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7ff22bd42750_0, 0, 8;
    %load/v 8, v0x7ff22bd43080_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd433f0_0, 0, 8;
    %load/v 8, v0x7ff22bd42410_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd42540_0, 0, 8;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7ff22bd41c80;
T_16 ;
    %wait E_0x7ff22bd41d60;
    %load/v 8, v0x7ff22bd42070_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/v 8, v0x7ff22bd41d90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd41fd0_0, 0, 8;
T_16.0 ;
    %load/v 8, v0x7ff22bd42070_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_16.2, 4;
    %load/v 8, v0x7ff22bd41e10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd41fd0_0, 0, 8;
T_16.2 ;
    %load/v 8, v0x7ff22bd42070_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_16.4, 4;
    %load/v 8, v0x7ff22bd41ed0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd41fd0_0, 0, 8;
T_16.4 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7ff22bd41800;
T_17 ;
    %wait E_0x7ff22bd418e0;
    %load/v 8, v0x7ff22bd41bd0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v0x7ff22bd41930_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd41b10_0, 0, 8;
T_17.0 ;
    %load/v 8, v0x7ff22bd41bd0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_17.2, 4;
    %load/v 8, v0x7ff22bd419d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd41b10_0, 0, 8;
T_17.2 ;
    %load/v 8, v0x7ff22bd41bd0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_17.4, 4;
    %load/v 8, v0x7ff22bd41a70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd41b10_0, 0, 8;
T_17.4 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7ff22bd41460;
T_18 ;
    %wait E_0x7ff22bd41540;
    %load/v 8, v0x7ff22bd41780_0, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v0x7ff22bd41590_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd416c0_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x7ff22bd41640_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd416c0_0, 0, 8;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7ff22bd410c0;
T_19 ;
    %wait E_0x7ff22bd411a0;
    %load/v 8, v0x7ff22bd413e0_0, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0x7ff22bd411f0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7ff22bd41320_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x7ff22bd41290_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7ff22bd41320_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7ff22bd40c70;
T_20 ;
    %wait E_0x7ff22bd40d50;
    %load/v 8, v0x7ff22bd40db0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_20.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_20.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_20.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_20.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_20.4, 6;
    %jmp T_20.5;
T_20.0 ;
    %load/v 8, v0x7ff22bd40ee0_0, 32;
    %load/v 40, v0x7ff22bd40f80_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd41010_0, 0, 8;
    %jmp T_20.5;
T_20.1 ;
    %load/v 8, v0x7ff22bd40ee0_0, 32;
    %load/v 40, v0x7ff22bd40f80_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd41010_0, 0, 8;
    %jmp T_20.5;
T_20.2 ;
    %load/v 8, v0x7ff22bd40ee0_0, 32;
    %load/v 40, v0x7ff22bd40f80_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd41010_0, 0, 8;
    %jmp T_20.5;
T_20.3 ;
    %load/v 8, v0x7ff22bd40ee0_0, 32;
    %load/v 40, v0x7ff22bd40f80_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd41010_0, 0, 8;
    %jmp T_20.5;
T_20.4 ;
    %load/v 8, v0x7ff22bd40ee0_0, 32;
    %load/v 40, v0x7ff22bd40f80_0, 32;
    %mul 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd41010_0, 0, 8;
    %jmp T_20.5;
T_20.5 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7ff22bd409a0;
T_21 ;
    %wait E_0x7ff22bd407b0;
    %load/v 8, v0x7ff22bd40b40_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_21.0, 4;
    %load/v 8, v0x7ff22bd40bd0_0, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_21.2, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_21.3, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_21.4, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_21.5, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_21.6, 6;
    %jmp T_21.7;
T_21.2 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7ff22bd40aa0_0, 0, 0;
    %jmp T_21.7;
T_21.3 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7ff22bd40aa0_0, 0, 8;
    %jmp T_21.7;
T_21.4 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7ff22bd40aa0_0, 0, 8;
    %jmp T_21.7;
T_21.5 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7ff22bd40aa0_0, 0, 8;
    %jmp T_21.7;
T_21.6 ;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7ff22bd40aa0_0, 0, 8;
    %jmp T_21.7;
T_21.7 ;
    %jmp T_21.1;
T_21.0 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7ff22bd40aa0_0, 0, 8;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7ff22bd404d0;
T_22 ;
    %wait E_0x7ff22bd3fec0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd40860_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd40920_0, 0, 0;
    %load/v 8, v0x7ff22bd402c0_0, 1;
    %load/v 9, v0x7ff22bd405b0_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v0x7ff22bd405b0_0, 5;
    %load/v 13, v0x7ff22bd40630_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_22.2, 4;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd40860_0, 0, 8;
T_22.2 ;
    %load/v 8, v0x7ff22bd405b0_0, 5;
    %load/v 13, v0x7ff22bd406b0_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_22.4, 4;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd40920_0, 0, 8;
T_22.4 ;
T_22.0 ;
    %load/v 8, v0x7ff22bd40730_0, 1;
    %load/v 9, v0x7ff22bd407e0_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7ff22bd402c0_0, 1;
    %load/v 10, v0x7ff22bd405b0_0, 5;
    %cmpi/u 10, 0, 5;
    %inv 4, 1;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %load/v 10, v0x7ff22bd405b0_0, 5;
    %load/v 15, v0x7ff22bd40630_0, 5;
    %cmp/u 10, 15, 5;
    %mov 10, 4, 1;
    %load/v 11, v0x7ff22bd405b0_0, 5;
    %load/v 16, v0x7ff22bd406b0_0, 5;
    %cmp/u 11, 16, 5;
    %or 10, 4, 1;
    %and 9, 10, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.6, 8;
    %load/v 8, v0x7ff22bd407e0_0, 5;
    %load/v 13, v0x7ff22bd40630_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_22.8, 4;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd40860_0, 0, 8;
T_22.8 ;
    %load/v 8, v0x7ff22bd407e0_0, 5;
    %load/v 13, v0x7ff22bd406b0_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_22.10, 4;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd40920_0, 0, 8;
T_22.10 ;
T_22.6 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7ff22bd3f890;
T_23 ;
    %wait E_0x7ff22bd3ea90;
    %load/v 8, v0x7ff22bd3f9f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd3f970_0, 0, 8;
    %load/v 8, v0x7ff22bd3fda0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd3fce0_0, 0, 8;
    %load/v 8, v0x7ff22bd40050_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7ff22bd3ff70_0, 0, 8;
    %load/v 8, v0x7ff22bd40240_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd401c0_0, 0, 8;
    %load/v 8, v0x7ff22bd3fbb0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd3fb30_0, 0, 8;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7ff22bd3f890;
T_24 ;
    %wait E_0x7ff22bd3ea40;
    %load/v 8, v0x7ff22bd3f970_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd3fa70_0, 0, 8;
    %load/v 8, v0x7ff22bd3fce0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd3fe20_0, 0, 8;
    %load/v 8, v0x7ff22bd3ff70_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7ff22bd400d0_0, 0, 8;
    %load/v 8, v0x7ff22bd401c0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7ff22bd40340_0, 0, 8;
    %load/v 8, v0x7ff22bd3fb30_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7ff22bd3fef0_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.0, 4;
    %load/x1p 8, v0x7ff22bd3fb30_0, 1;
    %jmp T_24.1;
T_24.0 ;
    %mov 8, 2, 1;
T_24.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7ff22bd3fc60_0, 0, 8;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7ff22bd3f3f0;
T_25 ;
    %wait E_0x7ff22bd3ea90;
    %load/v 8, v0x7ff22bd3f4d0_0, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/getv 3, v0x7ff22bd3f5d0_0;
    %load/av 8, v0x7ff22bd3f790, 8;
    %mov 16, 0, 24;
    %ix/load 0, 1, 0;
    %load/vp0 72, v0x7ff22bd3f5d0_0, 32;
    %ix/get 3, 72, 32;
    %load/av 40, v0x7ff22bd3f790, 8;
    %mov 48, 0, 24;
    %ix/load 0, 8, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 2, 0;
    %load/vp0 72, v0x7ff22bd3f5d0_0, 32;
    %ix/get 3, 72, 32;
    %load/av 40, v0x7ff22bd3f790, 8;
    %mov 48, 0, 24;
    %ix/load 0, 16, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 3, 0;
    %load/vp0 72, v0x7ff22bd3f5d0_0, 32;
    %ix/get 3, 72, 32;
    %load/av 40, v0x7ff22bd3f790, 8;
    %mov 48, 0, 24;
    %ix/load 0, 24, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd3f6d0_0, 0, 8;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7ff22bd3f3f0;
T_26 ;
    %wait E_0x7ff22bd3ea40;
    %load/v 8, v0x7ff22bd3f550_0, 1;
    %jmp/0xz  T_26.0, 8;
    %load/v 8, v0x7ff22bd3f810_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %load/vp0 16, v0x7ff22bd3f5d0_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7ff22bd3f790, 8, 8;
t_1 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.2, 4;
    %load/x1p 8, v0x7ff22bd3f810_0, 8;
    %jmp T_26.3;
T_26.2 ;
    %mov 8, 2, 8;
T_26.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v0x7ff22bd3f5d0_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7ff22bd3f790, 8, 8;
t_2 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.4, 4;
    %load/x1p 8, v0x7ff22bd3f810_0, 8;
    %jmp T_26.5;
T_26.4 ;
    %mov 8, 2, 8;
T_26.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 16, v0x7ff22bd3f5d0_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7ff22bd3f790, 8, 8;
t_3 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.6, 4;
    %load/x1p 8, v0x7ff22bd3f810_0, 8;
    %jmp T_26.7;
T_26.6 ;
    %mov 8, 2, 8;
T_26.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v0x7ff22bd3f5d0_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7ff22bd3f790, 8, 8;
t_4 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7ff22bd3e960;
T_27 ;
    %wait E_0x7ff22bd3ea90;
    %load/v 8, v0x7ff22bd3f280_0, 2;
    %set/v v0x7ff22bd3f200_0, 8, 2;
    %load/v 8, v0x7ff22bd3ed40_0, 32;
    %set/v v0x7ff22bd3ecc0_0, 8, 32;
    %load/v 8, v0x7ff22bd3eb70_0, 32;
    %set/v v0x7ff22bd3ead0_0, 8, 32;
    %load/v 8, v0x7ff22bd3efd0_0, 5;
    %mov 13, 0, 1;
    %set/v v0x7ff22bd3ef50_0, 8, 6;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7ff22bd3e960;
T_28 ;
    %wait E_0x7ff22bd3ea40;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_28.0, 4;
    %load/x1p 8, v0x7ff22bd3f200_0, 1;
    %jmp T_28.1;
T_28.0 ;
    %mov 8, 2, 1;
T_28.1 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x7ff22bd3f120_0, 8, 1;
    %load/v 8, v0x7ff22bd3f200_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %set/v v0x7ff22bd3edf0_0, 8, 1;
    %load/v 8, v0x7ff22bd3ecc0_0, 32;
    %set/v v0x7ff22bd3ee90_0, 8, 32;
    %load/v 8, v0x7ff22bd3ead0_0, 32;
    %set/v v0x7ff22bd3ec00_0, 8, 32;
    %load/v 8, v0x7ff22bd3ef50_0, 6;
    %set/v v0x7ff22bd3f0a0_0, 8, 5;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7ff22bd05910;
T_29 ;
    %wait E_0x7ff22bd00ec0;
    %load/v 8, v0x7ff22bd3e8d0_0, 1;
    %jmp/0xz  T_29.0, 8;
    %load/v 8, v0x7ff22bd297a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd3e830_0, 0, 8;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0x7ff22bd3e7a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7ff22bd3e830_0, 0, 8;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7ff22bd04960;
T_30 ;
    %delay 25, 0;
    %load/v 8, v0x7ff22bd47e90_0, 1;
    %inv 8, 1;
    %set/v v0x7ff22bd47e90_0, 8, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7ff22bd04960;
T_31 ;
    %vpi_call 2 19 "$dumpfile", "TestBench.vcd";
    %vpi_call 2 20 "$dumpvars", 1'sb0, S_0x7ff22bd04960;
    %set/v v0x7ff22bd48050_0, 0, 32;
    %set/v v0x7ff22bd48280_0, 0, 32;
    %set/v v0x7ff22bd480d0_0, 0, 32;
    %set/v v0x7ff22bd48150_0, 0, 32;
T_31.0 ;
    %load/v 8, v0x7ff22bd48150_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_31.1, 5;
    %ix/getv/s 3, v0x7ff22bd48150_0;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7ff22bd47570, 0, 32;
t_5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7ff22bd48150_0, 32;
    %set/v v0x7ff22bd48150_0, 8, 32;
    %jmp T_31.0;
T_31.1 ;
    %set/v v0x7ff22bd48150_0, 0, 32;
T_31.2 ;
    %load/v 8, v0x7ff22bd48150_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_31.3, 5;
    %ix/getv/s 3, v0x7ff22bd48150_0;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7ff22bd3f790, 0, 8;
t_6 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7ff22bd48150_0, 32;
    %set/v v0x7ff22bd48150_0, 8, 32;
    %jmp T_31.2;
T_31.3 ;
    %set/v v0x7ff22bd48150_0, 0, 32;
T_31.4 ;
    %load/v 8, v0x7ff22bd48150_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_31.5, 5;
    %ix/getv/s 3, v0x7ff22bd48150_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7ff22bd44080, 0, 32;
t_7 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7ff22bd48150_0, 32;
    %set/v v0x7ff22bd48150_0, 8, 32;
    %jmp T_31.4;
T_31.5 ;
    %vpi_call 2 42 "$readmemb", "instruction.txt", v0x7ff22bd47570;
    %vpi_func 2 45 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x7ff22bd48200_0, 8, 32;
    %movi 8, 5, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x7ff22bd3f790, 8, 8;
    %set/v v0x7ff22bd47e90_0, 1, 1;
    %set/v v0x7ff22bd44000_0, 0, 1;
    %delay 12, 0;
    %set/v v0x7ff22bd44000_0, 1, 1;
    %end;
    .thread T_31;
    .scope S_0x7ff22bd04960;
T_32 ;
    %wait E_0x7ff22bd3ea90;
    %load/v 8, v0x7ff22bd48050_0, 32;
    %cmpi/u 8, 30, 32;
    %jmp/0xz  T_32.0, 4;
    %vpi_call 2 63 "$finish";
T_32.0 ;
    %load/v 8, v0x7ff22bd459c0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x7ff22bd451b0_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %or 8, 4, 1;
    %load/v 9, v0x7ff22bd450c0_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %or 8, 4, 1;
    %jmp/0xz  T_32.2, 8;
    %load/v 8, v0x7ff22bd48280_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x7ff22bd48280_0, 8, 32;
T_32.2 ;
    %load/v 8, v0x7ff22bd47080_0, 1;
    %load/v 9, v0x7ff22bd451b0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_32.4, 8;
    %load/v 8, v0x7ff22bd480d0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x7ff22bd480d0_0, 8, 32;
T_32.4 ;
    %vpi_call 2 68 "$fdisplay", v0x7ff22bd48200_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7ff22bd48050_0, v0x7ff22bd44000_0, v0x7ff22bd48280_0, v0x7ff22bd480d0_0, v0x7ff22bd47830_0;
    %vpi_call 2 71 "$fdisplay", v0x7ff22bd48200_0, "Registers";
    %vpi_call 2 72 "$fdisplay", v0x7ff22bd48200_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7ff22bd44080, 0>, &A<v0x7ff22bd44080, 8>, &A<v0x7ff22bd44080, 16>, &A<v0x7ff22bd44080, 24>;
    %vpi_call 2 73 "$fdisplay", v0x7ff22bd48200_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7ff22bd44080, 1>, &A<v0x7ff22bd44080, 9>, &A<v0x7ff22bd44080, 17>, &A<v0x7ff22bd44080, 25>;
    %vpi_call 2 74 "$fdisplay", v0x7ff22bd48200_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7ff22bd44080, 2>, &A<v0x7ff22bd44080, 10>, &A<v0x7ff22bd44080, 18>, &A<v0x7ff22bd44080, 26>;
    %vpi_call 2 75 "$fdisplay", v0x7ff22bd48200_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7ff22bd44080, 3>, &A<v0x7ff22bd44080, 11>, &A<v0x7ff22bd44080, 19>, &A<v0x7ff22bd44080, 27>;
    %vpi_call 2 76 "$fdisplay", v0x7ff22bd48200_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7ff22bd44080, 4>, &A<v0x7ff22bd44080, 12>, &A<v0x7ff22bd44080, 20>, &A<v0x7ff22bd44080, 28>;
    %vpi_call 2 77 "$fdisplay", v0x7ff22bd48200_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7ff22bd44080, 5>, &A<v0x7ff22bd44080, 13>, &A<v0x7ff22bd44080, 21>, &A<v0x7ff22bd44080, 29>;
    %vpi_call 2 78 "$fdisplay", v0x7ff22bd48200_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7ff22bd44080, 6>, &A<v0x7ff22bd44080, 14>, &A<v0x7ff22bd44080, 22>, &A<v0x7ff22bd44080, 30>;
    %vpi_call 2 79 "$fdisplay", v0x7ff22bd48200_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7ff22bd44080, 7>, &A<v0x7ff22bd44080, 15>, &A<v0x7ff22bd44080, 23>, &A<v0x7ff22bd44080, 31>;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7ff22bd3f790, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7ff22bd3f790, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7ff22bd3f790, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7ff22bd3f790, 8;
    %vpi_call 2 82 "$fdisplay", v0x7ff22bd48200_0, "Data Memory: 0x00 = %d", T<8,32,u>;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7ff22bd3f790, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7ff22bd3f790, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7ff22bd3f790, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7ff22bd3f790, 8;
    %vpi_call 2 83 "$fdisplay", v0x7ff22bd48200_0, "Data Memory: 0x04 = %d", T<8,32,u>;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7ff22bd3f790, 8;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7ff22bd3f790, 8;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7ff22bd3f790, 8;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7ff22bd3f790, 8;
    %vpi_call 2 84 "$fdisplay", v0x7ff22bd48200_0, "Data Memory: 0x08 = %d", T<8,32,u>;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7ff22bd3f790, 8;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7ff22bd3f790, 8;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7ff22bd3f790, 8;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7ff22bd3f790, 8;
    %vpi_call 2 85 "$fdisplay", v0x7ff22bd48200_0, "Data Memory: 0x0c = %d", T<8,32,u>;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7ff22bd3f790, 8;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7ff22bd3f790, 8;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7ff22bd3f790, 8;
    %ix/load 3, 19, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7ff22bd3f790, 8;
    %vpi_call 2 86 "$fdisplay", v0x7ff22bd48200_0, "Data Memory: 0x10 = %d", T<8,32,u>;
    %ix/load 3, 20, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7ff22bd3f790, 8;
    %ix/load 3, 21, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7ff22bd3f790, 8;
    %ix/load 3, 22, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7ff22bd3f790, 8;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7ff22bd3f790, 8;
    %vpi_call 2 87 "$fdisplay", v0x7ff22bd48200_0, "Data Memory: 0x14 = %d", T<8,32,u>;
    %ix/load 3, 24, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7ff22bd3f790, 8;
    %ix/load 3, 25, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7ff22bd3f790, 8;
    %ix/load 3, 26, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7ff22bd3f790, 8;
    %ix/load 3, 27, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7ff22bd3f790, 8;
    %vpi_call 2 88 "$fdisplay", v0x7ff22bd48200_0, "Data Memory: 0x18 = %d", T<8,32,u>;
    %ix/load 3, 28, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7ff22bd3f790, 8;
    %ix/load 3, 29, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7ff22bd3f790, 8;
    %ix/load 3, 30, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7ff22bd3f790, 8;
    %ix/load 3, 31, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7ff22bd3f790, 8;
    %vpi_call 2 89 "$fdisplay", v0x7ff22bd48200_0, "Data Memory: 0x1c = %d", T<8,32,u>;
    %vpi_call 2 91 "$fdisplay", v0x7ff22bd48200_0, "\012";
    %load/v 8, v0x7ff22bd48050_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x7ff22bd48050_0, 8, 32;
    %jmp T_32;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Adder.v";
    "PC.v";
    "Instruction_Memory.v";
    "AND.v";
    "MUX32.v";
    "IF_ID.v";
    "Shift_Left2_Concat.v";
    "Hazard_Detection_Unit.v";
    "Flush_MUX.v";
    "Control.v";
    "Shift_Left2.v";
    "Signed_Extend.v";
    "Registers.v";
    "Equal.v";
    "ID_EX.v";
    "ForwardMUX.v";
    "MUX5.v";
    "ALU.v";
    "ALU_Control.v";
    "Forward_Unit.v";
    "EX_MEM.v";
    "Data_Memory.v";
    "MEM_WB.v";
