
---------- Begin Simulation Statistics ----------
host_inst_rate                                 189797                       # Simulator instruction rate (inst/s)
host_mem_usage                                 319108                       # Number of bytes of host memory used
host_seconds                                   105.38                       # Real time elapsed on the host
host_tick_rate                             1452792905                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000009                       # Number of instructions simulated
sim_seconds                                  0.153090                       # Number of seconds simulated
sim_ticks                                153089694000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4708548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 113067.213281                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 112926.070275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1767656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   332518463000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.624586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2940892                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            360853                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 291353552500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580038                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 124019.493431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 123980.560364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   72464465992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40024                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  67479519492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 28868.959474                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 73938.873833                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.259563                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            178773                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16605                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   5160990492                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1227755000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6275863                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 114882.549340                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 114851.832064                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2750672                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    404982928992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.561706                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3525191                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             400877                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 358833071992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497830                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999733                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000208                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.726752                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.212961                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6275863                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 114882.549340                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 114851.832064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2750672                       # number of overall hits
system.cpu.dcache.overall_miss_latency   404982928992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.561706                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3525191                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            400877                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 358833071992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497830                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124313                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599038                       # number of replacements
system.cpu.dcache.sampled_refs                2600062                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.620272                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3274941                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501005822500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13583705                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 66019.531250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 63523.809524                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13583577                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8450500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  128                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      8004000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             126                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               106957.299213                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13583705                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 66019.531250                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 63523.809524                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13583577                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8450500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   128                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      8004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              126                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.171094                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             87.599896                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13583705                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 66019.531250                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 63523.809524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13583577                       # number of overall hits
system.cpu.icache.overall_miss_latency        8450500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  128                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      8004000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    127                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 87.599896                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13583577                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 107829.681503                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     48577595006                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                450503                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69242.708750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54227.227327                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency           1386516000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      20024                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      1085846000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 20024                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580165                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       116345.151430                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  100926.443207                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         115964                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           286697838500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.955056                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      2464201                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      9735                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      247720321500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.951282                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 2454464                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    124267.732138                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 108842.301239                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         65147607109                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    57060794109                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   18041.055718                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.419233                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                       341                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs            6152000                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600189                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        115965.484004                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   100548.544790                       # average overall mshr miss latency
system.l2.demand_hits                          115964                       # number of demand (read+write) hits
system.l2.demand_miss_latency            288084354500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.955402                       # miss rate for demand accesses
system.l2.demand_misses                       2484225                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       9735                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       248806167500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.951657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  2474488                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.783615                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.026179                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  12838.742207                       # Average occupied blocks per context
system.l2.occ_blocks::1                    428.910233                       # Average occupied blocks per context
system.l2.overall_accesses                    2600189                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       115965.484004                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  101669.975226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         115964                       # number of overall hits
system.l2.overall_miss_latency           288084354500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.955402                       # miss rate for overall accesses
system.l2.overall_misses                      2484225                       # number of overall misses
system.l2.overall_mshr_hits                      9735                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      297383762506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.124915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2924991                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.961274                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        433057                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      1925963                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted           50866                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      2678997                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           450503                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       251665                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2487244                       # number of replacements
system.l2.sampled_refs                        2498504                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13267.652440                       # Cycle average of tags in use
system.l2.total_refs                          1047455                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   502118125000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           508855                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                217223807                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1462200                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1595985                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       150654                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1640514                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1713543                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          26555                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       591989                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     66252929                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.153737                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.896941                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     63024391     95.13%     95.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1355743      2.05%     97.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       578046      0.87%     98.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       240193      0.36%     98.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       278183      0.42%     98.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        42517      0.06%     98.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       101213      0.15%     99.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        40654      0.06%     99.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       591989      0.89%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     66252929                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185499                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       150645                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185499                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7225985                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000006                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000006                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     8.895553                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               8.895553                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     54526545                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        45664                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25633635                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7424588                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4197142                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1230167                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       104653                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4725728                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4612137                       # DTB hits
system.switch_cpus_1.dtb.data_misses           113591                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3765618                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3654181                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           111437                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        960110                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            957956                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2154                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1713543                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3565755                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7976093                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       112977                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26314903                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        712369                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.019263                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3565755                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1488755                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.295821                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     67483096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.389948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.593070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       63072770     93.46%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          73068      0.11%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         639322      0.95%     94.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          68611      0.10%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         726852      1.08%     95.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         125360      0.19%     95.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         342213      0.51%     96.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         309328      0.46%     96.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2125572      3.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     67483096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              21472484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1213221                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              260192                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.149351                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6114474                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           960110                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8274514                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11909213                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.804105                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6653578                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.133878                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12023982                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       151033                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      44418824                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5970932                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2233490                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1701148                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17437982                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5154364                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       968286                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13285607                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        55836                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       199987                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1230167                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       692473                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1206641                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        52416                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         4149                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2964387                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       907340                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4149                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        20370                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       130663                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.112416                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.112416                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4930137     34.59%     34.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     34.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     34.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1416774      9.94%     44.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       151147      1.06%     45.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37529      0.26%     45.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1289876      9.05%     54.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     54.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     54.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5351753     37.55%     92.45% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1076659      7.55%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14253898                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       321246                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.022537                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          294      0.09%      0.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp         1321      0.41%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       113905     35.46%     35.97% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     35.97% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     35.97% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       145574     45.32%     81.28% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        60135     18.72%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     67483096                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.211222                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.630534                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     57801854     85.65%     85.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7081808     10.49%     96.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1535924      2.28%     98.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       405814      0.60%     99.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       481750      0.71%     99.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       108548      0.16%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        59549      0.09%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         7026      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          823      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     67483096                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.160236                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17177790                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14253898                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7175351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       488938                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7029406                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3565767                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3565755                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       805617                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       254381                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5970932                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1701148                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               88955580                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     51505565                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339943                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       140138                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8024255                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2751923                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        98037                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35460619                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     23607951                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16124293                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3759445                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1230167                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2963663                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8784327                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5317721                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                428045                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
