#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Jun  5 12:38:52 2017
# Process ID: 25127
# Current directory: /home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.srcs/sources_1/bd/design_1/ip/design_1_uart_loopback_0_0/design_1_uart_loopback_0_0.dcp' for cell 'design_1_i/uart_loopback_0'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/clk_wiz_0/resetn' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.runs/impl_1/.Xil/Vivado-25127-hodaka/dcp_3/design_1_clk_wiz_0_0.edf:332]
Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1689.867 ; gain = 454.449 ; free physical = 455 ; free virtual = 19765
Finished Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.srcs/constrs_1/new/test_uart_loopback.xdc]
Finished Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.srcs/constrs_1/new/test_uart_loopback.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1689.867 ; gain = 699.855 ; free physical = 455 ; free virtual = 19765
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1697.883 ; gain = 8.012 ; free physical = 449 ; free virtual = 19759
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 21f5c4e96

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20db73009

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1706.883 ; gain = 0.000 ; free physical = 449 ; free virtual = 19759

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 20db73009

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1706.883 ; gain = 0.000 ; free physical = 449 ; free virtual = 19759

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 46 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 18e320af8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1706.883 ; gain = 0.000 ; free physical = 449 ; free virtual = 19759

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 18e320af8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1706.883 ; gain = 0.000 ; free physical = 449 ; free virtual = 19759

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.883 ; gain = 0.000 ; free physical = 449 ; free virtual = 19759
Ending Logic Optimization Task | Checksum: 18e320af8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1706.883 ; gain = 0.000 ; free physical = 449 ; free virtual = 19759

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18e320af8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.883 ; gain = 0.000 ; free physical = 449 ; free virtual = 19759
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1706.883 ; gain = 0.000 ; free physical = 448 ; free virtual = 19759
INFO: [Common 17-1381] The checkpoint '/home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.883 ; gain = 0.000 ; free physical = 436 ; free virtual = 19746
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.883 ; gain = 0.000 ; free physical = 436 ; free virtual = 19746

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 74ca1b74

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1723.883 ; gain = 17.000 ; free physical = 436 ; free virtual = 19746

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 106ca1fe6

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1737.523 ; gain = 30.641 ; free physical = 428 ; free virtual = 19738

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 106ca1fe6

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1737.523 ; gain = 30.641 ; free physical = 428 ; free virtual = 19738
Phase 1 Placer Initialization | Checksum: 106ca1fe6

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1737.523 ; gain = 30.641 ; free physical = 428 ; free virtual = 19738

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14099e99e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.535 ; gain = 36.652 ; free physical = 427 ; free virtual = 19737

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14099e99e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.535 ; gain = 36.652 ; free physical = 427 ; free virtual = 19737

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 108f743c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.535 ; gain = 36.652 ; free physical = 427 ; free virtual = 19737

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: caaaf7f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.535 ; gain = 36.652 ; free physical = 427 ; free virtual = 19737

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: caaaf7f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.535 ; gain = 36.652 ; free physical = 427 ; free virtual = 19737

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: e0bb34b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.535 ; gain = 36.652 ; free physical = 427 ; free virtual = 19737

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 7b30080b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.535 ; gain = 36.652 ; free physical = 427 ; free virtual = 19737

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: e815671d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.535 ; gain = 36.652 ; free physical = 427 ; free virtual = 19737

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: e815671d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.535 ; gain = 36.652 ; free physical = 427 ; free virtual = 19737
Phase 3 Detail Placement | Checksum: e815671d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.535 ; gain = 36.652 ; free physical = 427 ; free virtual = 19737

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.020. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16d8a30f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.539 ; gain = 36.656 ; free physical = 427 ; free virtual = 19737
Phase 4.1 Post Commit Optimization | Checksum: 16d8a30f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.539 ; gain = 36.656 ; free physical = 427 ; free virtual = 19737

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16d8a30f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.539 ; gain = 36.656 ; free physical = 427 ; free virtual = 19737

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16d8a30f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.539 ; gain = 36.656 ; free physical = 427 ; free virtual = 19737

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 239dd9f22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.539 ; gain = 36.656 ; free physical = 427 ; free virtual = 19737
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 239dd9f22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.539 ; gain = 36.656 ; free physical = 427 ; free virtual = 19737
Ending Placer Task | Checksum: 169afdccb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.539 ; gain = 36.656 ; free physical = 427 ; free virtual = 19737
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1743.539 ; gain = 0.000 ; free physical = 426 ; free virtual = 19737
INFO: [Common 17-1381] The checkpoint '/home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1743.539 ; gain = 0.000 ; free physical = 421 ; free virtual = 19731
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1743.539 ; gain = 0.000 ; free physical = 421 ; free virtual = 19731
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1743.539 ; gain = 0.000 ; free physical = 421 ; free virtual = 19731
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 939a24f1 ConstDB: 0 ShapeSum: d615b7da RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 78438837

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1808.207 ; gain = 64.668 ; free physical = 325 ; free virtual = 19636

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 78438837

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1808.211 ; gain = 64.672 ; free physical = 325 ; free virtual = 19636

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 78438837

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1808.211 ; gain = 64.672 ; free physical = 312 ; free virtual = 19622

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 78438837

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1808.211 ; gain = 64.672 ; free physical = 312 ; free virtual = 19622
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 166837fa1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.016  | TNS=0.000  | WHS=-0.142 | THS=-2.763 |

Phase 2 Router Initialization | Checksum: 1db67be02

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18e3b6b85

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 18db6c61a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.042  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18a64d66d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616
Phase 4 Rip-up And Reroute | Checksum: 18a64d66d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a64d66d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a64d66d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616
Phase 5 Delay and Skew Optimization | Checksum: 18a64d66d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18b15c5d6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.136  | TNS=0.000  | WHS=0.111  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18b15c5d6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616
Phase 6 Post Hold Fix | Checksum: 18b15c5d6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0332456 %
  Global Horizontal Routing Utilization  = 0.0257678 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 23b4cd7f0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23b4cd7f0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e1475755

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.136  | TNS=0.000  | WHS=0.111  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e1475755

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.207 ; gain = 65.668 ; free physical = 305 ; free virtual = 19616

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.211 ; gain = 65.672 ; free physical = 305 ; free virtual = 19616
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1809.211 ; gain = 0.000 ; free physical = 304 ; free virtual = 19615
INFO: [Common 17-1381] The checkpoint '/home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yosimoto/u-tokyo/hardware-lab/test_uart_loopback_115200/test_uart_loopback_115200.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Mon Jun  5 12:39:52 2017...
