# Unit 9: Testing and Verification

## ğŸ“‹ Unit Overview

**Testing and verification** ensure that fabricated VLSI chips function correctly. This unit covers Design for Testability (DFT), scan-based testing, Built-In Self-Test (BIST), and fault modeling approaches.

---

## ğŸ¯ Unit Learning Objectives

After completing this unit, you will be able to:
- Understand the importance and economics of VLSI testing
- Apply DFT techniques to improve testability
- Design scan chains for structural testing
- Implement memory and logic BIST
- Analyze fault models and test coverage

---

## ğŸ“Š Testing Landscape

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TESTING IN IC LIFECYCLE                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Design â”€â”€â–º Fabrication â”€â”€â–º Testing â”€â”€â–º Packaging â”€â”€â–º System      â”‚
â”‚     â”‚            â”‚             â”‚            â”‚            â”‚          â”‚
â”‚     â”‚            â”‚             â–¼            â”‚            â”‚          â”‚
â”‚     â”‚            â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚            â”‚          â”‚
â”‚     â”‚            â”‚     â”‚ Wafer Test   â”‚     â”‚            â”‚          â”‚
â”‚     â”‚            â”‚     â”‚ (Die Sort)   â”‚     â”‚            â”‚          â”‚
â”‚     â”‚            â”‚     â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚            â”‚          â”‚
â”‚     â”‚            â”‚            â”‚             â–¼            â”‚          â”‚
â”‚     â”‚            â”‚            â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚          â”‚
â”‚     â”‚            â”‚            â”‚     â”‚ Package Test â”‚     â”‚          â”‚
â”‚     â”‚            â”‚            â”‚     â”‚ (Final Test) â”‚     â”‚          â”‚
â”‚     â”‚            â”‚            â”‚     â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚          â”‚
â”‚     â”‚            â”‚            â”‚            â”‚             â–¼          â”‚
â”‚     â”‚            â”‚            â”‚            â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚     â”‚            â”‚            â”‚            â”‚     â”‚ System Test  â”‚   â”‚
â”‚     â”‚            â”‚            â”‚            â”‚     â”‚ (Board Level)â”‚   â”‚
â”‚     â”‚            â”‚            â”‚            â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚     â”‚            â”‚            â”‚            â”‚                        â”‚
â”‚   Simulation  Defects      Screen      Binning    In-field         â”‚
â”‚   Emulation   Particles   Defective   by Speed   Diagnostics       â”‚
â”‚   Formal      Shorts      Dies        Grade                        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“ˆ Test Economics

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    COST OF TESTING                                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Rule of Ten:                                                      â”‚
â”‚   Cost to detect defect multiplies by ~10Ã— at each level           â”‚
â”‚                                                                      â”‚
â”‚   Stage               â”‚ Relative Cost                              â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                              â”‚
â”‚   Wafer test          â”‚ $0.01 - $0.10                              â”‚
â”‚   Package test        â”‚ $0.10 - $1.00                              â”‚
â”‚   Board test          â”‚ $1 - $10                                   â”‚
â”‚   System test         â”‚ $10 - $100                                 â”‚
â”‚   Field failure       â”‚ $100 - $1000+                              â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Key metrics:                                                      â”‚
â”‚                                                                      â”‚
â”‚   Yield = (Good dies / Total dies) Ã— 100%                          â”‚
â”‚                                                                      â”‚
â”‚   Defect Level = Faulty chips that pass test                       â”‚
â”‚                  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                          â”‚
â”‚                   Total chips shipped                               â”‚
â”‚                                                                      â”‚
â”‚   Target: < 1 ppm (parts per million) for automotive               â”‚
â”‚           < 100 ppm for consumer electronics                        â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Test coverage vs defect level:                                    â”‚
â”‚                                                                      â”‚
â”‚   $DL = (1 - Y)^{(1-FC)}$                                          â”‚
â”‚                                                                      â”‚
â”‚   DL = defect level (escapes)                                      â”‚
â”‚   Y  = yield                                                        â”‚
â”‚   FC = fault coverage                                               â”‚
â”‚                                                                      â”‚
â”‚   Example: 90% yield, 99% fault coverage                           â”‚
â”‚   DL = (1-0.9)^(1-0.99) = 0.1^0.01 = 0.977                         â”‚
â”‚   Still 2.3% escapes! Need higher coverage.                        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“š Chapter Index

| Chapter | Topic | Key Concepts |
|---------|-------|--------------|
| 9.1 | [Design for Testability](01-design-for-testability.md) | Controllability, observability, testability rules |
| 9.2 | [Scan Design](02-scan-design.md) | Scan chains, mux-D scan, compression |
| 9.3 | [Built-In Self-Test](03-built-in-self-test.md) | LFSR, MISR, logic BIST, memory BIST |
| 9.4 | [Fault Models](04-fault-models.md) | Stuck-at, transition, path delay faults |
| 9.5 | [ATPG and Coverage](05-atpg-coverage.md) | Automatic test pattern generation |

---

## ğŸ”‘ Key Testing Terminology

| Term | Definition |
|------|------------|
| DFT | Design for Testability - techniques to improve test access |
| ATPG | Automatic Test Pattern Generation |
| BIST | Built-In Self-Test |
| Stuck-at fault | Modeled as line permanently at 0 or 1 |
| Fault coverage | Percentage of faults detected by test set |
| Test escape | Faulty chip that passes all tests |

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Unit 8: Power Optimization](../08-Power-Optimization/README.md) | [Course Home](../README.md) | [Design for Testability â†’](01-design-for-testability.md) |
