<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_E9E25AD0-8B7E-4DAE-A4F6-5694F4528412"><title>PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</title><body><section id="SECTION_AF8151D9-4B33-4D47-9786-707889E46EF4"><fig id="FIG_pcie_gen5_m_2_topology_operating_at_gen4_data_rate_diagram_1"><title>PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) Diagram</title><image href="FIG_pcie gen5 m.2 topology (operating at gen4 data rate) diagram_1.png" scalefit="yes" id="IMG_pcie_gen5_m_2_topology_operating_at_gen4_data_rate_diagram_1_png" /></fig><fig id="FIG_pcie_gen5_m_2_connector_voiding_recommendation_2"><title>PCIe Gen5 M.2 Connector Voiding Recommendation</title><image href="FIG_pcie gen5 m.2 connector voiding recommendation_2.png" scalefit="yes" id="IMG_pcie_gen5_m_2_connector_voiding_recommendation_2_png" /></fig><fig id="FIG_suggested_toe_and_heel_side_connection_3"><title>Suggested Toe and Heel Side Connection</title><image href="FIG_suggested toe and heel side connection_3.png" scalefit="yes" id="IMG_suggested_toe_and_heel_side_connection_3_png" /></fig><table id="TABLE_AF8151D9-4B33-4D47-9786-707889E46EF4_1"><title>PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Add-in Card Connector</p></entry><entry><p>Connector type: M.2</p><p>1. Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 255 um max.</p><p>2. Toe-side routing only for SMT connector. </p></entry></row><row><entry><p>Add-in Card Device</p></entry><entry><p>PCIe Gen4 M.2 Spec compliant add-in card device.</p></entry></row><row><entry><p>AC cap value</p></entry><entry><p>Refer to Base Spec</p></entry></row><row><entry><p>Maximum via stub length for mainstream stackup</p></entry><entry><p>250 um</p></entry></row><row><entry><p>Fiberweave</p></entry><entry><p>Must adhere to fiberweave related best routing practices (#406926).</p></entry></row></tbody></tgroup></table><table id="TABLE_AF8151D9-4B33-4D47-9786-707889E46EF4_2"><title>Max Number of vias</title><tgroup cols="2"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>2</p></entry></row></tbody></tgroup></table></section><section id="SECTION_BBAE2560-A7B1-4BBE-9BEE-1D7E975D2FD3"><title>Mainstream, Premium Mid Loss (PML), Rx,Tx</title><table id="TABLE_BBAE2560-A7B1-4BBE-9BEE-1D7E975D2FD3_1"><title>PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>13</p></entry><entry><p /></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>203</p></entry><entry><p /></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>13</p></entry><entry><p /></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 203</p><p>Max Length Total Note: Max length is BO+M1+M2</p></section></body></topic>