OpenROAD v2.0-4818-g4174c3ad8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/germknedl/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/germknedl/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/germknedl/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/germknedl/tmp/floorplan/7-pdn.def
[INFO ODB-0128] Design: adc_clkgen_with_edgedetect
[INFO ODB-0130]     Created 37 pins.
[INFO ODB-0131]     Created 393 components and 1901 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 1342 connections.
[INFO ODB-0133]     Created 265 nets and 559 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/germknedl/tmp/floorplan/7-pdn.def
[INFO]: Setting RC values...
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met4 and clock max routing layer to met4. 
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 2720
[INFO GPL-0005] CoreAreaUxUy: 154100 59840
[INFO GPL-0006] NumInstances: 393
[INFO GPL-0007] NumPlaceInstances: 236
[INFO GPL-0008] NumFixedInstances: 157
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 265
[INFO GPL-0011] NumPins: 594
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 160000 64000
[INFO GPL-0014] CoreAreaLxLy: 5520 2720
[INFO GPL-0015] CoreAreaUxUy: 154100 59840
[INFO GPL-0016] CoreArea: 8486889600
[INFO GPL-0017] NonPlaceInstsArea: 301539200
[INFO GPL-0018] PlaceInstsArea: 5514038400
[INFO GPL-0019] Util(%): 67.36
[INFO GPL-0020] StdInstsArea: 5514038400
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00028123 HPWL: 6144622
[InitialPlace]  Iter: 2 CG residual: 0.00001499 HPWL: 4136374
[InitialPlace]  Iter: 3 CG residual: 0.00000050 HPWL: 3907606
[InitialPlace]  Iter: 4 CG residual: 0.00000012 HPWL: 3883665
[InitialPlace]  Iter: 5 CG residual: 0.00000011 HPWL: 3875040
[INFO GPL-0031] FillerInit: NumGCells: 296
[INFO GPL-0032] FillerInit: NumGNets: 265
[INFO GPL-0033] FillerInit: NumGPins: 594
[INFO GPL-0023] TargetDensity: 0.85
[INFO GPL-0024] AveragePlaceInstArea: 23364569
[INFO GPL-0025] IdealBinArea: 27487726
[INFO GPL-0026] IdealBinCnt: 308
[INFO GPL-0027] TotalBinArea: 8486889600
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 9287 3570
[INFO GPL-0030] NumBins: 256
[NesterovSolve] Iter: 1 overflow: 0.898379 HPWL: 2319922
[NesterovSolve] Iter: 10 overflow: 0.851637 HPWL: 2475525
[NesterovSolve] Iter: 20 overflow: 0.825095 HPWL: 2487616
[NesterovSolve] Iter: 30 overflow: 0.820659 HPWL: 2491531
[NesterovSolve] Iter: 40 overflow: 0.816085 HPWL: 2498051
[NesterovSolve] Iter: 50 overflow: 0.812728 HPWL: 2501112
[NesterovSolve] Iter: 60 overflow: 0.813949 HPWL: 2500695
[NesterovSolve] Iter: 70 overflow: 0.814995 HPWL: 2499395
[NesterovSolve] Iter: 80 overflow: 0.81012 HPWL: 2498292
[NesterovSolve] Iter: 90 overflow: 0.807055 HPWL: 2497655
[NesterovSolve] Iter: 100 overflow: 0.80632 HPWL: 2498777
[NesterovSolve] Iter: 110 overflow: 0.8045 HPWL: 2500704
[NesterovSolve] Iter: 120 overflow: 0.800224 HPWL: 2502926
[NesterovSolve] Iter: 130 overflow: 0.787593 HPWL: 2506851
[INFO GPL-0100] worst slack 0.0006
[INFO GPL-0103] Weighted 26 nets.
[NesterovSolve] Iter: 140 overflow: 0.76413 HPWL: 2546729
[NesterovSolve] Iter: 150 overflow: 0.736174 HPWL: 2584533
[NesterovSolve] Iter: 160 overflow: 0.7183 HPWL: 2586782
[NesterovSolve] Iter: 170 overflow: 0.688942 HPWL: 2587026
[NesterovSolve] Iter: 180 overflow: 0.658164 HPWL: 2596255
[INFO GPL-0100] worst slack 0.0006
[INFO GPL-0103] Weighted 26 nets.
[NesterovSolve] Iter: 190 overflow: 0.616859 HPWL: 2606033
[NesterovSolve] Snapshot saved at iter = 198
[NesterovSolve] Iter: 200 overflow: 0.595646 HPWL: 2623793
[NesterovSolve] Iter: 210 overflow: 0.550348 HPWL: 2634432
[NesterovSolve] Iter: 220 overflow: 0.525938 HPWL: 2653756
[NesterovSolve] Iter: 230 overflow: 0.496244 HPWL: 2682702
[INFO GPL-0100] worst slack 0.0006
[INFO GPL-0103] Weighted 26 nets.
[NesterovSolve] Iter: 240 overflow: 0.448549 HPWL: 2709482
[NesterovSolve] Iter: 250 overflow: 0.390828 HPWL: 2722008
[NesterovSolve] Iter: 260 overflow: 0.347938 HPWL: 2734482
[NesterovSolve] Iter: 270 overflow: 0.325889 HPWL: 2781253
[NesterovSolve] Iter: 280 overflow: 0.291979 HPWL: 2766250
[INFO GPL-0100] worst slack 0.0006
[INFO GPL-0103] Weighted 26 nets.
[NesterovSolve] Iter: 290 overflow: 0.274736 HPWL: 2749169
[NesterovSolve] Iter: 300 overflow: 0.257199 HPWL: 2779528
[NesterovSolve] Iter: 310 overflow: 0.227876 HPWL: 2784527
[INFO GPL-0100] worst slack 0.0006
[INFO GPL-0103] Weighted 26 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 6900 6900
[INFO GPL-0038] TileCnt: 23 9
[INFO GPL-0039] numRoutingLayers: 6
[INFO GPL-0040] NumTiles: 207
[INFO GPL-0063] TotalRouteOverflowH2: 0
[INFO GPL-0064] TotalRouteOverflowV2: 0
[INFO GPL-0065] OverflowTileCnt2: 0
[INFO GPL-0066] 0.5%RC: 1
[INFO GPL-0067] 1.0%RC: 1
[INFO GPL-0068] 2.0%RC: 0.9687499925494194
[INFO GPL-0069] 5.0%RC: 0.9083333379692502
[INFO GPL-0070] 0.5rcK: 1
[INFO GPL-0071] 1.0rcK: 1
[INFO GPL-0072] 2.0rcK: 0
[INFO GPL-0073] 5.0rcK: 0
[INFO GPL-0074] FinalRC: 1
[NesterovSolve] Iter: 320 overflow: 0.18629 HPWL: 2759873
[NesterovSolve] Iter: 330 overflow: 0.16066 HPWL: 2750518
[INFO GPL-0100] worst slack 0.0006
[INFO GPL-0103] Weighted 26 nets.
[NesterovSolve] Iter: 340 overflow: 0.136208 HPWL: 2757935
[NesterovSolve] Iter: 350 overflow: 0.109528 HPWL: 2782349
[NesterovSolve] Finished with Overflow: 0.098507
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: nsample_n (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_n_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.02    0.01 200000.02 ^ nsample_n (in)
     1    0.00                           nsample_n (net)
                  0.02    0.00 200000.02 ^ outbuf_6/A (sky130_fd_sc_hd__buf_4)
                  0.11    0.15 200000.16 ^ outbuf_6/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_n_buf (net)
                  0.11    0.00 200000.16 ^ nsample_n_buf (out)
                               200000.16   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200000.16   data arrival time
-----------------------------------------------------------------------------
                               399999.91   slack (MET)


Startpoint: nsample_p (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_p_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.03    0.01 200000.02 ^ nsample_p (in)
     1    0.01                           nsample_p (net)
                  0.03    0.00 200000.02 ^ outbuf_5/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.15 200000.16 ^ outbuf_5/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_p_buf (net)
                  0.10    0.00 200000.16 ^ nsample_p_buf (out)
                               200000.16   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200000.16   data arrival time
-----------------------------------------------------------------------------
                               399999.91   slack (MET)


Startpoint: sample_n (input port clocked by __VIRTUAL_CLK__)
Endpoint: sample_n_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.03    0.01 200000.02 ^ sample_n (in)
     1    0.01                           sample_n (net)
                  0.03    0.00 200000.02 ^ outbuf_4/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.15 200000.16 ^ outbuf_4/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           sample_n_buf (net)
                  0.10    0.00 200000.16 ^ sample_n_buf (out)
                               200000.16   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200000.16   data arrival time
-----------------------------------------------------------------------------
                               399999.91   slack (MET)


Startpoint: sample_p (input port clocked by __VIRTUAL_CLK__)
Endpoint: sample_p_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.03    0.01 200000.02 ^ sample_p (in)
     1    0.01                           sample_p (net)
                  0.03    0.00 200000.02 ^ outbuf_3/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.15 200000.16 ^ outbuf_3/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           sample_p_buf (net)
                  0.10    0.00 200000.16 ^ sample_p_buf (out)
                               200000.16   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200000.16   data arrival time
-----------------------------------------------------------------------------
                               399999.91   slack (MET)


Startpoint: dlycontrol3[4] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_comp (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 v input external delay
                  0.01    0.00 200000.00 v dlycontrol3[4] (in)
     1    0.00                           dlycontrol3[4] (net)
                  0.01    0.00 200000.00 v clkgen.delay_155ns_3.genblk1[4].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.06    0.16 200000.16 v clkgen.delay_155ns_3.genblk1[4].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[4].dly_binary.bypass (net)
                  0.06    0.00 200000.16 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.10    0.23 200000.39 ^ clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen.clk_comp (net)
                  0.10    0.00 200000.39 ^ outbuf_2/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.17 200000.56 ^ outbuf_2/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_comp (net)
                  0.10    0.00 200000.56 ^ clk_comp (out)
                               200000.56   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200000.56   data arrival time
-----------------------------------------------------------------------------
                               400000.31   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: dlycontrol1[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_comp (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.02    0.01 200000.02 ^ dlycontrol1[0] (in)
     1    0.00                           dlycontrol1[0] (net)
                  0.02    0.00 200000.02 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.08    0.15 200000.16 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass (net)
                  0.08    0.00 200000.16 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.06    0.35 200000.52 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200000.52 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200000.83 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200000.83 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200001.16 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.06    0.00 200001.16 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200001.47 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.06    0.00 200001.47 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32 200001.80 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           clkgen._ndecision_finish_delayed_ (net)
                  0.07    0.00 200001.80 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07 200001.86 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           clkgen.clk_dig (net)
                  0.04    0.00 200001.86 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.13 200002.00 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200002.00 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.15 200002.14 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200002.14 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.13 200002.27 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[2].dly_binary.out (net)
                  0.05    0.00 200002.27 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.13 200002.41 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[3].dly_binary.out (net)
                  0.06    0.00 200002.41 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.13 200002.53 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           clkgen._clk_dig_delayed_ (net)
                  0.04    0.00 200002.53 ^ clkgen.nor1/A (sky130_fd_sc_hd__nor2b_1)
                  0.04    0.04 200002.58 v clkgen.nor1/Y (sky130_fd_sc_hd__nor2b_1)
     2    0.00                           clkgen._net_1_ (net)
                  0.04    0.00 200002.58 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31 200002.88 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200002.88 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200003.22 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[1].dly_binary.out (net)
                  0.07    0.00 200003.22 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200003.53 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[2].dly_binary.out (net)
                  0.06    0.00 200003.53 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200003.86 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[3].dly_binary.out (net)
                  0.06    0.00 200003.86 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36 200004.22 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen.clk_comp (net)
                  0.09    0.00 200004.22 v outbuf_2/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.20 200004.42 v outbuf_2/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_comp (net)
                  0.06    0.00 200004.42 v clk_comp (out)
                               200004.42   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200004.42   data arrival time
-----------------------------------------------------------------------------
                               599995.25   slack (MET)


Startpoint: dlycontrol1[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_dig (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.02    0.01 200000.02 ^ dlycontrol1[0] (in)
     1    0.00                           dlycontrol1[0] (net)
                  0.02    0.00 200000.02 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.08    0.15 200000.16 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass (net)
                  0.08    0.00 200000.16 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.06    0.35 200000.52 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200000.52 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200000.83 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200000.83 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200001.16 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.06    0.00 200001.16 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200001.47 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.06    0.00 200001.47 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32 200001.80 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           clkgen._ndecision_finish_delayed_ (net)
                  0.07    0.00 200001.80 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07 200001.86 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           clkgen.clk_dig (net)
                  0.04    0.00 200001.86 ^ outbuf_1/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.16 200002.02 ^ outbuf_1/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_dig (net)
                  0.10    0.00 200002.02 ^ clk_dig (out)
                               200002.02   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200002.02   data arrival time
-----------------------------------------------------------------------------
                               599997.69   slack (MET)


Startpoint: nsample_n (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_n_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.02    0.01 200000.02 ^ nsample_n (in)
     1    0.00                           nsample_n (net)
                  0.02    0.00 200000.02 ^ outbuf_6/A (sky130_fd_sc_hd__buf_4)
                  0.11    0.16 200000.17 ^ outbuf_6/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_n_buf (net)
                  0.11    0.00 200000.17 ^ nsample_n_buf (out)
                               200000.17   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200000.17   data arrival time
-----------------------------------------------------------------------------
                               599999.50   slack (MET)


Startpoint: nsample_p (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_p_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.03    0.03 200000.03 ^ nsample_p (in)
     1    0.01                           nsample_p (net)
                  0.03    0.00 200000.03 ^ outbuf_5/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.16 200000.19 ^ outbuf_5/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_p_buf (net)
                  0.10    0.00 200000.19 ^ nsample_p_buf (out)
                               200000.19   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200000.19   data arrival time
-----------------------------------------------------------------------------
                               599999.50   slack (MET)


Startpoint: sample_n (input port clocked by __VIRTUAL_CLK__)
Endpoint: sample_n_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.03    0.01 200000.02 ^ sample_n (in)
     1    0.01                           sample_n (net)
                  0.03    0.00 200000.02 ^ outbuf_4/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.16 200000.17 ^ outbuf_4/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           sample_n_buf (net)
                  0.10    0.00 200000.17 ^ sample_n_buf (out)
                               200000.17   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200000.17   data arrival time
-----------------------------------------------------------------------------
                               599999.50   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: dlycontrol1[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_comp (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.02    0.01 200000.02 ^ dlycontrol1[0] (in)
     1    0.00                           dlycontrol1[0] (net)
                  0.02    0.00 200000.02 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.08    0.15 200000.16 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass (net)
                  0.08    0.00 200000.16 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.06    0.35 200000.52 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200000.52 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200000.83 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200000.83 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200001.16 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.06    0.00 200001.16 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200001.47 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.06    0.00 200001.47 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32 200001.80 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           clkgen._ndecision_finish_delayed_ (net)
                  0.07    0.00 200001.80 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07 200001.86 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           clkgen.clk_dig (net)
                  0.04    0.00 200001.86 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.13 200002.00 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200002.00 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.15 200002.14 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200002.14 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.13 200002.27 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[2].dly_binary.out (net)
                  0.05    0.00 200002.27 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.13 200002.41 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[3].dly_binary.out (net)
                  0.06    0.00 200002.41 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.13 200002.53 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           clkgen._clk_dig_delayed_ (net)
                  0.04    0.00 200002.53 ^ clkgen.nor1/A (sky130_fd_sc_hd__nor2b_1)
                  0.04    0.04 200002.58 v clkgen.nor1/Y (sky130_fd_sc_hd__nor2b_1)
     2    0.00                           clkgen._net_1_ (net)
                  0.04    0.00 200002.58 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31 200002.88 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200002.88 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200003.22 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[1].dly_binary.out (net)
                  0.07    0.00 200003.22 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200003.53 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[2].dly_binary.out (net)
                  0.06    0.00 200003.53 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200003.86 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[3].dly_binary.out (net)
                  0.06    0.00 200003.86 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36 200004.22 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen.clk_comp (net)
                  0.09    0.00 200004.22 v outbuf_2/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.20 200004.42 v outbuf_2/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_comp (net)
                  0.06    0.00 200004.42 v clk_comp (out)
                               200004.42   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200004.42   data arrival time
-----------------------------------------------------------------------------
                               599995.25   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 599995.25

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 399999.91
worst_slack_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.54e-10   1.30e-10   9.39e-10   1.22e-09 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.54e-10   1.30e-10   9.39e-10   1.22e-09 100.0%
                          12.6%      10.7%      76.8%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 5658 u^2 67% utilization.
area_report_end
