
SmartHomeFirm.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001e0  00800200  00003730  000037c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003730  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000017f6  008003e0  008003e0  000039a4  2**0
                  ALLOC
  3 .stab         00000858  00000000  00000000  000039a4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000275  00000000  00000000  000041fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000948  00000000  00000000  00004478  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000a414  00000000  00000000  00004dc0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000381e  00000000  00000000  0000f1d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000072b7  00000000  00000000  000129f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000012e8  00000000  00000000  00019cac  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000028ee  00000000  00000000  0001af94  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000043a9  00000000  00000000  0001d882  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macinfo 001af9fb  00000000  00000000  00021c2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000820  00000000  00000000  001d1626  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 90 00 	jmp	0x120	; 0x120 <__ctors_end>
       4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
       8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
       c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      10:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      14:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      18:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      1c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      20:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      24:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      28:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      2c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      30:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      34:	0c 94 8c 0e 	jmp	0x1d18	; 0x1d18 <__vector_13>
      38:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      3c:	0c 94 d7 0b 	jmp	0x17ae	; 0x17ae <__vector_15>
      40:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      44:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      48:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      4c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      50:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      54:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      58:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      5c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      60:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      64:	0c 94 03 10 	jmp	0x2006	; 0x2006 <__vector_25>
      68:	0c 94 e7 0f 	jmp	0x1fce	; 0x1fce <__vector_26>
      6c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      70:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      74:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      78:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      7c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      80:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      84:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      88:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      8c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      90:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      94:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      98:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      9c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      a0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      a4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      a8:	0c 94 e4 0e 	jmp	0x1dc8	; 0x1dc8 <__vector_42>
      ac:	0c 94 f5 0e 	jmp	0x1dea	; 0x1dea <__vector_43>
      b0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      b4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      b8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      bc:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      c0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      c4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      c8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      cc:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      d0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      d4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      d8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      dc:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      e0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      e4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      e8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      ec:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      f0:	0c 94 3e 18 	jmp	0x307c	; 0x307c <__vector_60>
      f4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      f8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      fc:	0c 94 06 18 	jmp	0x300c	; 0x300c <__vector_63>
     100:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     104:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     108:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     10c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     110:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     114:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     118:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     11c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>

00000120 <__ctors_end>:
     120:	11 24       	eor	r1, r1
     122:	1f be       	out	0x3f, r1	; 63
     124:	cf ef       	ldi	r28, 0xFF	; 255
     126:	d1 e4       	ldi	r29, 0x41	; 65
     128:	de bf       	out	0x3e, r29	; 62
     12a:	cd bf       	out	0x3d, r28	; 61

0000012c <__do_copy_data>:
     12c:	13 e0       	ldi	r17, 0x03	; 3
     12e:	a0 e0       	ldi	r26, 0x00	; 0
     130:	b2 e0       	ldi	r27, 0x02	; 2
     132:	e0 e3       	ldi	r30, 0x30	; 48
     134:	f7 e3       	ldi	r31, 0x37	; 55
     136:	00 e0       	ldi	r16, 0x00	; 0
     138:	0b bf       	out	0x3b, r16	; 59
     13a:	02 c0       	rjmp	.+4      	; 0x140 <__do_copy_data+0x14>
     13c:	07 90       	elpm	r0, Z+
     13e:	0d 92       	st	X+, r0
     140:	a0 3e       	cpi	r26, 0xE0	; 224
     142:	b1 07       	cpc	r27, r17
     144:	d9 f7       	brne	.-10     	; 0x13c <__do_copy_data+0x10>

00000146 <__do_clear_bss>:
     146:	1b e1       	ldi	r17, 0x1B	; 27
     148:	a0 ee       	ldi	r26, 0xE0	; 224
     14a:	b3 e0       	ldi	r27, 0x03	; 3
     14c:	01 c0       	rjmp	.+2      	; 0x150 <.do_clear_bss_start>

0000014e <.do_clear_bss_loop>:
     14e:	1d 92       	st	X+, r1

00000150 <.do_clear_bss_start>:
     150:	a6 3d       	cpi	r26, 0xD6	; 214
     152:	b1 07       	cpc	r27, r17
     154:	e1 f7       	brne	.-8      	; 0x14e <.do_clear_bss_loop>
     156:	0e 94 df 19 	call	0x33be	; 0x33be <main>
     15a:	0c 94 96 1b 	jmp	0x372c	; 0x372c <_exit>

0000015e <__bad_interrupt>:
     15e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000162 <__fixunssfsi>:
     162:	cf 92       	push	r12
     164:	df 92       	push	r13
     166:	ef 92       	push	r14
     168:	ff 92       	push	r15
     16a:	0f 93       	push	r16
     16c:	1f 93       	push	r17
     16e:	6b 01       	movw	r12, r22
     170:	7c 01       	movw	r14, r24
     172:	20 e0       	ldi	r18, 0x00	; 0
     174:	30 e0       	ldi	r19, 0x00	; 0
     176:	40 e0       	ldi	r20, 0x00	; 0
     178:	5f e4       	ldi	r21, 0x4F	; 79
     17a:	0e 94 9f 03 	call	0x73e	; 0x73e <__gesf2>
     17e:	87 fd       	sbrc	r24, 7
     180:	11 c0       	rjmp	.+34     	; 0x1a4 <__fixunssfsi+0x42>
     182:	c7 01       	movw	r24, r14
     184:	b6 01       	movw	r22, r12
     186:	20 e0       	ldi	r18, 0x00	; 0
     188:	30 e0       	ldi	r19, 0x00	; 0
     18a:	40 e0       	ldi	r20, 0x00	; 0
     18c:	5f e4       	ldi	r21, 0x4F	; 79
     18e:	0e 94 66 02 	call	0x4cc	; 0x4cc <__subsf3>
     192:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__fixsfsi>
     196:	8b 01       	movw	r16, r22
     198:	9c 01       	movw	r18, r24
     19a:	00 50       	subi	r16, 0x00	; 0
     19c:	10 40       	sbci	r17, 0x00	; 0
     19e:	20 40       	sbci	r18, 0x00	; 0
     1a0:	30 48       	sbci	r19, 0x80	; 128
     1a2:	06 c0       	rjmp	.+12     	; 0x1b0 <__fixunssfsi+0x4e>
     1a4:	c7 01       	movw	r24, r14
     1a6:	b6 01       	movw	r22, r12
     1a8:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__fixsfsi>
     1ac:	8b 01       	movw	r16, r22
     1ae:	9c 01       	movw	r18, r24
     1b0:	b8 01       	movw	r22, r16
     1b2:	c9 01       	movw	r24, r18
     1b4:	1f 91       	pop	r17
     1b6:	0f 91       	pop	r16
     1b8:	ff 90       	pop	r15
     1ba:	ef 90       	pop	r14
     1bc:	df 90       	pop	r13
     1be:	cf 90       	pop	r12
     1c0:	08 95       	ret

000001c2 <_fpadd_parts>:
     1c2:	a0 e0       	ldi	r26, 0x00	; 0
     1c4:	b0 e0       	ldi	r27, 0x00	; 0
     1c6:	e7 ee       	ldi	r30, 0xE7	; 231
     1c8:	f0 e0       	ldi	r31, 0x00	; 0
     1ca:	0c 94 c8 1a 	jmp	0x3590	; 0x3590 <__prologue_saves__+0x4>
     1ce:	ec 01       	movw	r28, r24
     1d0:	4b 01       	movw	r8, r22
     1d2:	fa 01       	movw	r30, r20
     1d4:	88 81       	ld	r24, Y
     1d6:	82 30       	cpi	r24, 0x02	; 2
     1d8:	08 f4       	brcc	.+2      	; 0x1dc <_fpadd_parts+0x1a>
     1da:	3e c1       	rjmp	.+636    	; 0x458 <_fpadd_parts+0x296>
     1dc:	db 01       	movw	r26, r22
     1de:	9c 91       	ld	r25, X
     1e0:	92 30       	cpi	r25, 0x02	; 2
     1e2:	08 f4       	brcc	.+2      	; 0x1e6 <_fpadd_parts+0x24>
     1e4:	36 c1       	rjmp	.+620    	; 0x452 <_fpadd_parts+0x290>
     1e6:	84 30       	cpi	r24, 0x04	; 4
     1e8:	59 f4       	brne	.+22     	; 0x200 <_fpadd_parts+0x3e>
     1ea:	94 30       	cpi	r25, 0x04	; 4
     1ec:	09 f0       	breq	.+2      	; 0x1f0 <_fpadd_parts+0x2e>
     1ee:	34 c1       	rjmp	.+616    	; 0x458 <_fpadd_parts+0x296>
     1f0:	99 81       	ldd	r25, Y+1	; 0x01
     1f2:	11 96       	adiw	r26, 0x01	; 1
     1f4:	8c 91       	ld	r24, X
     1f6:	11 97       	sbiw	r26, 0x01	; 1
     1f8:	98 17       	cp	r25, r24
     1fa:	09 f0       	breq	.+2      	; 0x1fe <_fpadd_parts+0x3c>
     1fc:	27 c1       	rjmp	.+590    	; 0x44c <_fpadd_parts+0x28a>
     1fe:	2c c1       	rjmp	.+600    	; 0x458 <_fpadd_parts+0x296>
     200:	94 30       	cpi	r25, 0x04	; 4
     202:	09 f4       	brne	.+2      	; 0x206 <_fpadd_parts+0x44>
     204:	26 c1       	rjmp	.+588    	; 0x452 <_fpadd_parts+0x290>
     206:	92 30       	cpi	r25, 0x02	; 2
     208:	a9 f4       	brne	.+42     	; 0x234 <_fpadd_parts+0x72>
     20a:	82 30       	cpi	r24, 0x02	; 2
     20c:	09 f0       	breq	.+2      	; 0x210 <_fpadd_parts+0x4e>
     20e:	24 c1       	rjmp	.+584    	; 0x458 <_fpadd_parts+0x296>
     210:	ce 01       	movw	r24, r28
     212:	28 e0       	ldi	r18, 0x08	; 8
     214:	dc 01       	movw	r26, r24
     216:	0d 90       	ld	r0, X+
     218:	cd 01       	movw	r24, r26
     21a:	da 01       	movw	r26, r20
     21c:	0d 92       	st	X+, r0
     21e:	ad 01       	movw	r20, r26
     220:	21 50       	subi	r18, 0x01	; 1
     222:	c1 f7       	brne	.-16     	; 0x214 <_fpadd_parts+0x52>
     224:	d4 01       	movw	r26, r8
     226:	11 96       	adiw	r26, 0x01	; 1
     228:	8c 91       	ld	r24, X
     22a:	11 97       	sbiw	r26, 0x01	; 1
     22c:	99 81       	ldd	r25, Y+1	; 0x01
     22e:	89 23       	and	r24, r25
     230:	81 83       	std	Z+1, r24	; 0x01
     232:	11 c1       	rjmp	.+546    	; 0x456 <_fpadd_parts+0x294>
     234:	82 30       	cpi	r24, 0x02	; 2
     236:	09 f4       	brne	.+2      	; 0x23a <_fpadd_parts+0x78>
     238:	0c c1       	rjmp	.+536    	; 0x452 <_fpadd_parts+0x290>
     23a:	aa 80       	ldd	r10, Y+2	; 0x02
     23c:	bb 80       	ldd	r11, Y+3	; 0x03
     23e:	db 01       	movw	r26, r22
     240:	12 96       	adiw	r26, 0x02	; 2
     242:	4d 91       	ld	r20, X+
     244:	5c 91       	ld	r21, X
     246:	13 97       	sbiw	r26, 0x03	; 3
     248:	cc 80       	ldd	r12, Y+4	; 0x04
     24a:	dd 80       	ldd	r13, Y+5	; 0x05
     24c:	ee 80       	ldd	r14, Y+6	; 0x06
     24e:	ff 80       	ldd	r15, Y+7	; 0x07
     250:	14 96       	adiw	r26, 0x04	; 4
     252:	0d 91       	ld	r16, X+
     254:	1d 91       	ld	r17, X+
     256:	2d 91       	ld	r18, X+
     258:	3c 91       	ld	r19, X
     25a:	17 97       	sbiw	r26, 0x07	; 7
     25c:	c5 01       	movw	r24, r10
     25e:	84 1b       	sub	r24, r20
     260:	95 0b       	sbc	r25, r21
     262:	dc 01       	movw	r26, r24
     264:	97 ff       	sbrs	r25, 7
     266:	04 c0       	rjmp	.+8      	; 0x270 <_fpadd_parts+0xae>
     268:	aa 27       	eor	r26, r26
     26a:	bb 27       	eor	r27, r27
     26c:	a8 1b       	sub	r26, r24
     26e:	b9 0b       	sbc	r27, r25
     270:	a0 32       	cpi	r26, 0x20	; 32
     272:	b1 05       	cpc	r27, r1
     274:	0c f0       	brlt	.+2      	; 0x278 <_fpadd_parts+0xb6>
     276:	67 c0       	rjmp	.+206    	; 0x346 <_fpadd_parts+0x184>
     278:	18 16       	cp	r1, r24
     27a:	19 06       	cpc	r1, r25
     27c:	84 f5       	brge	.+96     	; 0x2de <_fpadd_parts+0x11c>
     27e:	28 01       	movw	r4, r16
     280:	39 01       	movw	r6, r18
     282:	0a 2e       	mov	r0, r26
     284:	04 c0       	rjmp	.+8      	; 0x28e <_fpadd_parts+0xcc>
     286:	76 94       	lsr	r7
     288:	67 94       	ror	r6
     28a:	57 94       	ror	r5
     28c:	47 94       	ror	r4
     28e:	0a 94       	dec	r0
     290:	d2 f7       	brpl	.-12     	; 0x286 <_fpadd_parts+0xc4>
     292:	41 e0       	ldi	r20, 0x01	; 1
     294:	50 e0       	ldi	r21, 0x00	; 0
     296:	60 e0       	ldi	r22, 0x00	; 0
     298:	70 e0       	ldi	r23, 0x00	; 0
     29a:	04 c0       	rjmp	.+8      	; 0x2a4 <_fpadd_parts+0xe2>
     29c:	44 0f       	add	r20, r20
     29e:	55 1f       	adc	r21, r21
     2a0:	66 1f       	adc	r22, r22
     2a2:	77 1f       	adc	r23, r23
     2a4:	aa 95       	dec	r26
     2a6:	d2 f7       	brpl	.-12     	; 0x29c <_fpadd_parts+0xda>
     2a8:	41 50       	subi	r20, 0x01	; 1
     2aa:	50 40       	sbci	r21, 0x00	; 0
     2ac:	60 40       	sbci	r22, 0x00	; 0
     2ae:	70 40       	sbci	r23, 0x00	; 0
     2b0:	40 23       	and	r20, r16
     2b2:	51 23       	and	r21, r17
     2b4:	62 23       	and	r22, r18
     2b6:	73 23       	and	r23, r19
     2b8:	81 e0       	ldi	r24, 0x01	; 1
     2ba:	90 e0       	ldi	r25, 0x00	; 0
     2bc:	a0 e0       	ldi	r26, 0x00	; 0
     2be:	b0 e0       	ldi	r27, 0x00	; 0
     2c0:	41 15       	cp	r20, r1
     2c2:	51 05       	cpc	r21, r1
     2c4:	61 05       	cpc	r22, r1
     2c6:	71 05       	cpc	r23, r1
     2c8:	19 f4       	brne	.+6      	; 0x2d0 <_fpadd_parts+0x10e>
     2ca:	80 e0       	ldi	r24, 0x00	; 0
     2cc:	90 e0       	ldi	r25, 0x00	; 0
     2ce:	dc 01       	movw	r26, r24
     2d0:	8c 01       	movw	r16, r24
     2d2:	9d 01       	movw	r18, r26
     2d4:	04 29       	or	r16, r4
     2d6:	15 29       	or	r17, r5
     2d8:	26 29       	or	r18, r6
     2da:	37 29       	or	r19, r7
     2dc:	3f c0       	rjmp	.+126    	; 0x35c <_fpadd_parts+0x19a>
     2de:	00 97       	sbiw	r24, 0x00	; 0
     2e0:	e9 f1       	breq	.+122    	; 0x35c <_fpadd_parts+0x19a>
     2e2:	aa 0e       	add	r10, r26
     2e4:	bb 1e       	adc	r11, r27
     2e6:	26 01       	movw	r4, r12
     2e8:	37 01       	movw	r6, r14
     2ea:	0a 2e       	mov	r0, r26
     2ec:	04 c0       	rjmp	.+8      	; 0x2f6 <_fpadd_parts+0x134>
     2ee:	76 94       	lsr	r7
     2f0:	67 94       	ror	r6
     2f2:	57 94       	ror	r5
     2f4:	47 94       	ror	r4
     2f6:	0a 94       	dec	r0
     2f8:	d2 f7       	brpl	.-12     	; 0x2ee <_fpadd_parts+0x12c>
     2fa:	41 e0       	ldi	r20, 0x01	; 1
     2fc:	50 e0       	ldi	r21, 0x00	; 0
     2fe:	60 e0       	ldi	r22, 0x00	; 0
     300:	70 e0       	ldi	r23, 0x00	; 0
     302:	04 c0       	rjmp	.+8      	; 0x30c <_fpadd_parts+0x14a>
     304:	44 0f       	add	r20, r20
     306:	55 1f       	adc	r21, r21
     308:	66 1f       	adc	r22, r22
     30a:	77 1f       	adc	r23, r23
     30c:	aa 95       	dec	r26
     30e:	d2 f7       	brpl	.-12     	; 0x304 <_fpadd_parts+0x142>
     310:	41 50       	subi	r20, 0x01	; 1
     312:	50 40       	sbci	r21, 0x00	; 0
     314:	60 40       	sbci	r22, 0x00	; 0
     316:	70 40       	sbci	r23, 0x00	; 0
     318:	4c 21       	and	r20, r12
     31a:	5d 21       	and	r21, r13
     31c:	6e 21       	and	r22, r14
     31e:	7f 21       	and	r23, r15
     320:	81 e0       	ldi	r24, 0x01	; 1
     322:	90 e0       	ldi	r25, 0x00	; 0
     324:	a0 e0       	ldi	r26, 0x00	; 0
     326:	b0 e0       	ldi	r27, 0x00	; 0
     328:	41 15       	cp	r20, r1
     32a:	51 05       	cpc	r21, r1
     32c:	61 05       	cpc	r22, r1
     32e:	71 05       	cpc	r23, r1
     330:	19 f4       	brne	.+6      	; 0x338 <_fpadd_parts+0x176>
     332:	80 e0       	ldi	r24, 0x00	; 0
     334:	90 e0       	ldi	r25, 0x00	; 0
     336:	dc 01       	movw	r26, r24
     338:	6c 01       	movw	r12, r24
     33a:	7d 01       	movw	r14, r26
     33c:	c4 28       	or	r12, r4
     33e:	d5 28       	or	r13, r5
     340:	e6 28       	or	r14, r6
     342:	f7 28       	or	r15, r7
     344:	0b c0       	rjmp	.+22     	; 0x35c <_fpadd_parts+0x19a>
     346:	4a 15       	cp	r20, r10
     348:	5b 05       	cpc	r21, r11
     34a:	24 f4       	brge	.+8      	; 0x354 <_fpadd_parts+0x192>
     34c:	00 e0       	ldi	r16, 0x00	; 0
     34e:	10 e0       	ldi	r17, 0x00	; 0
     350:	98 01       	movw	r18, r16
     352:	04 c0       	rjmp	.+8      	; 0x35c <_fpadd_parts+0x19a>
     354:	5a 01       	movw	r10, r20
     356:	cc 24       	eor	r12, r12
     358:	dd 24       	eor	r13, r13
     35a:	76 01       	movw	r14, r12
     35c:	89 81       	ldd	r24, Y+1	; 0x01
     35e:	d4 01       	movw	r26, r8
     360:	11 96       	adiw	r26, 0x01	; 1
     362:	9c 91       	ld	r25, X
     364:	11 97       	sbiw	r26, 0x01	; 1
     366:	89 17       	cp	r24, r25
     368:	09 f4       	brne	.+2      	; 0x36c <_fpadd_parts+0x1aa>
     36a:	45 c0       	rjmp	.+138    	; 0x3f6 <_fpadd_parts+0x234>
     36c:	88 23       	and	r24, r24
     36e:	29 f0       	breq	.+10     	; 0x37a <_fpadd_parts+0x1b8>
     370:	0c 19       	sub	r16, r12
     372:	1d 09       	sbc	r17, r13
     374:	2e 09       	sbc	r18, r14
     376:	3f 09       	sbc	r19, r15
     378:	08 c0       	rjmp	.+16     	; 0x38a <_fpadd_parts+0x1c8>
     37a:	d7 01       	movw	r26, r14
     37c:	c6 01       	movw	r24, r12
     37e:	80 1b       	sub	r24, r16
     380:	91 0b       	sbc	r25, r17
     382:	a2 0b       	sbc	r26, r18
     384:	b3 0b       	sbc	r27, r19
     386:	8c 01       	movw	r16, r24
     388:	9d 01       	movw	r18, r26
     38a:	37 fd       	sbrc	r19, 7
     38c:	04 c0       	rjmp	.+8      	; 0x396 <_fpadd_parts+0x1d4>
     38e:	11 82       	std	Z+1, r1	; 0x01
     390:	b3 82       	std	Z+3, r11	; 0x03
     392:	a2 82       	std	Z+2, r10	; 0x02
     394:	0b c0       	rjmp	.+22     	; 0x3ac <_fpadd_parts+0x1ea>
     396:	81 e0       	ldi	r24, 0x01	; 1
     398:	81 83       	std	Z+1, r24	; 0x01
     39a:	b3 82       	std	Z+3, r11	; 0x03
     39c:	a2 82       	std	Z+2, r10	; 0x02
     39e:	30 95       	com	r19
     3a0:	20 95       	com	r18
     3a2:	10 95       	com	r17
     3a4:	01 95       	neg	r16
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	2f 4f       	sbci	r18, 0xFF	; 255
     3aa:	3f 4f       	sbci	r19, 0xFF	; 255
     3ac:	04 83       	std	Z+4, r16	; 0x04
     3ae:	15 83       	std	Z+5, r17	; 0x05
     3b0:	26 83       	std	Z+6, r18	; 0x06
     3b2:	37 83       	std	Z+7, r19	; 0x07
     3b4:	0d c0       	rjmp	.+26     	; 0x3d0 <_fpadd_parts+0x20e>
     3b6:	88 0f       	add	r24, r24
     3b8:	99 1f       	adc	r25, r25
     3ba:	aa 1f       	adc	r26, r26
     3bc:	bb 1f       	adc	r27, r27
     3be:	84 83       	std	Z+4, r24	; 0x04
     3c0:	95 83       	std	Z+5, r25	; 0x05
     3c2:	a6 83       	std	Z+6, r26	; 0x06
     3c4:	b7 83       	std	Z+7, r27	; 0x07
     3c6:	82 81       	ldd	r24, Z+2	; 0x02
     3c8:	93 81       	ldd	r25, Z+3	; 0x03
     3ca:	01 97       	sbiw	r24, 0x01	; 1
     3cc:	93 83       	std	Z+3, r25	; 0x03
     3ce:	82 83       	std	Z+2, r24	; 0x02
     3d0:	84 81       	ldd	r24, Z+4	; 0x04
     3d2:	95 81       	ldd	r25, Z+5	; 0x05
     3d4:	a6 81       	ldd	r26, Z+6	; 0x06
     3d6:	b7 81       	ldd	r27, Z+7	; 0x07
     3d8:	ac 01       	movw	r20, r24
     3da:	bd 01       	movw	r22, r26
     3dc:	41 50       	subi	r20, 0x01	; 1
     3de:	50 40       	sbci	r21, 0x00	; 0
     3e0:	60 40       	sbci	r22, 0x00	; 0
     3e2:	70 40       	sbci	r23, 0x00	; 0
     3e4:	4f 3f       	cpi	r20, 0xFF	; 255
     3e6:	2f ef       	ldi	r18, 0xFF	; 255
     3e8:	52 07       	cpc	r21, r18
     3ea:	2f ef       	ldi	r18, 0xFF	; 255
     3ec:	62 07       	cpc	r22, r18
     3ee:	2f e3       	ldi	r18, 0x3F	; 63
     3f0:	72 07       	cpc	r23, r18
     3f2:	08 f3       	brcs	.-62     	; 0x3b6 <_fpadd_parts+0x1f4>
     3f4:	0b c0       	rjmp	.+22     	; 0x40c <_fpadd_parts+0x24a>
     3f6:	81 83       	std	Z+1, r24	; 0x01
     3f8:	b3 82       	std	Z+3, r11	; 0x03
     3fa:	a2 82       	std	Z+2, r10	; 0x02
     3fc:	0c 0d       	add	r16, r12
     3fe:	1d 1d       	adc	r17, r13
     400:	2e 1d       	adc	r18, r14
     402:	3f 1d       	adc	r19, r15
     404:	04 83       	std	Z+4, r16	; 0x04
     406:	15 83       	std	Z+5, r17	; 0x05
     408:	26 83       	std	Z+6, r18	; 0x06
     40a:	37 83       	std	Z+7, r19	; 0x07
     40c:	83 e0       	ldi	r24, 0x03	; 3
     40e:	80 83       	st	Z, r24
     410:	44 81       	ldd	r20, Z+4	; 0x04
     412:	55 81       	ldd	r21, Z+5	; 0x05
     414:	66 81       	ldd	r22, Z+6	; 0x06
     416:	77 81       	ldd	r23, Z+7	; 0x07
     418:	77 ff       	sbrs	r23, 7
     41a:	1d c0       	rjmp	.+58     	; 0x456 <_fpadd_parts+0x294>
     41c:	db 01       	movw	r26, r22
     41e:	ca 01       	movw	r24, r20
     420:	81 70       	andi	r24, 0x01	; 1
     422:	90 70       	andi	r25, 0x00	; 0
     424:	a0 70       	andi	r26, 0x00	; 0
     426:	b0 70       	andi	r27, 0x00	; 0
     428:	76 95       	lsr	r23
     42a:	67 95       	ror	r22
     42c:	57 95       	ror	r21
     42e:	47 95       	ror	r20
     430:	84 2b       	or	r24, r20
     432:	95 2b       	or	r25, r21
     434:	a6 2b       	or	r26, r22
     436:	b7 2b       	or	r27, r23
     438:	84 83       	std	Z+4, r24	; 0x04
     43a:	95 83       	std	Z+5, r25	; 0x05
     43c:	a6 83       	std	Z+6, r26	; 0x06
     43e:	b7 83       	std	Z+7, r27	; 0x07
     440:	82 81       	ldd	r24, Z+2	; 0x02
     442:	93 81       	ldd	r25, Z+3	; 0x03
     444:	01 96       	adiw	r24, 0x01	; 1
     446:	93 83       	std	Z+3, r25	; 0x03
     448:	82 83       	std	Z+2, r24	; 0x02
     44a:	05 c0       	rjmp	.+10     	; 0x456 <_fpadd_parts+0x294>
     44c:	c5 e8       	ldi	r28, 0x85	; 133
     44e:	d2 e0       	ldi	r29, 0x02	; 2
     450:	03 c0       	rjmp	.+6      	; 0x458 <_fpadd_parts+0x296>
     452:	e4 01       	movw	r28, r8
     454:	01 c0       	rjmp	.+2      	; 0x458 <_fpadd_parts+0x296>
     456:	ef 01       	movw	r28, r30
     458:	ce 01       	movw	r24, r28
     45a:	cd b7       	in	r28, 0x3d	; 61
     45c:	de b7       	in	r29, 0x3e	; 62
     45e:	e0 e1       	ldi	r30, 0x10	; 16
     460:	0c 94 e4 1a 	jmp	0x35c8	; 0x35c8 <__epilogue_restores__+0x4>

00000464 <__addsf3>:
     464:	a0 e2       	ldi	r26, 0x20	; 32
     466:	b0 e0       	ldi	r27, 0x00	; 0
     468:	e8 e3       	ldi	r30, 0x38	; 56
     46a:	f2 e0       	ldi	r31, 0x02	; 2
     46c:	0c 94 d6 1a 	jmp	0x35ac	; 0x35ac <__prologue_saves__+0x20>
     470:	dc 01       	movw	r26, r24
     472:	cb 01       	movw	r24, r22
     474:	8d 83       	std	Y+5, r24	; 0x05
     476:	9e 83       	std	Y+6, r25	; 0x06
     478:	af 83       	std	Y+7, r26	; 0x07
     47a:	b8 87       	std	Y+8, r27	; 0x08
     47c:	29 83       	std	Y+1, r18	; 0x01
     47e:	3a 83       	std	Y+2, r19	; 0x02
     480:	4b 83       	std	Y+3, r20	; 0x03
     482:	5c 83       	std	Y+4, r21	; 0x04
     484:	ce 01       	movw	r24, r28
     486:	05 96       	adiw	r24, 0x05	; 5
     488:	be 01       	movw	r22, r28
     48a:	67 5e       	subi	r22, 0xE7	; 231
     48c:	7f 4f       	sbci	r23, 0xFF	; 255
     48e:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     492:	ce 01       	movw	r24, r28
     494:	01 96       	adiw	r24, 0x01	; 1
     496:	be 01       	movw	r22, r28
     498:	6f 5e       	subi	r22, 0xEF	; 239
     49a:	7f 4f       	sbci	r23, 0xFF	; 255
     49c:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     4a0:	ce 01       	movw	r24, r28
     4a2:	49 96       	adiw	r24, 0x19	; 25
     4a4:	be 01       	movw	r22, r28
     4a6:	6f 5e       	subi	r22, 0xEF	; 239
     4a8:	7f 4f       	sbci	r23, 0xFF	; 255
     4aa:	ae 01       	movw	r20, r28
     4ac:	47 5f       	subi	r20, 0xF7	; 247
     4ae:	5f 4f       	sbci	r21, 0xFF	; 255
     4b0:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <_fpadd_parts>
     4b4:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <__pack_f>
     4b8:	46 2f       	mov	r20, r22
     4ba:	57 2f       	mov	r21, r23
     4bc:	68 2f       	mov	r22, r24
     4be:	79 2f       	mov	r23, r25
     4c0:	cb 01       	movw	r24, r22
     4c2:	ba 01       	movw	r22, r20
     4c4:	a0 96       	adiw	r28, 0x20	; 32
     4c6:	e2 e0       	ldi	r30, 0x02	; 2
     4c8:	0c 94 f2 1a 	jmp	0x35e4	; 0x35e4 <__epilogue_restores__+0x20>

000004cc <__subsf3>:
     4cc:	a0 e2       	ldi	r26, 0x20	; 32
     4ce:	b0 e0       	ldi	r27, 0x00	; 0
     4d0:	ec e6       	ldi	r30, 0x6C	; 108
     4d2:	f2 e0       	ldi	r31, 0x02	; 2
     4d4:	0c 94 d6 1a 	jmp	0x35ac	; 0x35ac <__prologue_saves__+0x20>
     4d8:	dc 01       	movw	r26, r24
     4da:	cb 01       	movw	r24, r22
     4dc:	8d 83       	std	Y+5, r24	; 0x05
     4de:	9e 83       	std	Y+6, r25	; 0x06
     4e0:	af 83       	std	Y+7, r26	; 0x07
     4e2:	b8 87       	std	Y+8, r27	; 0x08
     4e4:	29 83       	std	Y+1, r18	; 0x01
     4e6:	3a 83       	std	Y+2, r19	; 0x02
     4e8:	4b 83       	std	Y+3, r20	; 0x03
     4ea:	5c 83       	std	Y+4, r21	; 0x04
     4ec:	ce 01       	movw	r24, r28
     4ee:	05 96       	adiw	r24, 0x05	; 5
     4f0:	be 01       	movw	r22, r28
     4f2:	67 5e       	subi	r22, 0xE7	; 231
     4f4:	7f 4f       	sbci	r23, 0xFF	; 255
     4f6:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     4fa:	ce 01       	movw	r24, r28
     4fc:	01 96       	adiw	r24, 0x01	; 1
     4fe:	be 01       	movw	r22, r28
     500:	6f 5e       	subi	r22, 0xEF	; 239
     502:	7f 4f       	sbci	r23, 0xFF	; 255
     504:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     508:	8a 89       	ldd	r24, Y+18	; 0x12
     50a:	91 e0       	ldi	r25, 0x01	; 1
     50c:	89 27       	eor	r24, r25
     50e:	8a 8b       	std	Y+18, r24	; 0x12
     510:	ce 01       	movw	r24, r28
     512:	49 96       	adiw	r24, 0x19	; 25
     514:	be 01       	movw	r22, r28
     516:	6f 5e       	subi	r22, 0xEF	; 239
     518:	7f 4f       	sbci	r23, 0xFF	; 255
     51a:	ae 01       	movw	r20, r28
     51c:	47 5f       	subi	r20, 0xF7	; 247
     51e:	5f 4f       	sbci	r21, 0xFF	; 255
     520:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <_fpadd_parts>
     524:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <__pack_f>
     528:	46 2f       	mov	r20, r22
     52a:	57 2f       	mov	r21, r23
     52c:	68 2f       	mov	r22, r24
     52e:	79 2f       	mov	r23, r25
     530:	cb 01       	movw	r24, r22
     532:	ba 01       	movw	r22, r20
     534:	a0 96       	adiw	r28, 0x20	; 32
     536:	e2 e0       	ldi	r30, 0x02	; 2
     538:	0c 94 f2 1a 	jmp	0x35e4	; 0x35e4 <__epilogue_restores__+0x20>

0000053c <__mulsf3>:
     53c:	a0 e2       	ldi	r26, 0x20	; 32
     53e:	b0 e0       	ldi	r27, 0x00	; 0
     540:	e4 ea       	ldi	r30, 0xA4	; 164
     542:	f2 e0       	ldi	r31, 0x02	; 2
     544:	0c 94 c8 1a 	jmp	0x3590	; 0x3590 <__prologue_saves__+0x4>
     548:	dc 01       	movw	r26, r24
     54a:	cb 01       	movw	r24, r22
     54c:	8d 83       	std	Y+5, r24	; 0x05
     54e:	9e 83       	std	Y+6, r25	; 0x06
     550:	af 83       	std	Y+7, r26	; 0x07
     552:	b8 87       	std	Y+8, r27	; 0x08
     554:	29 83       	std	Y+1, r18	; 0x01
     556:	3a 83       	std	Y+2, r19	; 0x02
     558:	4b 83       	std	Y+3, r20	; 0x03
     55a:	5c 83       	std	Y+4, r21	; 0x04
     55c:	ce 01       	movw	r24, r28
     55e:	05 96       	adiw	r24, 0x05	; 5
     560:	be 01       	movw	r22, r28
     562:	67 5e       	subi	r22, 0xE7	; 231
     564:	7f 4f       	sbci	r23, 0xFF	; 255
     566:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     56a:	ce 01       	movw	r24, r28
     56c:	01 96       	adiw	r24, 0x01	; 1
     56e:	be 01       	movw	r22, r28
     570:	6f 5e       	subi	r22, 0xEF	; 239
     572:	7f 4f       	sbci	r23, 0xFF	; 255
     574:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     578:	99 8d       	ldd	r25, Y+25	; 0x19
     57a:	92 30       	cpi	r25, 0x02	; 2
     57c:	78 f0       	brcs	.+30     	; 0x59c <__mulsf3+0x60>
     57e:	89 89       	ldd	r24, Y+17	; 0x11
     580:	82 30       	cpi	r24, 0x02	; 2
     582:	c0 f0       	brcs	.+48     	; 0x5b4 <__mulsf3+0x78>
     584:	94 30       	cpi	r25, 0x04	; 4
     586:	19 f4       	brne	.+6      	; 0x58e <__mulsf3+0x52>
     588:	82 30       	cpi	r24, 0x02	; 2
     58a:	41 f4       	brne	.+16     	; 0x59c <__mulsf3+0x60>
     58c:	ca c0       	rjmp	.+404    	; 0x722 <__mulsf3+0x1e6>
     58e:	84 30       	cpi	r24, 0x04	; 4
     590:	19 f4       	brne	.+6      	; 0x598 <__mulsf3+0x5c>
     592:	92 30       	cpi	r25, 0x02	; 2
     594:	79 f4       	brne	.+30     	; 0x5b4 <__mulsf3+0x78>
     596:	c5 c0       	rjmp	.+394    	; 0x722 <__mulsf3+0x1e6>
     598:	92 30       	cpi	r25, 0x02	; 2
     59a:	51 f4       	brne	.+20     	; 0x5b0 <__mulsf3+0x74>
     59c:	81 e0       	ldi	r24, 0x01	; 1
     59e:	2a 8d       	ldd	r18, Y+26	; 0x1a
     5a0:	9a 89       	ldd	r25, Y+18	; 0x12
     5a2:	29 17       	cp	r18, r25
     5a4:	09 f4       	brne	.+2      	; 0x5a8 <__mulsf3+0x6c>
     5a6:	80 e0       	ldi	r24, 0x00	; 0
     5a8:	8a 8f       	std	Y+26, r24	; 0x1a
     5aa:	ce 01       	movw	r24, r28
     5ac:	49 96       	adiw	r24, 0x19	; 25
     5ae:	bb c0       	rjmp	.+374    	; 0x726 <__mulsf3+0x1ea>
     5b0:	82 30       	cpi	r24, 0x02	; 2
     5b2:	51 f4       	brne	.+20     	; 0x5c8 <__mulsf3+0x8c>
     5b4:	81 e0       	ldi	r24, 0x01	; 1
     5b6:	2a 8d       	ldd	r18, Y+26	; 0x1a
     5b8:	9a 89       	ldd	r25, Y+18	; 0x12
     5ba:	29 17       	cp	r18, r25
     5bc:	09 f4       	brne	.+2      	; 0x5c0 <__mulsf3+0x84>
     5be:	80 e0       	ldi	r24, 0x00	; 0
     5c0:	8a 8b       	std	Y+18, r24	; 0x12
     5c2:	ce 01       	movw	r24, r28
     5c4:	41 96       	adiw	r24, 0x11	; 17
     5c6:	af c0       	rjmp	.+350    	; 0x726 <__mulsf3+0x1ea>
     5c8:	4d 8c       	ldd	r4, Y+29	; 0x1d
     5ca:	5e 8c       	ldd	r5, Y+30	; 0x1e
     5cc:	6f 8c       	ldd	r6, Y+31	; 0x1f
     5ce:	78 a0       	lds	r23, 0x88
     5d0:	0d 89       	ldd	r16, Y+21	; 0x15
     5d2:	1e 89       	ldd	r17, Y+22	; 0x16
     5d4:	2f 89       	ldd	r18, Y+23	; 0x17
     5d6:	38 8d       	ldd	r19, Y+24	; 0x18
     5d8:	e0 e2       	ldi	r30, 0x20	; 32
     5da:	f0 e0       	ldi	r31, 0x00	; 0
     5dc:	40 e0       	ldi	r20, 0x00	; 0
     5de:	50 e0       	ldi	r21, 0x00	; 0
     5e0:	ba 01       	movw	r22, r20
     5e2:	88 24       	eor	r8, r8
     5e4:	99 24       	eor	r9, r9
     5e6:	54 01       	movw	r10, r8
     5e8:	cc 24       	eor	r12, r12
     5ea:	dd 24       	eor	r13, r13
     5ec:	76 01       	movw	r14, r12
     5ee:	c2 01       	movw	r24, r4
     5f0:	81 70       	andi	r24, 0x01	; 1
     5f2:	90 70       	andi	r25, 0x00	; 0
     5f4:	00 97       	sbiw	r24, 0x00	; 0
     5f6:	d1 f0       	breq	.+52     	; 0x62c <__mulsf3+0xf0>
     5f8:	c0 0e       	add	r12, r16
     5fa:	d1 1e       	adc	r13, r17
     5fc:	e2 1e       	adc	r14, r18
     5fe:	f3 1e       	adc	r15, r19
     600:	db 01       	movw	r26, r22
     602:	ca 01       	movw	r24, r20
     604:	88 0d       	add	r24, r8
     606:	99 1d       	adc	r25, r9
     608:	aa 1d       	adc	r26, r10
     60a:	bb 1d       	adc	r27, r11
     60c:	41 e0       	ldi	r20, 0x01	; 1
     60e:	50 e0       	ldi	r21, 0x00	; 0
     610:	60 e0       	ldi	r22, 0x00	; 0
     612:	70 e0       	ldi	r23, 0x00	; 0
     614:	c0 16       	cp	r12, r16
     616:	d1 06       	cpc	r13, r17
     618:	e2 06       	cpc	r14, r18
     61a:	f3 06       	cpc	r15, r19
     61c:	18 f0       	brcs	.+6      	; 0x624 <__mulsf3+0xe8>
     61e:	40 e0       	ldi	r20, 0x00	; 0
     620:	50 e0       	ldi	r21, 0x00	; 0
     622:	ba 01       	movw	r22, r20
     624:	48 0f       	add	r20, r24
     626:	59 1f       	adc	r21, r25
     628:	6a 1f       	adc	r22, r26
     62a:	7b 1f       	adc	r23, r27
     62c:	88 0c       	add	r8, r8
     62e:	99 1c       	adc	r9, r9
     630:	aa 1c       	adc	r10, r10
     632:	bb 1c       	adc	r11, r11
     634:	37 ff       	sbrs	r19, 7
     636:	08 c0       	rjmp	.+16     	; 0x648 <__mulsf3+0x10c>
     638:	81 e0       	ldi	r24, 0x01	; 1
     63a:	90 e0       	ldi	r25, 0x00	; 0
     63c:	a0 e0       	ldi	r26, 0x00	; 0
     63e:	b0 e0       	ldi	r27, 0x00	; 0
     640:	88 2a       	or	r8, r24
     642:	99 2a       	or	r9, r25
     644:	aa 2a       	or	r10, r26
     646:	bb 2a       	or	r11, r27
     648:	00 0f       	add	r16, r16
     64a:	11 1f       	adc	r17, r17
     64c:	22 1f       	adc	r18, r18
     64e:	33 1f       	adc	r19, r19
     650:	76 94       	lsr	r7
     652:	67 94       	ror	r6
     654:	57 94       	ror	r5
     656:	47 94       	ror	r4
     658:	31 97       	sbiw	r30, 0x01	; 1
     65a:	49 f6       	brne	.-110    	; 0x5ee <__mulsf3+0xb2>
     65c:	8b 8d       	ldd	r24, Y+27	; 0x1b
     65e:	9c 8d       	ldd	r25, Y+28	; 0x1c
     660:	2b 89       	ldd	r18, Y+19	; 0x13
     662:	3c 89       	ldd	r19, Y+20	; 0x14
     664:	82 0f       	add	r24, r18
     666:	93 1f       	adc	r25, r19
     668:	02 96       	adiw	r24, 0x02	; 2
     66a:	9c 87       	std	Y+12, r25	; 0x0c
     66c:	8b 87       	std	Y+11, r24	; 0x0b
     66e:	81 e0       	ldi	r24, 0x01	; 1
     670:	2a 8d       	ldd	r18, Y+26	; 0x1a
     672:	9a 89       	ldd	r25, Y+18	; 0x12
     674:	29 17       	cp	r18, r25
     676:	09 f4       	brne	.+2      	; 0x67a <__mulsf3+0x13e>
     678:	80 e0       	ldi	r24, 0x00	; 0
     67a:	8a 87       	std	Y+10, r24	; 0x0a
     67c:	2b 85       	ldd	r18, Y+11	; 0x0b
     67e:	3c 85       	ldd	r19, Y+12	; 0x0c
     680:	17 c0       	rjmp	.+46     	; 0x6b0 <__mulsf3+0x174>
     682:	ca 01       	movw	r24, r20
     684:	81 70       	andi	r24, 0x01	; 1
     686:	90 70       	andi	r25, 0x00	; 0
     688:	00 97       	sbiw	r24, 0x00	; 0
     68a:	61 f0       	breq	.+24     	; 0x6a4 <__mulsf3+0x168>
     68c:	f6 94       	lsr	r15
     68e:	e7 94       	ror	r14
     690:	d7 94       	ror	r13
     692:	c7 94       	ror	r12
     694:	80 e0       	ldi	r24, 0x00	; 0
     696:	90 e0       	ldi	r25, 0x00	; 0
     698:	a0 e0       	ldi	r26, 0x00	; 0
     69a:	b0 e8       	ldi	r27, 0x80	; 128
     69c:	c8 2a       	or	r12, r24
     69e:	d9 2a       	or	r13, r25
     6a0:	ea 2a       	or	r14, r26
     6a2:	fb 2a       	or	r15, r27
     6a4:	76 95       	lsr	r23
     6a6:	67 95       	ror	r22
     6a8:	57 95       	ror	r21
     6aa:	47 95       	ror	r20
     6ac:	2f 5f       	subi	r18, 0xFF	; 255
     6ae:	3f 4f       	sbci	r19, 0xFF	; 255
     6b0:	77 fd       	sbrc	r23, 7
     6b2:	e7 cf       	rjmp	.-50     	; 0x682 <__mulsf3+0x146>
     6b4:	c9 01       	movw	r24, r18
     6b6:	0b c0       	rjmp	.+22     	; 0x6ce <__mulsf3+0x192>
     6b8:	44 0f       	add	r20, r20
     6ba:	55 1f       	adc	r21, r21
     6bc:	66 1f       	adc	r22, r22
     6be:	77 1f       	adc	r23, r23
     6c0:	f7 fc       	sbrc	r15, 7
     6c2:	41 60       	ori	r20, 0x01	; 1
     6c4:	cc 0c       	add	r12, r12
     6c6:	dd 1c       	adc	r13, r13
     6c8:	ee 1c       	adc	r14, r14
     6ca:	ff 1c       	adc	r15, r15
     6cc:	01 97       	sbiw	r24, 0x01	; 1
     6ce:	40 30       	cpi	r20, 0x00	; 0
     6d0:	a0 e0       	ldi	r26, 0x00	; 0
     6d2:	5a 07       	cpc	r21, r26
     6d4:	a0 e0       	ldi	r26, 0x00	; 0
     6d6:	6a 07       	cpc	r22, r26
     6d8:	a0 e4       	ldi	r26, 0x40	; 64
     6da:	7a 07       	cpc	r23, r26
     6dc:	68 f3       	brcs	.-38     	; 0x6b8 <__mulsf3+0x17c>
     6de:	8b 87       	std	Y+11, r24	; 0x0b
     6e0:	9c 87       	std	Y+12, r25	; 0x0c
     6e2:	db 01       	movw	r26, r22
     6e4:	ca 01       	movw	r24, r20
     6e6:	8f 77       	andi	r24, 0x7F	; 127
     6e8:	90 70       	andi	r25, 0x00	; 0
     6ea:	a0 70       	andi	r26, 0x00	; 0
     6ec:	b0 70       	andi	r27, 0x00	; 0
     6ee:	80 34       	cpi	r24, 0x40	; 64
     6f0:	91 05       	cpc	r25, r1
     6f2:	a1 05       	cpc	r26, r1
     6f4:	b1 05       	cpc	r27, r1
     6f6:	61 f4       	brne	.+24     	; 0x710 <__mulsf3+0x1d4>
     6f8:	47 fd       	sbrc	r20, 7
     6fa:	0a c0       	rjmp	.+20     	; 0x710 <__mulsf3+0x1d4>
     6fc:	c1 14       	cp	r12, r1
     6fe:	d1 04       	cpc	r13, r1
     700:	e1 04       	cpc	r14, r1
     702:	f1 04       	cpc	r15, r1
     704:	29 f0       	breq	.+10     	; 0x710 <__mulsf3+0x1d4>
     706:	40 5c       	subi	r20, 0xC0	; 192
     708:	5f 4f       	sbci	r21, 0xFF	; 255
     70a:	6f 4f       	sbci	r22, 0xFF	; 255
     70c:	7f 4f       	sbci	r23, 0xFF	; 255
     70e:	40 78       	andi	r20, 0x80	; 128
     710:	4d 87       	std	Y+13, r20	; 0x0d
     712:	5e 87       	std	Y+14, r21	; 0x0e
     714:	6f 87       	std	Y+15, r22	; 0x0f
     716:	78 8b       	std	Y+16, r23	; 0x10
     718:	83 e0       	ldi	r24, 0x03	; 3
     71a:	89 87       	std	Y+9, r24	; 0x09
     71c:	ce 01       	movw	r24, r28
     71e:	09 96       	adiw	r24, 0x09	; 9
     720:	02 c0       	rjmp	.+4      	; 0x726 <__mulsf3+0x1ea>
     722:	85 e8       	ldi	r24, 0x85	; 133
     724:	92 e0       	ldi	r25, 0x02	; 2
     726:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <__pack_f>
     72a:	46 2f       	mov	r20, r22
     72c:	57 2f       	mov	r21, r23
     72e:	68 2f       	mov	r22, r24
     730:	79 2f       	mov	r23, r25
     732:	cb 01       	movw	r24, r22
     734:	ba 01       	movw	r22, r20
     736:	a0 96       	adiw	r28, 0x20	; 32
     738:	e0 e1       	ldi	r30, 0x10	; 16
     73a:	0c 94 e4 1a 	jmp	0x35c8	; 0x35c8 <__epilogue_restores__+0x4>

0000073e <__gesf2>:
     73e:	a8 e1       	ldi	r26, 0x18	; 24
     740:	b0 e0       	ldi	r27, 0x00	; 0
     742:	e5 ea       	ldi	r30, 0xA5	; 165
     744:	f3 e0       	ldi	r31, 0x03	; 3
     746:	0c 94 d6 1a 	jmp	0x35ac	; 0x35ac <__prologue_saves__+0x20>
     74a:	dc 01       	movw	r26, r24
     74c:	cb 01       	movw	r24, r22
     74e:	8d 83       	std	Y+5, r24	; 0x05
     750:	9e 83       	std	Y+6, r25	; 0x06
     752:	af 83       	std	Y+7, r26	; 0x07
     754:	b8 87       	std	Y+8, r27	; 0x08
     756:	29 83       	std	Y+1, r18	; 0x01
     758:	3a 83       	std	Y+2, r19	; 0x02
     75a:	4b 83       	std	Y+3, r20	; 0x03
     75c:	5c 83       	std	Y+4, r21	; 0x04
     75e:	ce 01       	movw	r24, r28
     760:	05 96       	adiw	r24, 0x05	; 5
     762:	be 01       	movw	r22, r28
     764:	6f 5e       	subi	r22, 0xEF	; 239
     766:	7f 4f       	sbci	r23, 0xFF	; 255
     768:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     76c:	ce 01       	movw	r24, r28
     76e:	01 96       	adiw	r24, 0x01	; 1
     770:	be 01       	movw	r22, r28
     772:	67 5f       	subi	r22, 0xF7	; 247
     774:	7f 4f       	sbci	r23, 0xFF	; 255
     776:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     77a:	89 89       	ldd	r24, Y+17	; 0x11
     77c:	82 30       	cpi	r24, 0x02	; 2
     77e:	58 f0       	brcs	.+22     	; 0x796 <__gesf2+0x58>
     780:	89 85       	ldd	r24, Y+9	; 0x09
     782:	82 30       	cpi	r24, 0x02	; 2
     784:	40 f0       	brcs	.+16     	; 0x796 <__gesf2+0x58>
     786:	ce 01       	movw	r24, r28
     788:	41 96       	adiw	r24, 0x11	; 17
     78a:	be 01       	movw	r22, r28
     78c:	67 5f       	subi	r22, 0xF7	; 247
     78e:	7f 4f       	sbci	r23, 0xFF	; 255
     790:	0e 94 31 06 	call	0xc62	; 0xc62 <__fpcmp_parts_f>
     794:	01 c0       	rjmp	.+2      	; 0x798 <__gesf2+0x5a>
     796:	8f ef       	ldi	r24, 0xFF	; 255
     798:	68 96       	adiw	r28, 0x18	; 24
     79a:	e2 e0       	ldi	r30, 0x02	; 2
     79c:	0c 94 f2 1a 	jmp	0x35e4	; 0x35e4 <__epilogue_restores__+0x20>

000007a0 <__fixsfsi>:
     7a0:	ac e0       	ldi	r26, 0x0C	; 12
     7a2:	b0 e0       	ldi	r27, 0x00	; 0
     7a4:	e6 ed       	ldi	r30, 0xD6	; 214
     7a6:	f3 e0       	ldi	r31, 0x03	; 3
     7a8:	0c 94 d4 1a 	jmp	0x35a8	; 0x35a8 <__prologue_saves__+0x1c>
     7ac:	dc 01       	movw	r26, r24
     7ae:	cb 01       	movw	r24, r22
     7b0:	89 83       	std	Y+1, r24	; 0x01
     7b2:	9a 83       	std	Y+2, r25	; 0x02
     7b4:	ab 83       	std	Y+3, r26	; 0x03
     7b6:	bc 83       	std	Y+4, r27	; 0x04
     7b8:	ce 01       	movw	r24, r28
     7ba:	01 96       	adiw	r24, 0x01	; 1
     7bc:	be 01       	movw	r22, r28
     7be:	6b 5f       	subi	r22, 0xFB	; 251
     7c0:	7f 4f       	sbci	r23, 0xFF	; 255
     7c2:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     7c6:	8d 81       	ldd	r24, Y+5	; 0x05
     7c8:	82 30       	cpi	r24, 0x02	; 2
     7ca:	69 f1       	breq	.+90     	; 0x826 <__fixsfsi+0x86>
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	58 f1       	brcs	.+86     	; 0x826 <__fixsfsi+0x86>
     7d0:	84 30       	cpi	r24, 0x04	; 4
     7d2:	39 f0       	breq	.+14     	; 0x7e2 <__fixsfsi+0x42>
     7d4:	2f 81       	ldd	r18, Y+7	; 0x07
     7d6:	38 85       	ldd	r19, Y+8	; 0x08
     7d8:	37 fd       	sbrc	r19, 7
     7da:	25 c0       	rjmp	.+74     	; 0x826 <__fixsfsi+0x86>
     7dc:	2f 31       	cpi	r18, 0x1F	; 31
     7de:	31 05       	cpc	r19, r1
     7e0:	44 f0       	brlt	.+16     	; 0x7f2 <__fixsfsi+0x52>
     7e2:	8e 81       	ldd	r24, Y+6	; 0x06
     7e4:	88 23       	and	r24, r24
     7e6:	19 f1       	breq	.+70     	; 0x82e <__fixsfsi+0x8e>
     7e8:	00 e0       	ldi	r16, 0x00	; 0
     7ea:	10 e0       	ldi	r17, 0x00	; 0
     7ec:	20 e0       	ldi	r18, 0x00	; 0
     7ee:	30 e8       	ldi	r19, 0x80	; 128
     7f0:	22 c0       	rjmp	.+68     	; 0x836 <__fixsfsi+0x96>
     7f2:	8e e1       	ldi	r24, 0x1E	; 30
     7f4:	90 e0       	ldi	r25, 0x00	; 0
     7f6:	82 1b       	sub	r24, r18
     7f8:	93 0b       	sbc	r25, r19
     7fa:	09 85       	ldd	r16, Y+9	; 0x09
     7fc:	1a 85       	ldd	r17, Y+10	; 0x0a
     7fe:	2b 85       	ldd	r18, Y+11	; 0x0b
     800:	3c 85       	ldd	r19, Y+12	; 0x0c
     802:	04 c0       	rjmp	.+8      	; 0x80c <__fixsfsi+0x6c>
     804:	36 95       	lsr	r19
     806:	27 95       	ror	r18
     808:	17 95       	ror	r17
     80a:	07 95       	ror	r16
     80c:	8a 95       	dec	r24
     80e:	d2 f7       	brpl	.-12     	; 0x804 <__fixsfsi+0x64>
     810:	8e 81       	ldd	r24, Y+6	; 0x06
     812:	88 23       	and	r24, r24
     814:	81 f0       	breq	.+32     	; 0x836 <__fixsfsi+0x96>
     816:	30 95       	com	r19
     818:	20 95       	com	r18
     81a:	10 95       	com	r17
     81c:	01 95       	neg	r16
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	2f 4f       	sbci	r18, 0xFF	; 255
     822:	3f 4f       	sbci	r19, 0xFF	; 255
     824:	08 c0       	rjmp	.+16     	; 0x836 <__fixsfsi+0x96>
     826:	00 e0       	ldi	r16, 0x00	; 0
     828:	10 e0       	ldi	r17, 0x00	; 0
     82a:	98 01       	movw	r18, r16
     82c:	04 c0       	rjmp	.+8      	; 0x836 <__fixsfsi+0x96>
     82e:	0f ef       	ldi	r16, 0xFF	; 255
     830:	1f ef       	ldi	r17, 0xFF	; 255
     832:	2f ef       	ldi	r18, 0xFF	; 255
     834:	3f e7       	ldi	r19, 0x7F	; 127
     836:	b8 01       	movw	r22, r16
     838:	c9 01       	movw	r24, r18
     83a:	2c 96       	adiw	r28, 0x0c	; 12
     83c:	e4 e0       	ldi	r30, 0x04	; 4
     83e:	0c 94 f0 1a 	jmp	0x35e0	; 0x35e0 <__epilogue_restores__+0x1c>

00000842 <__floatunsisf>:
     842:	a8 e0       	ldi	r26, 0x08	; 8
     844:	b0 e0       	ldi	r27, 0x00	; 0
     846:	e7 e2       	ldi	r30, 0x27	; 39
     848:	f4 e0       	ldi	r31, 0x04	; 4
     84a:	0c 94 d0 1a 	jmp	0x35a0	; 0x35a0 <__prologue_saves__+0x14>
     84e:	6b 01       	movw	r12, r22
     850:	7c 01       	movw	r14, r24
     852:	1a 82       	std	Y+2, r1	; 0x02
     854:	61 15       	cp	r22, r1
     856:	71 05       	cpc	r23, r1
     858:	81 05       	cpc	r24, r1
     85a:	91 05       	cpc	r25, r1
     85c:	19 f4       	brne	.+6      	; 0x864 <__floatunsisf+0x22>
     85e:	82 e0       	ldi	r24, 0x02	; 2
     860:	89 83       	std	Y+1, r24	; 0x01
     862:	5e c0       	rjmp	.+188    	; 0x920 <__floatunsisf+0xde>
     864:	83 e0       	ldi	r24, 0x03	; 3
     866:	89 83       	std	Y+1, r24	; 0x01
     868:	0e e1       	ldi	r16, 0x1E	; 30
     86a:	10 e0       	ldi	r17, 0x00	; 0
     86c:	1c 83       	std	Y+4, r17	; 0x04
     86e:	0b 83       	std	Y+3, r16	; 0x03
     870:	cd 82       	std	Y+5, r12	; 0x05
     872:	de 82       	std	Y+6, r13	; 0x06
     874:	ef 82       	std	Y+7, r14	; 0x07
     876:	f8 86       	std	Y+8, r15	; 0x08
     878:	c7 01       	movw	r24, r14
     87a:	b6 01       	movw	r22, r12
     87c:	0e 94 9e 04 	call	0x93c	; 0x93c <__clzsi2>
     880:	9c 01       	movw	r18, r24
     882:	21 50       	subi	r18, 0x01	; 1
     884:	30 40       	sbci	r19, 0x00	; 0
     886:	37 ff       	sbrs	r19, 7
     888:	38 c0       	rjmp	.+112    	; 0x8fa <__floatunsisf+0xb8>
     88a:	ee 27       	eor	r30, r30
     88c:	ff 27       	eor	r31, r31
     88e:	e2 1b       	sub	r30, r18
     890:	f3 0b       	sbc	r31, r19
     892:	81 e0       	ldi	r24, 0x01	; 1
     894:	90 e0       	ldi	r25, 0x00	; 0
     896:	a0 e0       	ldi	r26, 0x00	; 0
     898:	b0 e0       	ldi	r27, 0x00	; 0
     89a:	0e 2e       	mov	r0, r30
     89c:	04 c0       	rjmp	.+8      	; 0x8a6 <__floatunsisf+0x64>
     89e:	88 0f       	add	r24, r24
     8a0:	99 1f       	adc	r25, r25
     8a2:	aa 1f       	adc	r26, r26
     8a4:	bb 1f       	adc	r27, r27
     8a6:	0a 94       	dec	r0
     8a8:	d2 f7       	brpl	.-12     	; 0x89e <__floatunsisf+0x5c>
     8aa:	01 97       	sbiw	r24, 0x01	; 1
     8ac:	a1 09       	sbc	r26, r1
     8ae:	b1 09       	sbc	r27, r1
     8b0:	8c 21       	and	r24, r12
     8b2:	9d 21       	and	r25, r13
     8b4:	ae 21       	and	r26, r14
     8b6:	bf 21       	and	r27, r15
     8b8:	41 e0       	ldi	r20, 0x01	; 1
     8ba:	50 e0       	ldi	r21, 0x00	; 0
     8bc:	60 e0       	ldi	r22, 0x00	; 0
     8be:	70 e0       	ldi	r23, 0x00	; 0
     8c0:	00 97       	sbiw	r24, 0x00	; 0
     8c2:	a1 05       	cpc	r26, r1
     8c4:	b1 05       	cpc	r27, r1
     8c6:	19 f4       	brne	.+6      	; 0x8ce <__floatunsisf+0x8c>
     8c8:	40 e0       	ldi	r20, 0x00	; 0
     8ca:	50 e0       	ldi	r21, 0x00	; 0
     8cc:	ba 01       	movw	r22, r20
     8ce:	04 c0       	rjmp	.+8      	; 0x8d8 <__floatunsisf+0x96>
     8d0:	f6 94       	lsr	r15
     8d2:	e7 94       	ror	r14
     8d4:	d7 94       	ror	r13
     8d6:	c7 94       	ror	r12
     8d8:	ea 95       	dec	r30
     8da:	d2 f7       	brpl	.-12     	; 0x8d0 <__floatunsisf+0x8e>
     8dc:	c4 2a       	or	r12, r20
     8de:	d5 2a       	or	r13, r21
     8e0:	e6 2a       	or	r14, r22
     8e2:	f7 2a       	or	r15, r23
     8e4:	cd 82       	std	Y+5, r12	; 0x05
     8e6:	de 82       	std	Y+6, r13	; 0x06
     8e8:	ef 82       	std	Y+7, r14	; 0x07
     8ea:	f8 86       	std	Y+8, r15	; 0x08
     8ec:	8e e1       	ldi	r24, 0x1E	; 30
     8ee:	90 e0       	ldi	r25, 0x00	; 0
     8f0:	82 1b       	sub	r24, r18
     8f2:	93 0b       	sbc	r25, r19
     8f4:	9c 83       	std	Y+4, r25	; 0x04
     8f6:	8b 83       	std	Y+3, r24	; 0x03
     8f8:	13 c0       	rjmp	.+38     	; 0x920 <__floatunsisf+0xde>
     8fa:	21 15       	cp	r18, r1
     8fc:	31 05       	cpc	r19, r1
     8fe:	81 f0       	breq	.+32     	; 0x920 <__floatunsisf+0xde>
     900:	02 2e       	mov	r0, r18
     902:	04 c0       	rjmp	.+8      	; 0x90c <__floatunsisf+0xca>
     904:	cc 0c       	add	r12, r12
     906:	dd 1c       	adc	r13, r13
     908:	ee 1c       	adc	r14, r14
     90a:	ff 1c       	adc	r15, r15
     90c:	0a 94       	dec	r0
     90e:	d2 f7       	brpl	.-12     	; 0x904 <__floatunsisf+0xc2>
     910:	cd 82       	std	Y+5, r12	; 0x05
     912:	de 82       	std	Y+6, r13	; 0x06
     914:	ef 82       	std	Y+7, r14	; 0x07
     916:	f8 86       	std	Y+8, r15	; 0x08
     918:	02 1b       	sub	r16, r18
     91a:	13 0b       	sbc	r17, r19
     91c:	1c 83       	std	Y+4, r17	; 0x04
     91e:	0b 83       	std	Y+3, r16	; 0x03
     920:	ce 01       	movw	r24, r28
     922:	01 96       	adiw	r24, 0x01	; 1
     924:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <__pack_f>
     928:	46 2f       	mov	r20, r22
     92a:	57 2f       	mov	r21, r23
     92c:	68 2f       	mov	r22, r24
     92e:	79 2f       	mov	r23, r25
     930:	cb 01       	movw	r24, r22
     932:	ba 01       	movw	r22, r20
     934:	28 96       	adiw	r28, 0x08	; 8
     936:	e8 e0       	ldi	r30, 0x08	; 8
     938:	0c 94 ec 1a 	jmp	0x35d8	; 0x35d8 <__epilogue_restores__+0x14>

0000093c <__clzsi2>:
     93c:	cf 92       	push	r12
     93e:	df 92       	push	r13
     940:	ef 92       	push	r14
     942:	ff 92       	push	r15
     944:	0f 93       	push	r16
     946:	1f 93       	push	r17
     948:	8b 01       	movw	r16, r22
     94a:	9c 01       	movw	r18, r24
     94c:	00 30       	cpi	r16, 0x00	; 0
     94e:	80 e0       	ldi	r24, 0x00	; 0
     950:	18 07       	cpc	r17, r24
     952:	81 e0       	ldi	r24, 0x01	; 1
     954:	28 07       	cpc	r18, r24
     956:	80 e0       	ldi	r24, 0x00	; 0
     958:	38 07       	cpc	r19, r24
     95a:	50 f4       	brcc	.+20     	; 0x970 <__clzsi2+0x34>
     95c:	0f 3f       	cpi	r16, 0xFF	; 255
     95e:	11 05       	cpc	r17, r1
     960:	21 05       	cpc	r18, r1
     962:	31 05       	cpc	r19, r1
     964:	09 f0       	breq	.+2      	; 0x968 <__clzsi2+0x2c>
     966:	88 f4       	brcc	.+34     	; 0x98a <__clzsi2+0x4e>
     968:	80 e0       	ldi	r24, 0x00	; 0
     96a:	90 e0       	ldi	r25, 0x00	; 0
     96c:	dc 01       	movw	r26, r24
     96e:	16 c0       	rjmp	.+44     	; 0x99c <__clzsi2+0x60>
     970:	00 30       	cpi	r16, 0x00	; 0
     972:	e0 e0       	ldi	r30, 0x00	; 0
     974:	1e 07       	cpc	r17, r30
     976:	e0 e0       	ldi	r30, 0x00	; 0
     978:	2e 07       	cpc	r18, r30
     97a:	e1 e0       	ldi	r30, 0x01	; 1
     97c:	3e 07       	cpc	r19, r30
     97e:	50 f4       	brcc	.+20     	; 0x994 <__clzsi2+0x58>
     980:	80 e1       	ldi	r24, 0x10	; 16
     982:	90 e0       	ldi	r25, 0x00	; 0
     984:	a0 e0       	ldi	r26, 0x00	; 0
     986:	b0 e0       	ldi	r27, 0x00	; 0
     988:	09 c0       	rjmp	.+18     	; 0x99c <__clzsi2+0x60>
     98a:	88 e0       	ldi	r24, 0x08	; 8
     98c:	90 e0       	ldi	r25, 0x00	; 0
     98e:	a0 e0       	ldi	r26, 0x00	; 0
     990:	b0 e0       	ldi	r27, 0x00	; 0
     992:	04 c0       	rjmp	.+8      	; 0x99c <__clzsi2+0x60>
     994:	88 e1       	ldi	r24, 0x18	; 24
     996:	90 e0       	ldi	r25, 0x00	; 0
     998:	a0 e0       	ldi	r26, 0x00	; 0
     99a:	b0 e0       	ldi	r27, 0x00	; 0
     99c:	40 e2       	ldi	r20, 0x20	; 32
     99e:	50 e0       	ldi	r21, 0x00	; 0
     9a0:	60 e0       	ldi	r22, 0x00	; 0
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	48 1b       	sub	r20, r24
     9a6:	59 0b       	sbc	r21, r25
     9a8:	6a 0b       	sbc	r22, r26
     9aa:	7b 0b       	sbc	r23, r27
     9ac:	68 01       	movw	r12, r16
     9ae:	79 01       	movw	r14, r18
     9b0:	04 c0       	rjmp	.+8      	; 0x9ba <__clzsi2+0x7e>
     9b2:	f6 94       	lsr	r15
     9b4:	e7 94       	ror	r14
     9b6:	d7 94       	ror	r13
     9b8:	c7 94       	ror	r12
     9ba:	8a 95       	dec	r24
     9bc:	d2 f7       	brpl	.-12     	; 0x9b2 <__clzsi2+0x76>
     9be:	d7 01       	movw	r26, r14
     9c0:	c6 01       	movw	r24, r12
     9c2:	83 57       	subi	r24, 0x73	; 115
     9c4:	9d 4f       	sbci	r25, 0xFD	; 253
     9c6:	fc 01       	movw	r30, r24
     9c8:	80 81       	ld	r24, Z
     9ca:	48 1b       	sub	r20, r24
     9cc:	51 09       	sbc	r21, r1
     9ce:	61 09       	sbc	r22, r1
     9d0:	71 09       	sbc	r23, r1
     9d2:	ca 01       	movw	r24, r20
     9d4:	1f 91       	pop	r17
     9d6:	0f 91       	pop	r16
     9d8:	ff 90       	pop	r15
     9da:	ef 90       	pop	r14
     9dc:	df 90       	pop	r13
     9de:	cf 90       	pop	r12
     9e0:	08 95       	ret

000009e2 <__pack_f>:
     9e2:	cf 92       	push	r12
     9e4:	df 92       	push	r13
     9e6:	ef 92       	push	r14
     9e8:	ff 92       	push	r15
     9ea:	0f 93       	push	r16
     9ec:	1f 93       	push	r17
     9ee:	dc 01       	movw	r26, r24
     9f0:	14 96       	adiw	r26, 0x04	; 4
     9f2:	4d 91       	ld	r20, X+
     9f4:	5d 91       	ld	r21, X+
     9f6:	6d 91       	ld	r22, X+
     9f8:	7c 91       	ld	r23, X
     9fa:	17 97       	sbiw	r26, 0x07	; 7
     9fc:	11 96       	adiw	r26, 0x01	; 1
     9fe:	ec 91       	ld	r30, X
     a00:	11 97       	sbiw	r26, 0x01	; 1
     a02:	8c 91       	ld	r24, X
     a04:	82 30       	cpi	r24, 0x02	; 2
     a06:	20 f4       	brcc	.+8      	; 0xa10 <__pack_f+0x2e>
     a08:	60 61       	ori	r22, 0x10	; 16
     a0a:	8f ef       	ldi	r24, 0xFF	; 255
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	a5 c0       	rjmp	.+330    	; 0xb5a <__pack_f+0x178>
     a10:	84 30       	cpi	r24, 0x04	; 4
     a12:	09 f4       	brne	.+2      	; 0xa16 <__pack_f+0x34>
     a14:	9d c0       	rjmp	.+314    	; 0xb50 <__pack_f+0x16e>
     a16:	82 30       	cpi	r24, 0x02	; 2
     a18:	09 f4       	brne	.+2      	; 0xa1c <__pack_f+0x3a>
     a1a:	94 c0       	rjmp	.+296    	; 0xb44 <__pack_f+0x162>
     a1c:	41 15       	cp	r20, r1
     a1e:	51 05       	cpc	r21, r1
     a20:	61 05       	cpc	r22, r1
     a22:	71 05       	cpc	r23, r1
     a24:	09 f4       	brne	.+2      	; 0xa28 <__pack_f+0x46>
     a26:	91 c0       	rjmp	.+290    	; 0xb4a <__pack_f+0x168>
     a28:	12 96       	adiw	r26, 0x02	; 2
     a2a:	8d 91       	ld	r24, X+
     a2c:	9c 91       	ld	r25, X
     a2e:	13 97       	sbiw	r26, 0x03	; 3
     a30:	2f ef       	ldi	r18, 0xFF	; 255
     a32:	82 38       	cpi	r24, 0x82	; 130
     a34:	92 07       	cpc	r25, r18
     a36:	0c f0       	brlt	.+2      	; 0xa3a <__pack_f+0x58>
     a38:	59 c0       	rjmp	.+178    	; 0xaec <__pack_f+0x10a>
     a3a:	22 e8       	ldi	r18, 0x82	; 130
     a3c:	3f ef       	ldi	r19, 0xFF	; 255
     a3e:	28 1b       	sub	r18, r24
     a40:	39 0b       	sbc	r19, r25
     a42:	2a 31       	cpi	r18, 0x1A	; 26
     a44:	31 05       	cpc	r19, r1
     a46:	64 f5       	brge	.+88     	; 0xaa0 <__pack_f+0xbe>
     a48:	6a 01       	movw	r12, r20
     a4a:	7b 01       	movw	r14, r22
     a4c:	02 2e       	mov	r0, r18
     a4e:	04 c0       	rjmp	.+8      	; 0xa58 <__pack_f+0x76>
     a50:	f6 94       	lsr	r15
     a52:	e7 94       	ror	r14
     a54:	d7 94       	ror	r13
     a56:	c7 94       	ror	r12
     a58:	0a 94       	dec	r0
     a5a:	d2 f7       	brpl	.-12     	; 0xa50 <__pack_f+0x6e>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	90 e0       	ldi	r25, 0x00	; 0
     a60:	a0 e0       	ldi	r26, 0x00	; 0
     a62:	b0 e0       	ldi	r27, 0x00	; 0
     a64:	04 c0       	rjmp	.+8      	; 0xa6e <__pack_f+0x8c>
     a66:	88 0f       	add	r24, r24
     a68:	99 1f       	adc	r25, r25
     a6a:	aa 1f       	adc	r26, r26
     a6c:	bb 1f       	adc	r27, r27
     a6e:	2a 95       	dec	r18
     a70:	d2 f7       	brpl	.-12     	; 0xa66 <__pack_f+0x84>
     a72:	01 97       	sbiw	r24, 0x01	; 1
     a74:	a1 09       	sbc	r26, r1
     a76:	b1 09       	sbc	r27, r1
     a78:	84 23       	and	r24, r20
     a7a:	95 23       	and	r25, r21
     a7c:	a6 23       	and	r26, r22
     a7e:	b7 23       	and	r27, r23
     a80:	41 e0       	ldi	r20, 0x01	; 1
     a82:	50 e0       	ldi	r21, 0x00	; 0
     a84:	60 e0       	ldi	r22, 0x00	; 0
     a86:	70 e0       	ldi	r23, 0x00	; 0
     a88:	00 97       	sbiw	r24, 0x00	; 0
     a8a:	a1 05       	cpc	r26, r1
     a8c:	b1 05       	cpc	r27, r1
     a8e:	19 f4       	brne	.+6      	; 0xa96 <__pack_f+0xb4>
     a90:	40 e0       	ldi	r20, 0x00	; 0
     a92:	50 e0       	ldi	r21, 0x00	; 0
     a94:	ba 01       	movw	r22, r20
     a96:	4c 29       	or	r20, r12
     a98:	5d 29       	or	r21, r13
     a9a:	6e 29       	or	r22, r14
     a9c:	7f 29       	or	r23, r15
     a9e:	03 c0       	rjmp	.+6      	; 0xaa6 <__pack_f+0xc4>
     aa0:	40 e0       	ldi	r20, 0x00	; 0
     aa2:	50 e0       	ldi	r21, 0x00	; 0
     aa4:	ba 01       	movw	r22, r20
     aa6:	db 01       	movw	r26, r22
     aa8:	ca 01       	movw	r24, r20
     aaa:	8f 77       	andi	r24, 0x7F	; 127
     aac:	90 70       	andi	r25, 0x00	; 0
     aae:	a0 70       	andi	r26, 0x00	; 0
     ab0:	b0 70       	andi	r27, 0x00	; 0
     ab2:	80 34       	cpi	r24, 0x40	; 64
     ab4:	91 05       	cpc	r25, r1
     ab6:	a1 05       	cpc	r26, r1
     ab8:	b1 05       	cpc	r27, r1
     aba:	39 f4       	brne	.+14     	; 0xaca <__pack_f+0xe8>
     abc:	47 ff       	sbrs	r20, 7
     abe:	09 c0       	rjmp	.+18     	; 0xad2 <__pack_f+0xf0>
     ac0:	40 5c       	subi	r20, 0xC0	; 192
     ac2:	5f 4f       	sbci	r21, 0xFF	; 255
     ac4:	6f 4f       	sbci	r22, 0xFF	; 255
     ac6:	7f 4f       	sbci	r23, 0xFF	; 255
     ac8:	04 c0       	rjmp	.+8      	; 0xad2 <__pack_f+0xf0>
     aca:	41 5c       	subi	r20, 0xC1	; 193
     acc:	5f 4f       	sbci	r21, 0xFF	; 255
     ace:	6f 4f       	sbci	r22, 0xFF	; 255
     ad0:	7f 4f       	sbci	r23, 0xFF	; 255
     ad2:	81 e0       	ldi	r24, 0x01	; 1
     ad4:	90 e0       	ldi	r25, 0x00	; 0
     ad6:	40 30       	cpi	r20, 0x00	; 0
     ad8:	20 e0       	ldi	r18, 0x00	; 0
     ada:	52 07       	cpc	r21, r18
     adc:	20 e0       	ldi	r18, 0x00	; 0
     ade:	62 07       	cpc	r22, r18
     ae0:	20 e4       	ldi	r18, 0x40	; 64
     ae2:	72 07       	cpc	r23, r18
     ae4:	38 f5       	brcc	.+78     	; 0xb34 <__pack_f+0x152>
     ae6:	80 e0       	ldi	r24, 0x00	; 0
     ae8:	90 e0       	ldi	r25, 0x00	; 0
     aea:	24 c0       	rjmp	.+72     	; 0xb34 <__pack_f+0x152>
     aec:	80 38       	cpi	r24, 0x80	; 128
     aee:	91 05       	cpc	r25, r1
     af0:	7c f5       	brge	.+94     	; 0xb50 <__pack_f+0x16e>
     af2:	8a 01       	movw	r16, r20
     af4:	9b 01       	movw	r18, r22
     af6:	0f 77       	andi	r16, 0x7F	; 127
     af8:	10 70       	andi	r17, 0x00	; 0
     afa:	20 70       	andi	r18, 0x00	; 0
     afc:	30 70       	andi	r19, 0x00	; 0
     afe:	00 34       	cpi	r16, 0x40	; 64
     b00:	11 05       	cpc	r17, r1
     b02:	21 05       	cpc	r18, r1
     b04:	31 05       	cpc	r19, r1
     b06:	39 f4       	brne	.+14     	; 0xb16 <__pack_f+0x134>
     b08:	47 ff       	sbrs	r20, 7
     b0a:	09 c0       	rjmp	.+18     	; 0xb1e <__pack_f+0x13c>
     b0c:	40 5c       	subi	r20, 0xC0	; 192
     b0e:	5f 4f       	sbci	r21, 0xFF	; 255
     b10:	6f 4f       	sbci	r22, 0xFF	; 255
     b12:	7f 4f       	sbci	r23, 0xFF	; 255
     b14:	04 c0       	rjmp	.+8      	; 0xb1e <__pack_f+0x13c>
     b16:	41 5c       	subi	r20, 0xC1	; 193
     b18:	5f 4f       	sbci	r21, 0xFF	; 255
     b1a:	6f 4f       	sbci	r22, 0xFF	; 255
     b1c:	7f 4f       	sbci	r23, 0xFF	; 255
     b1e:	77 fd       	sbrc	r23, 7
     b20:	03 c0       	rjmp	.+6      	; 0xb28 <__pack_f+0x146>
     b22:	81 58       	subi	r24, 0x81	; 129
     b24:	9f 4f       	sbci	r25, 0xFF	; 255
     b26:	06 c0       	rjmp	.+12     	; 0xb34 <__pack_f+0x152>
     b28:	76 95       	lsr	r23
     b2a:	67 95       	ror	r22
     b2c:	57 95       	ror	r21
     b2e:	47 95       	ror	r20
     b30:	80 58       	subi	r24, 0x80	; 128
     b32:	9f 4f       	sbci	r25, 0xFF	; 255
     b34:	97 e0       	ldi	r25, 0x07	; 7
     b36:	76 95       	lsr	r23
     b38:	67 95       	ror	r22
     b3a:	57 95       	ror	r21
     b3c:	47 95       	ror	r20
     b3e:	9a 95       	dec	r25
     b40:	d1 f7       	brne	.-12     	; 0xb36 <__pack_f+0x154>
     b42:	0b c0       	rjmp	.+22     	; 0xb5a <__pack_f+0x178>
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	90 e0       	ldi	r25, 0x00	; 0
     b48:	05 c0       	rjmp	.+10     	; 0xb54 <__pack_f+0x172>
     b4a:	80 e0       	ldi	r24, 0x00	; 0
     b4c:	90 e0       	ldi	r25, 0x00	; 0
     b4e:	05 c0       	rjmp	.+10     	; 0xb5a <__pack_f+0x178>
     b50:	8f ef       	ldi	r24, 0xFF	; 255
     b52:	90 e0       	ldi	r25, 0x00	; 0
     b54:	40 e0       	ldi	r20, 0x00	; 0
     b56:	50 e0       	ldi	r21, 0x00	; 0
     b58:	ba 01       	movw	r22, r20
     b5a:	98 2f       	mov	r25, r24
     b5c:	97 95       	ror	r25
     b5e:	99 27       	eor	r25, r25
     b60:	97 95       	ror	r25
     b62:	a6 2f       	mov	r26, r22
     b64:	af 77       	andi	r26, 0x7F	; 127
     b66:	e7 95       	ror	r30
     b68:	ee 27       	eor	r30, r30
     b6a:	e7 95       	ror	r30
     b6c:	86 95       	lsr	r24
     b6e:	3a 2f       	mov	r19, r26
     b70:	39 2b       	or	r19, r25
     b72:	28 2f       	mov	r18, r24
     b74:	2e 2b       	or	r18, r30
     b76:	84 2f       	mov	r24, r20
     b78:	95 2f       	mov	r25, r21
     b7a:	a3 2f       	mov	r26, r19
     b7c:	b2 2f       	mov	r27, r18
     b7e:	bc 01       	movw	r22, r24
     b80:	cd 01       	movw	r24, r26
     b82:	1f 91       	pop	r17
     b84:	0f 91       	pop	r16
     b86:	ff 90       	pop	r15
     b88:	ef 90       	pop	r14
     b8a:	df 90       	pop	r13
     b8c:	cf 90       	pop	r12
     b8e:	08 95       	ret

00000b90 <__unpack_f>:
     b90:	dc 01       	movw	r26, r24
     b92:	fb 01       	movw	r30, r22
     b94:	4c 91       	ld	r20, X
     b96:	11 96       	adiw	r26, 0x01	; 1
     b98:	5c 91       	ld	r21, X
     b9a:	11 97       	sbiw	r26, 0x01	; 1
     b9c:	12 96       	adiw	r26, 0x02	; 2
     b9e:	8c 91       	ld	r24, X
     ba0:	12 97       	sbiw	r26, 0x02	; 2
     ba2:	68 2f       	mov	r22, r24
     ba4:	6f 77       	andi	r22, 0x7F	; 127
     ba6:	70 e0       	ldi	r23, 0x00	; 0
     ba8:	98 2f       	mov	r25, r24
     baa:	99 1f       	adc	r25, r25
     bac:	99 27       	eor	r25, r25
     bae:	99 1f       	adc	r25, r25
     bb0:	13 96       	adiw	r26, 0x03	; 3
     bb2:	2c 91       	ld	r18, X
     bb4:	13 97       	sbiw	r26, 0x03	; 3
     bb6:	82 2f       	mov	r24, r18
     bb8:	88 0f       	add	r24, r24
     bba:	89 2b       	or	r24, r25
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	22 1f       	adc	r18, r18
     bc0:	22 27       	eor	r18, r18
     bc2:	22 1f       	adc	r18, r18
     bc4:	21 83       	std	Z+1, r18	; 0x01
     bc6:	00 97       	sbiw	r24, 0x00	; 0
     bc8:	39 f5       	brne	.+78     	; 0xc18 <__unpack_f+0x88>
     bca:	41 15       	cp	r20, r1
     bcc:	51 05       	cpc	r21, r1
     bce:	61 05       	cpc	r22, r1
     bd0:	71 05       	cpc	r23, r1
     bd2:	11 f4       	brne	.+4      	; 0xbd8 <__unpack_f+0x48>
     bd4:	82 e0       	ldi	r24, 0x02	; 2
     bd6:	29 c0       	rjmp	.+82     	; 0xc2a <__unpack_f+0x9a>
     bd8:	82 e8       	ldi	r24, 0x82	; 130
     bda:	9f ef       	ldi	r25, 0xFF	; 255
     bdc:	93 83       	std	Z+3, r25	; 0x03
     bde:	82 83       	std	Z+2, r24	; 0x02
     be0:	27 e0       	ldi	r18, 0x07	; 7
     be2:	44 0f       	add	r20, r20
     be4:	55 1f       	adc	r21, r21
     be6:	66 1f       	adc	r22, r22
     be8:	77 1f       	adc	r23, r23
     bea:	2a 95       	dec	r18
     bec:	d1 f7       	brne	.-12     	; 0xbe2 <__unpack_f+0x52>
     bee:	83 e0       	ldi	r24, 0x03	; 3
     bf0:	80 83       	st	Z, r24
     bf2:	09 c0       	rjmp	.+18     	; 0xc06 <__unpack_f+0x76>
     bf4:	44 0f       	add	r20, r20
     bf6:	55 1f       	adc	r21, r21
     bf8:	66 1f       	adc	r22, r22
     bfa:	77 1f       	adc	r23, r23
     bfc:	82 81       	ldd	r24, Z+2	; 0x02
     bfe:	93 81       	ldd	r25, Z+3	; 0x03
     c00:	01 97       	sbiw	r24, 0x01	; 1
     c02:	93 83       	std	Z+3, r25	; 0x03
     c04:	82 83       	std	Z+2, r24	; 0x02
     c06:	40 30       	cpi	r20, 0x00	; 0
     c08:	80 e0       	ldi	r24, 0x00	; 0
     c0a:	58 07       	cpc	r21, r24
     c0c:	80 e0       	ldi	r24, 0x00	; 0
     c0e:	68 07       	cpc	r22, r24
     c10:	80 e4       	ldi	r24, 0x40	; 64
     c12:	78 07       	cpc	r23, r24
     c14:	78 f3       	brcs	.-34     	; 0xbf4 <__unpack_f+0x64>
     c16:	20 c0       	rjmp	.+64     	; 0xc58 <__unpack_f+0xc8>
     c18:	8f 3f       	cpi	r24, 0xFF	; 255
     c1a:	91 05       	cpc	r25, r1
     c1c:	79 f4       	brne	.+30     	; 0xc3c <__unpack_f+0xac>
     c1e:	41 15       	cp	r20, r1
     c20:	51 05       	cpc	r21, r1
     c22:	61 05       	cpc	r22, r1
     c24:	71 05       	cpc	r23, r1
     c26:	19 f4       	brne	.+6      	; 0xc2e <__unpack_f+0x9e>
     c28:	84 e0       	ldi	r24, 0x04	; 4
     c2a:	80 83       	st	Z, r24
     c2c:	08 95       	ret
     c2e:	64 ff       	sbrs	r22, 4
     c30:	03 c0       	rjmp	.+6      	; 0xc38 <__unpack_f+0xa8>
     c32:	81 e0       	ldi	r24, 0x01	; 1
     c34:	80 83       	st	Z, r24
     c36:	10 c0       	rjmp	.+32     	; 0xc58 <__unpack_f+0xc8>
     c38:	10 82       	st	Z, r1
     c3a:	0e c0       	rjmp	.+28     	; 0xc58 <__unpack_f+0xc8>
     c3c:	8f 57       	subi	r24, 0x7F	; 127
     c3e:	90 40       	sbci	r25, 0x00	; 0
     c40:	93 83       	std	Z+3, r25	; 0x03
     c42:	82 83       	std	Z+2, r24	; 0x02
     c44:	83 e0       	ldi	r24, 0x03	; 3
     c46:	80 83       	st	Z, r24
     c48:	87 e0       	ldi	r24, 0x07	; 7
     c4a:	44 0f       	add	r20, r20
     c4c:	55 1f       	adc	r21, r21
     c4e:	66 1f       	adc	r22, r22
     c50:	77 1f       	adc	r23, r23
     c52:	8a 95       	dec	r24
     c54:	d1 f7       	brne	.-12     	; 0xc4a <__unpack_f+0xba>
     c56:	70 64       	ori	r23, 0x40	; 64
     c58:	44 83       	std	Z+4, r20	; 0x04
     c5a:	55 83       	std	Z+5, r21	; 0x05
     c5c:	66 83       	std	Z+6, r22	; 0x06
     c5e:	77 83       	std	Z+7, r23	; 0x07
     c60:	08 95       	ret

00000c62 <__fpcmp_parts_f>:
     c62:	cf 93       	push	r28
     c64:	fc 01       	movw	r30, r24
     c66:	db 01       	movw	r26, r22
     c68:	90 81       	ld	r25, Z
     c6a:	92 30       	cpi	r25, 0x02	; 2
     c6c:	08 f4       	brcc	.+2      	; 0xc70 <__fpcmp_parts_f+0xe>
     c6e:	4c c0       	rjmp	.+152    	; 0xd08 <__fpcmp_parts_f+0xa6>
     c70:	8c 91       	ld	r24, X
     c72:	82 30       	cpi	r24, 0x02	; 2
     c74:	08 f4       	brcc	.+2      	; 0xc78 <__fpcmp_parts_f+0x16>
     c76:	48 c0       	rjmp	.+144    	; 0xd08 <__fpcmp_parts_f+0xa6>
     c78:	94 30       	cpi	r25, 0x04	; 4
     c7a:	69 f4       	brne	.+26     	; 0xc96 <__fpcmp_parts_f+0x34>
     c7c:	21 81       	ldd	r18, Z+1	; 0x01
     c7e:	84 30       	cpi	r24, 0x04	; 4
     c80:	39 f4       	brne	.+14     	; 0xc90 <__fpcmp_parts_f+0x2e>
     c82:	11 96       	adiw	r26, 0x01	; 1
     c84:	8c 91       	ld	r24, X
     c86:	11 97       	sbiw	r26, 0x01	; 1
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	82 1b       	sub	r24, r18
     c8c:	91 09       	sbc	r25, r1
     c8e:	44 c0       	rjmp	.+136    	; 0xd18 <__fpcmp_parts_f+0xb6>
     c90:	22 23       	and	r18, r18
     c92:	d1 f1       	breq	.+116    	; 0xd08 <__fpcmp_parts_f+0xa6>
     c94:	3f c0       	rjmp	.+126    	; 0xd14 <__fpcmp_parts_f+0xb2>
     c96:	84 30       	cpi	r24, 0x04	; 4
     c98:	21 f0       	breq	.+8      	; 0xca2 <__fpcmp_parts_f+0x40>
     c9a:	92 30       	cpi	r25, 0x02	; 2
     c9c:	41 f4       	brne	.+16     	; 0xcae <__fpcmp_parts_f+0x4c>
     c9e:	82 30       	cpi	r24, 0x02	; 2
     ca0:	b1 f1       	breq	.+108    	; 0xd0e <__fpcmp_parts_f+0xac>
     ca2:	11 96       	adiw	r26, 0x01	; 1
     ca4:	8c 91       	ld	r24, X
     ca6:	11 97       	sbiw	r26, 0x01	; 1
     ca8:	88 23       	and	r24, r24
     caa:	a1 f1       	breq	.+104    	; 0xd14 <__fpcmp_parts_f+0xb2>
     cac:	2d c0       	rjmp	.+90     	; 0xd08 <__fpcmp_parts_f+0xa6>
     cae:	c1 81       	ldd	r28, Z+1	; 0x01
     cb0:	82 30       	cpi	r24, 0x02	; 2
     cb2:	01 f1       	breq	.+64     	; 0xcf4 <__fpcmp_parts_f+0x92>
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	8c 91       	ld	r24, X
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	c8 17       	cp	r28, r24
     cbc:	d9 f4       	brne	.+54     	; 0xcf4 <__fpcmp_parts_f+0x92>
     cbe:	82 81       	ldd	r24, Z+2	; 0x02
     cc0:	93 81       	ldd	r25, Z+3	; 0x03
     cc2:	12 96       	adiw	r26, 0x02	; 2
     cc4:	2d 91       	ld	r18, X+
     cc6:	3c 91       	ld	r19, X
     cc8:	13 97       	sbiw	r26, 0x03	; 3
     cca:	28 17       	cp	r18, r24
     ccc:	39 07       	cpc	r19, r25
     cce:	94 f0       	brlt	.+36     	; 0xcf4 <__fpcmp_parts_f+0x92>
     cd0:	82 17       	cp	r24, r18
     cd2:	93 07       	cpc	r25, r19
     cd4:	bc f0       	brlt	.+46     	; 0xd04 <__fpcmp_parts_f+0xa2>
     cd6:	44 81       	ldd	r20, Z+4	; 0x04
     cd8:	55 81       	ldd	r21, Z+5	; 0x05
     cda:	66 81       	ldd	r22, Z+6	; 0x06
     cdc:	77 81       	ldd	r23, Z+7	; 0x07
     cde:	14 96       	adiw	r26, 0x04	; 4
     ce0:	8d 91       	ld	r24, X+
     ce2:	9d 91       	ld	r25, X+
     ce4:	0d 90       	ld	r0, X+
     ce6:	bc 91       	ld	r27, X
     ce8:	a0 2d       	mov	r26, r0
     cea:	84 17       	cp	r24, r20
     cec:	95 07       	cpc	r25, r21
     cee:	a6 07       	cpc	r26, r22
     cf0:	b7 07       	cpc	r27, r23
     cf2:	18 f4       	brcc	.+6      	; 0xcfa <__fpcmp_parts_f+0x98>
     cf4:	cc 23       	and	r28, r28
     cf6:	41 f0       	breq	.+16     	; 0xd08 <__fpcmp_parts_f+0xa6>
     cf8:	0d c0       	rjmp	.+26     	; 0xd14 <__fpcmp_parts_f+0xb2>
     cfa:	48 17       	cp	r20, r24
     cfc:	59 07       	cpc	r21, r25
     cfe:	6a 07       	cpc	r22, r26
     d00:	7b 07       	cpc	r23, r27
     d02:	28 f4       	brcc	.+10     	; 0xd0e <__fpcmp_parts_f+0xac>
     d04:	cc 23       	and	r28, r28
     d06:	31 f0       	breq	.+12     	; 0xd14 <__fpcmp_parts_f+0xb2>
     d08:	81 e0       	ldi	r24, 0x01	; 1
     d0a:	90 e0       	ldi	r25, 0x00	; 0
     d0c:	05 c0       	rjmp	.+10     	; 0xd18 <__fpcmp_parts_f+0xb6>
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	02 c0       	rjmp	.+4      	; 0xd18 <__fpcmp_parts_f+0xb6>
     d14:	8f ef       	ldi	r24, 0xFF	; 255
     d16:	9f ef       	ldi	r25, 0xFF	; 255
     d18:	cf 91       	pop	r28
     d1a:	08 95       	ret

00000d1c <getCommandArgsLength>:
	COMMANDS_TABLE
};
#undef X

uint8_t getCommandArgsLength(uint8_t* opcode)
{
     d1c:	cf 93       	push	r28
     d1e:	df 93       	push	r29
     d20:	dc 01       	movw	r26, r24
	if(*opcode == EXTENSION_OPCODE)
     d22:	ec 91       	ld	r30, X
     d24:	ef 3f       	cpi	r30, 0xFF	; 255
     d26:	89 f0       	breq	.+34     	; 0xd4a <getCommandArgsLength+0x2e>
		return 4;// JUST FOR TRIALS! In final version, we need to decode the next byte. *(opcode + 1)
	
	if(command_is_dinamic[*opcode])
     d28:	f0 e0       	ldi	r31, 0x00	; 0
     d2a:	ef 01       	movw	r28, r30
     d2c:	cf 56       	subi	r28, 0x6F	; 111
     d2e:	dc 4f       	sbci	r29, 0xFC	; 252
     d30:	88 81       	ld	r24, Y
     d32:	ec 55       	subi	r30, 0x5C	; 92
     d34:	fc 4f       	sbci	r31, 0xFC	; 252
     d36:	88 23       	and	r24, r24
     d38:	31 f0       	breq	.+12     	; 0xd46 <getCommandArgsLength+0x2a>
		return command_lengths[*opcode] + *(opcode+1); //CHECK!!!!!!!!! LENGTH READ
     d3a:	80 81       	ld	r24, Z
     d3c:	11 96       	adiw	r26, 0x01	; 1
     d3e:	9c 91       	ld	r25, X
     d40:	11 97       	sbiw	r26, 0x01	; 1
     d42:	89 0f       	add	r24, r25
     d44:	03 c0       	rjmp	.+6      	; 0xd4c <getCommandArgsLength+0x30>
	else
		return command_lengths[*opcode];
     d46:	80 81       	ld	r24, Z
     d48:	01 c0       	rjmp	.+2      	; 0xd4c <getCommandArgsLength+0x30>
#undef X

uint8_t getCommandArgsLength(uint8_t* opcode)
{
	if(*opcode == EXTENSION_OPCODE)
		return 4;// JUST FOR TRIALS! In final version, we need to decode the next byte. *(opcode + 1)
     d4a:	84 e0       	ldi	r24, 0x04	; 4
	
	if(command_is_dinamic[*opcode])
		return command_lengths[*opcode] + *(opcode+1); //CHECK!!!!!!!!! LENGTH READ
	else
		return command_lengths[*opcode];
}	
     d4c:	df 91       	pop	r29
     d4e:	cf 91       	pop	r28
     d50:	08 95       	ret

00000d52 <handleCommand>:

void handleCommand(OPERATION_HEADER_t* header, uint16_t sourceAddress)
{
	(*command_handlers[header->opCode]) (header, sourceAddress);
     d52:	dc 01       	movw	r26, r24
     d54:	12 96       	adiw	r26, 0x02	; 2
     d56:	ec 91       	ld	r30, X
     d58:	f0 e0       	ldi	r31, 0x00	; 0
     d5a:	ee 0f       	add	r30, r30
     d5c:	ff 1f       	adc	r31, r31
     d5e:	e9 54       	subi	r30, 0x49	; 73
     d60:	fc 4f       	sbci	r31, 0xFC	; 252
     d62:	01 90       	ld	r0, Z+
     d64:	f0 81       	ld	r31, Z
     d66:	e0 2d       	mov	r30, r0
     d68:	09 95       	icall
}
     d6a:	08 95       	ret

00000d6c <OM_ProccessOperation>:

#include "operationsManager.h"
#include "modules.h"

void OM_ProccessOperation(OPERATION_HEADER_t* operation_header)
{
     d6c:	ef 92       	push	r14
     d6e:	ff 92       	push	r15
     d70:	0f 93       	push	r16
     d72:	1f 93       	push	r17
     d74:	cf 93       	push	r28
     d76:	df 93       	push	r29
     d78:	8c 01       	movw	r16, r24
	/* TESTING REGION */
	//For testing purposes just send throw UART port
	HAL_UartPrint("PROCESSIG OPERATION >> TO:");
     d7a:	80 e0       	ldi	r24, 0x00	; 0
     d7c:	92 e0       	ldi	r25, 0x02	; 2
     d7e:	0e 94 8a 0f 	call	0x1f14	; 0x1f14 <HAL_UartPrint>
	numWriteHEX(operation_header->destinationAddress);
     d82:	f8 01       	movw	r30, r16
     d84:	80 81       	ld	r24, Z
     d86:	91 81       	ldd	r25, Z+1	; 0x01
     d88:	0e 94 97 0c 	call	0x192e	; 0x192e <numWriteHEX>
	HAL_UartPrint("\t CODE:");
     d8c:	8b e1       	ldi	r24, 0x1B	; 27
     d8e:	92 e0       	ldi	r25, 0x02	; 2
     d90:	0e 94 8a 0f 	call	0x1f14	; 0x1f14 <HAL_UartPrint>
	numWriteHEX(operation_header->opCode);
     d94:	f8 01       	movw	r30, r16
     d96:	82 81       	ldd	r24, Z+2	; 0x02
     d98:	90 e0       	ldi	r25, 0x00	; 0
     d9a:	0e 94 97 0c 	call	0x192e	; 0x192e <numWriteHEX>
	HAL_UartPrint("\t ARGS:");
     d9e:	83 e2       	ldi	r24, 0x23	; 35
     da0:	92 e0       	ldi	r25, 0x02	; 2
     da2:	0e 94 8a 0f 	call	0x1f14	; 0x1f14 <HAL_UartPrint>
	
	uint8_t length = getCommandArgsLength(&operation_header->opCode);
     da6:	c8 01       	movw	r24, r16
     da8:	02 96       	adiw	r24, 0x02	; 2
     daa:	0e 94 8e 06 	call	0xd1c	; 0xd1c <getCommandArgsLength>
     dae:	e8 2e       	mov	r14, r24
 */ 

#include "operationsManager.h"
#include "modules.h"

void OM_ProccessOperation(OPERATION_HEADER_t* operation_header)
     db0:	e8 01       	movw	r28, r16
     db2:	23 96       	adiw	r28, 0x03	; 3
	numWriteHEX(operation_header->opCode);
	HAL_UartPrint("\t ARGS:");
	
	uint8_t length = getCommandArgsLength(&operation_header->opCode);
	
	for (uint8_t i = 0; i < length; i++)
     db4:	ff 24       	eor	r15, r15
     db6:	09 c0       	rjmp	.+18     	; 0xdca <OM_ProccessOperation+0x5e>
	{
		numWriteHEX(*((uint8_t*)operation_header + sizeof(OPERATION_HEADER_t) + i));
     db8:	89 91       	ld	r24, Y+
     dba:	90 e0       	ldi	r25, 0x00	; 0
     dbc:	0e 94 97 0c 	call	0x192e	; 0x192e <numWriteHEX>
		HAL_UartWriteByte(' ');
     dc0:	80 e2       	ldi	r24, 0x20	; 32
     dc2:	90 e0       	ldi	r25, 0x00	; 0
     dc4:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <HAL_UartWriteByte>
	numWriteHEX(operation_header->opCode);
	HAL_UartPrint("\t ARGS:");
	
	uint8_t length = getCommandArgsLength(&operation_header->opCode);
	
	for (uint8_t i = 0; i < length; i++)
     dc8:	f3 94       	inc	r15
     dca:	fe 14       	cp	r15, r14
     dcc:	a9 f7       	brne	.-22     	; 0xdb8 <OM_ProccessOperation+0x4c>
	{
		numWriteHEX(*((uint8_t*)operation_header + sizeof(OPERATION_HEADER_t) + i));
		HAL_UartWriteByte(' ');
	}
	
	HAL_UartPrint("\r\n");
     dce:	8b e2       	ldi	r24, 0x2B	; 43
     dd0:	92 e0       	ldi	r25, 0x02	; 2
     dd2:	0e 94 8a 0f 	call	0x1f14	; 0x1f14 <HAL_UartPrint>
	if(operation_header->opCode == EXTENSION_OPCODE)
     dd6:	f8 01       	movw	r30, r16
     dd8:	82 81       	ldd	r24, Z+2	; 0x02
     dda:	8f 3f       	cpi	r24, 0xFF	; 255
     ddc:	69 f0       	breq	.+26     	; 0xdf8 <OM_ProccessOperation+0x8c>
	/* END OF TESTING REGION */
	
	
	
	
	if(operation_header->destinationAddress == 0) //MINE (INTERNAL)
     dde:	80 81       	ld	r24, Z
     de0:	91 81       	ldd	r25, Z+1	; 0x01
     de2:	00 97       	sbiw	r24, 0x00	; 0
     de4:	31 f4       	brne	.+12     	; 0xdf2 <OM_ProccessOperation+0x86>
	{
		handleCommand(operation_header, 0); //sourceAddress = 0x00
     de6:	c8 01       	movw	r24, r16
     de8:	60 e0       	ldi	r22, 0x00	; 0
     dea:	70 e0       	ldi	r23, 0x00	; 0
     dec:	0e 94 a9 06 	call	0xd52	; 0xd52 <handleCommand>
     df0:	03 c0       	rjmp	.+6      	; 0xdf8 <OM_ProccessOperation+0x8c>
	}else
	{
		Radio_AddMessageByReference(operation_header);
     df2:	c8 01       	movw	r24, r16
     df4:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <Radio_AddMessageByReference>
	}
     df8:	df 91       	pop	r29
     dfa:	cf 91       	pop	r28
     dfc:	1f 91       	pop	r17
     dfe:	0f 91       	pop	r16
     e00:	ff 90       	pop	r15
     e02:	ef 90       	pop	r14
     e04:	08 95       	ret

00000e06 <PortMonitor_TaskHandler>:
	
}

/* READ PORTS*/
void PortMonitor_TaskHandler()
{
     e06:	4f 92       	push	r4
     e08:	5f 92       	push	r5
     e0a:	6f 92       	push	r6
     e0c:	7f 92       	push	r7
     e0e:	8f 92       	push	r8
     e10:	9f 92       	push	r9
     e12:	af 92       	push	r10
     e14:	bf 92       	push	r11
     e16:	cf 92       	push	r12
     e18:	df 92       	push	r13
     e1a:	ef 92       	push	r14
     e1c:	ff 92       	push	r15
     e1e:	0f 93       	push	r16
     e20:	1f 93       	push	r17
     e22:	cf 93       	push	r28
     e24:	df 93       	push	r29
			case 1: val = HAL_GPIO_PORTB_read(); config = runningConfiguration.topConfiguration.portConfig_PB; break;
			case 2: val = HAL_GPIO_PORTC_read(); config = runningConfiguration.topConfiguration.portConfig_PC; break;
			case 3: val = HAL_GPIO_PORTD_read(); config = runningConfiguration.topConfiguration.portConfig_PD; break;
			case 4: val = HAL_GPIO_PORTE_read(); config = runningConfiguration.topConfiguration.portConfig_PE; break;
			//case 5: val = HAL_GPIO_PORTF_read(); config = runningConfiguration.topConfiguration.portConfig_PF; break;
			case 5: val = HAL_GPIO_PORTF_read(); config.maskAD = 0; break;
     e26:	26 e0       	ldi	r18, 0x06	; 6
     e28:	82 2e       	mov	r8, r18
     e2a:	2a e0       	ldi	r18, 0x0A	; 10
     e2c:	92 2e       	mov	r9, r18
}

/* READ PORTS*/
void PortMonitor_TaskHandler()
{
	for(uint8_t port=0; port<NUM_PORTS; port++)
     e2e:	10 e0       	ldi	r17, 0x00	; 0
					if(debounceBuffer[debounce_prt] == 0xFF)
					{
						val |=  (1 << pin);	//Set pin value
					}else
					{
						val &= ~(1 << pin);	//Clear pin value
     e30:	31 e0       	ldi	r19, 0x01	; 1
     e32:	63 2e       	mov	r6, r19
     e34:	71 2c       	mov	r7, r1
	{
		uint8_t val;
		PORT_CONFIG_t config;
		_Bool changeOcurred = 0;
		
		switch(port)
     e36:	13 30       	cpi	r17, 0x03	; 3
     e38:	f9 f0       	breq	.+62     	; 0xe78 <PortMonitor_TaskHandler+0x72>
     e3a:	14 30       	cpi	r17, 0x04	; 4
     e3c:	28 f4       	brcc	.+10     	; 0xe48 <PortMonitor_TaskHandler+0x42>
     e3e:	11 30       	cpi	r17, 0x01	; 1
     e40:	79 f0       	breq	.+30     	; 0xe60 <PortMonitor_TaskHandler+0x5a>
     e42:	12 30       	cpi	r17, 0x02	; 2
     e44:	39 f4       	brne	.+14     	; 0xe54 <PortMonitor_TaskHandler+0x4e>
     e46:	12 c0       	rjmp	.+36     	; 0xe6c <PortMonitor_TaskHandler+0x66>
     e48:	15 30       	cpi	r17, 0x05	; 5
     e4a:	11 f1       	breq	.+68     	; 0xe90 <PortMonitor_TaskHandler+0x8a>
     e4c:	15 30       	cpi	r17, 0x05	; 5
     e4e:	d0 f0       	brcs	.+52     	; 0xe84 <PortMonitor_TaskHandler+0x7e>
     e50:	16 30       	cpi	r17, 0x06	; 6
     e52:	09 f1       	breq	.+66     	; 0xe96 <PortMonitor_TaskHandler+0x90>
*  void    HAL_GPIO_##name##_pullup()
*  uint8_t HAL_GPIO_##name##_read()
*  uint8_t HAL_GPIO_##name##_state()
*/

HAL_GPIO_PORT(PORTA, A);
     e54:	d0 b1       	in	r29, 0x00	; 0
		{
			case 0: val = HAL_GPIO_PORTA_read(); config = runningConfiguration.topConfiguration.portConfig_PA; break;
     e56:	00 91 f4 0b 	lds	r16, 0x0BF4
     e5a:	80 91 f5 0b 	lds	r24, 0x0BF5
     e5e:	20 c0       	rjmp	.+64     	; 0xea0 <PortMonitor_TaskHandler+0x9a>
HAL_GPIO_PORT(PORTB, B);
     e60:	d3 b1       	in	r29, 0x03	; 3
			case 1: val = HAL_GPIO_PORTB_read(); config = runningConfiguration.topConfiguration.portConfig_PB; break;
     e62:	00 91 f9 0b 	lds	r16, 0x0BF9
     e66:	80 91 fa 0b 	lds	r24, 0x0BFA
     e6a:	1a c0       	rjmp	.+52     	; 0xea0 <PortMonitor_TaskHandler+0x9a>
HAL_GPIO_PORT(PORTC, C);
     e6c:	d6 b1       	in	r29, 0x06	; 6
			case 2: val = HAL_GPIO_PORTC_read(); config = runningConfiguration.topConfiguration.portConfig_PC; break;
     e6e:	00 91 fe 0b 	lds	r16, 0x0BFE
     e72:	80 91 ff 0b 	lds	r24, 0x0BFF
     e76:	14 c0       	rjmp	.+40     	; 0xea0 <PortMonitor_TaskHandler+0x9a>
HAL_GPIO_PORT(PORTD, D);
     e78:	d9 b1       	in	r29, 0x09	; 9
			case 3: val = HAL_GPIO_PORTD_read(); config = runningConfiguration.topConfiguration.portConfig_PD; break;
     e7a:	00 91 03 0c 	lds	r16, 0x0C03
     e7e:	80 91 04 0c 	lds	r24, 0x0C04
     e82:	0e c0       	rjmp	.+28     	; 0xea0 <PortMonitor_TaskHandler+0x9a>
HAL_GPIO_PORT(PORTE, E);
     e84:	dc b1       	in	r29, 0x0c	; 12
			case 4: val = HAL_GPIO_PORTE_read(); config = runningConfiguration.topConfiguration.portConfig_PE; break;
     e86:	00 91 08 0c 	lds	r16, 0x0C08
     e8a:	80 91 09 0c 	lds	r24, 0x0C09
     e8e:	08 c0       	rjmp	.+16     	; 0xea0 <PortMonitor_TaskHandler+0x9a>
HAL_GPIO_PORT(PORTF, F);
     e90:	df b1       	in	r29, 0x0f	; 15
			//case 5: val = HAL_GPIO_PORTF_read(); config = runningConfiguration.topConfiguration.portConfig_PF; break;
			case 5: val = HAL_GPIO_PORTF_read(); config.maskAD = 0; break;
     e92:	80 e0       	ldi	r24, 0x00	; 0
     e94:	05 c0       	rjmp	.+10     	; 0xea0 <PortMonitor_TaskHandler+0x9a>
HAL_GPIO_PORT(PORTG, G);
     e96:	d2 b3       	in	r29, 0x12	; 18
			case 6: val = HAL_GPIO_PORTG_read(); config = runningConfiguration.topConfiguration.portConfig_PG; break;
     e98:	00 91 12 0c 	lds	r16, 0x0C12
     e9c:	80 91 13 0c 	lds	r24, 0x0C13
     ea0:	9e ef       	ldi	r25, 0xFE	; 254
     ea2:	c9 2e       	mov	r12, r25
     ea4:	99 e0       	ldi	r25, 0x09	; 9
     ea6:	d9 2e       	mov	r13, r25
			case 1: val = HAL_GPIO_PORTB_read(); config = runningConfiguration.topConfiguration.portConfig_PB; break;
			case 2: val = HAL_GPIO_PORTC_read(); config = runningConfiguration.topConfiguration.portConfig_PC; break;
			case 3: val = HAL_GPIO_PORTD_read(); config = runningConfiguration.topConfiguration.portConfig_PD; break;
			case 4: val = HAL_GPIO_PORTE_read(); config = runningConfiguration.topConfiguration.portConfig_PE; break;
			//case 5: val = HAL_GPIO_PORTF_read(); config = runningConfiguration.topConfiguration.portConfig_PF; break;
			case 5: val = HAL_GPIO_PORTF_read(); config.maskAD = 0; break;
     ea8:	ee 24       	eor	r14, r14
     eaa:	ff 24       	eor	r15, r15
		{
			port_tst = port;
			pin_tst = pin;
			val_tst = val;
			
			if(((~config.maskIO)>>pin) & 0x01) //Input
     eac:	a0 2e       	mov	r10, r16
     eae:	bb 24       	eor	r11, r11
     eb0:	a0 94       	com	r10
     eb2:	b0 94       	com	r11
			{
				if((config.maskAD>>pin) & 0x01) //Digital
     eb4:	48 2e       	mov	r4, r24
     eb6:	55 24       	eor	r5, r5
			case 2: val = HAL_GPIO_PORTC_read(); config = runningConfiguration.topConfiguration.portConfig_PC; break;
			case 3: val = HAL_GPIO_PORTD_read(); config = runningConfiguration.topConfiguration.portConfig_PD; break;
			case 4: val = HAL_GPIO_PORTE_read(); config = runningConfiguration.topConfiguration.portConfig_PE; break;
			//case 5: val = HAL_GPIO_PORTF_read(); config = runningConfiguration.topConfiguration.portConfig_PF; break;
			case 5: val = HAL_GPIO_PORTF_read(); config.maskAD = 0; break;
			case 6: val = HAL_GPIO_PORTG_read(); config = runningConfiguration.topConfiguration.portConfig_PG; break;
     eb8:	ce 2d       	mov	r28, r14
		}

		for(uint8_t pin=0; pin<8; pin++)
		{
			port_tst = port;
     eba:	10 93 e2 03 	sts	0x03E2, r17
			pin_tst = pin;
     ebe:	e0 92 e1 03 	sts	0x03E1, r14
			val_tst = val;
     ec2:	d0 93 e0 03 	sts	0x03E0, r29
			
			if(((~config.maskIO)>>pin) & 0x01) //Input
     ec6:	4e 2d       	mov	r20, r14
     ec8:	c5 01       	movw	r24, r10
     eca:	0e 2c       	mov	r0, r14
     ecc:	02 c0       	rjmp	.+4      	; 0xed2 <PortMonitor_TaskHandler+0xcc>
     ece:	95 95       	asr	r25
     ed0:	87 95       	ror	r24
     ed2:	0a 94       	dec	r0
     ed4:	e2 f7       	brpl	.-8      	; 0xece <PortMonitor_TaskHandler+0xc8>
     ed6:	80 ff       	sbrs	r24, 0
     ed8:	9f c0       	rjmp	.+318    	; 0x1018 <PortMonitor_TaskHandler+0x212>
			{
				if((config.maskAD>>pin) & 0x01) //Digital
     eda:	c2 01       	movw	r24, r4
     edc:	0e 2c       	mov	r0, r14
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <PortMonitor_TaskHandler+0xde>
     ee0:	95 95       	asr	r25
     ee2:	87 95       	ror	r24
     ee4:	0a 94       	dec	r0
     ee6:	e2 f7       	brpl	.-8      	; 0xee0 <PortMonitor_TaskHandler+0xda>
     ee8:	80 ff       	sbrs	r24, 0
     eea:	57 c0       	rjmp	.+174    	; 0xf9a <PortMonitor_TaskHandler+0x194>
				{
					//Debouncer
					debounceBuffer[debounce_prt] = debounceBuffer[debounce_prt]<<1 | ((val>>pin) & 0x01);
     eec:	20 91 e3 03 	lds	r18, 0x03E3
     ef0:	e2 2f       	mov	r30, r18
     ef2:	f0 e0       	ldi	r31, 0x00	; 0
     ef4:	8d 2f       	mov	r24, r29
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	0e 2c       	mov	r0, r14
     efa:	02 c0       	rjmp	.+4      	; 0xf00 <PortMonitor_TaskHandler+0xfa>
     efc:	95 95       	asr	r25
     efe:	87 95       	ror	r24
     f00:	0a 94       	dec	r0
     f02:	e2 f7       	brpl	.-8      	; 0xefc <PortMonitor_TaskHandler+0xf6>
     f04:	81 70       	andi	r24, 0x01	; 1
     f06:	ea 53       	subi	r30, 0x3A	; 58
     f08:	f6 4f       	sbci	r31, 0xF6	; 246
     f0a:	90 81       	ld	r25, Z
     f0c:	99 0f       	add	r25, r25
     f0e:	98 2b       	or	r25, r24
     f10:	90 83       	st	Z, r25
					if(debounceBuffer[debounce_prt] == 0xFF)
     f12:	9f 3f       	cpi	r25, 0xFF	; 255
     f14:	49 f4       	brne	.+18     	; 0xf28 <PortMonitor_TaskHandler+0x122>
					{
						val |=  (1 << pin);	//Set pin value
     f16:	c3 01       	movw	r24, r6
     f18:	0e 2c       	mov	r0, r14
     f1a:	02 c0       	rjmp	.+4      	; 0xf20 <PortMonitor_TaskHandler+0x11a>
     f1c:	88 0f       	add	r24, r24
     f1e:	99 1f       	adc	r25, r25
     f20:	0a 94       	dec	r0
     f22:	e2 f7       	brpl	.-8      	; 0xf1c <PortMonitor_TaskHandler+0x116>
     f24:	d8 2b       	or	r29, r24
     f26:	09 c0       	rjmp	.+18     	; 0xf3a <PortMonitor_TaskHandler+0x134>
					}else
					{
						val &= ~(1 << pin);	//Clear pin value
     f28:	c3 01       	movw	r24, r6
     f2a:	0e 2c       	mov	r0, r14
     f2c:	02 c0       	rjmp	.+4      	; 0xf32 <PortMonitor_TaskHandler+0x12c>
     f2e:	88 0f       	add	r24, r24
     f30:	99 1f       	adc	r25, r25
     f32:	0a 94       	dec	r0
     f34:	e2 f7       	brpl	.-8      	; 0xf2e <PortMonitor_TaskHandler+0x128>
     f36:	80 95       	com	r24
     f38:	d8 23       	and	r29, r24
					}
					debounce_prt++;
     f3a:	2f 5f       	subi	r18, 0xFF	; 255
     f3c:	20 93 e3 03 	sts	0x03E3, r18
					
					if( ((lastValuesD[port]>>pin) & 0x01) & ~((val>>pin) & 0x01) & (port == 3 & pin == 7))
     f40:	f4 01       	movw	r30, r8
     f42:	80 81       	ld	r24, Z
     f44:	90 e0       	ldi	r25, 0x00	; 0
     f46:	04 2e       	mov	r0, r20
     f48:	02 c0       	rjmp	.+4      	; 0xf4e <PortMonitor_TaskHandler+0x148>
     f4a:	95 95       	asr	r25
     f4c:	87 95       	ror	r24
     f4e:	0a 94       	dec	r0
     f50:	e2 f7       	brpl	.-8      	; 0xf4a <PortMonitor_TaskHandler+0x144>
     f52:	81 70       	andi	r24, 0x01	; 1
     f54:	90 70       	andi	r25, 0x00	; 0
     f56:	21 e0       	ldi	r18, 0x01	; 1
     f58:	c7 30       	cpi	r28, 0x07	; 7
     f5a:	09 f0       	breq	.+2      	; 0xf5e <PortMonitor_TaskHandler+0x158>
     f5c:	20 e0       	ldi	r18, 0x00	; 0
     f5e:	31 e0       	ldi	r19, 0x01	; 1
     f60:	13 30       	cpi	r17, 0x03	; 3
     f62:	09 f0       	breq	.+2      	; 0xf66 <PortMonitor_TaskHandler+0x160>
     f64:	30 e0       	ldi	r19, 0x00	; 0
     f66:	23 23       	and	r18, r19
     f68:	30 e0       	ldi	r19, 0x00	; 0
     f6a:	28 23       	and	r18, r24
     f6c:	39 23       	and	r19, r25
     f6e:	8d 2f       	mov	r24, r29
     f70:	90 e0       	ldi	r25, 0x00	; 0
     f72:	02 c0       	rjmp	.+4      	; 0xf78 <PortMonitor_TaskHandler+0x172>
     f74:	95 95       	asr	r25
     f76:	87 95       	ror	r24
     f78:	4a 95       	dec	r20
     f7a:	e2 f7       	brpl	.-8      	; 0xf74 <PortMonitor_TaskHandler+0x16e>
     f7c:	81 70       	andi	r24, 0x01	; 1
     f7e:	90 70       	andi	r25, 0x00	; 0
     f80:	80 95       	com	r24
     f82:	90 95       	com	r25
     f84:	28 23       	and	r18, r24
     f86:	39 23       	and	r19, r25
     f88:	21 15       	cp	r18, r1
     f8a:	31 05       	cpc	r19, r1
     f8c:	09 f4       	brne	.+2      	; 0xf90 <PortMonitor_TaskHandler+0x18a>
     f8e:	44 c0       	rjmp	.+136    	; 0x1018 <PortMonitor_TaskHandler+0x212>
						HAL_UartPrint("BUTTON PRESSED\r\n");
     f90:	8e e2       	ldi	r24, 0x2E	; 46
     f92:	92 e0       	ldi	r25, 0x02	; 2
     f94:	0e 94 8a 0f 	call	0x1f14	; 0x1f14 <HAL_UartPrint>
     f98:	3f c0       	rjmp	.+126    	; 0x1018 <PortMonitor_TaskHandler+0x212>
						case BOTH_EDGE:		changeOcurred = (  ((lastValuesD[port]>>pin) & 0x01) !=  ((val>>pin) & 0x01) ); break;
						case NO_EDGE :		changeOcurred = 0; break;
					}
				}else //Analog
				{
					uint8_t analog_val = ADC_Read(pin);
     f9a:	8e 2d       	mov	r24, r14
     f9c:	0e 94 f9 09 	call	0x13f2	; 0x13f2 <ADC_Read>
					ANALOG_EVENT_CONFIG_t analog_config;
					
					switch(pin)
     fa0:	c4 30       	cpi	r28, 0x04	; 4
     fa2:	d9 f0       	breq	.+54     	; 0xfda <PortMonitor_TaskHandler+0x1d4>
     fa4:	c5 30       	cpi	r28, 0x05	; 5
     fa6:	38 f4       	brcc	.+14     	; 0xfb6 <PortMonitor_TaskHandler+0x1b0>
     fa8:	c2 30       	cpi	r28, 0x02	; 2
     faa:	89 f0       	breq	.+34     	; 0xfce <PortMonitor_TaskHandler+0x1c8>
     fac:	c3 30       	cpi	r28, 0x03	; 3
     fae:	90 f4       	brcc	.+36     	; 0xfd4 <PortMonitor_TaskHandler+0x1ce>
     fb0:	c1 30       	cpi	r28, 0x01	; 1
     fb2:	39 f4       	brne	.+14     	; 0xfc2 <PortMonitor_TaskHandler+0x1bc>
     fb4:	09 c0       	rjmp	.+18     	; 0xfc8 <PortMonitor_TaskHandler+0x1c2>
     fb6:	c6 30       	cpi	r28, 0x06	; 6
     fb8:	b1 f0       	breq	.+44     	; 0xfe6 <PortMonitor_TaskHandler+0x1e0>
     fba:	c6 30       	cpi	r28, 0x06	; 6
     fbc:	88 f0       	brcs	.+34     	; 0xfe0 <PortMonitor_TaskHandler+0x1da>
     fbe:	c7 30       	cpi	r28, 0x07	; 7
     fc0:	a9 f0       	breq	.+42     	; 0xfec <PortMonitor_TaskHandler+0x1e6>
					{
						case ADC0: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC0; break;
     fc2:	20 91 1f 0c 	lds	r18, 0x0C1F
     fc6:	14 c0       	rjmp	.+40     	; 0xff0 <PortMonitor_TaskHandler+0x1ea>
						case ADC1: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC1; break;
     fc8:	20 91 21 0c 	lds	r18, 0x0C21
     fcc:	11 c0       	rjmp	.+34     	; 0xff0 <PortMonitor_TaskHandler+0x1ea>
						case ADC2: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC2; break;
     fce:	20 91 23 0c 	lds	r18, 0x0C23
     fd2:	0e c0       	rjmp	.+28     	; 0xff0 <PortMonitor_TaskHandler+0x1ea>
						case ADC3: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC3; break;
     fd4:	20 91 25 0c 	lds	r18, 0x0C25
     fd8:	0b c0       	rjmp	.+22     	; 0xff0 <PortMonitor_TaskHandler+0x1ea>
						case ADC4: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC4; break;
     fda:	20 91 27 0c 	lds	r18, 0x0C27
     fde:	08 c0       	rjmp	.+16     	; 0xff0 <PortMonitor_TaskHandler+0x1ea>
						case ADC5: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC5; break;
     fe0:	20 91 29 0c 	lds	r18, 0x0C29
     fe4:	05 c0       	rjmp	.+10     	; 0xff0 <PortMonitor_TaskHandler+0x1ea>
						case ADC6: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC6; break;
     fe6:	20 91 2b 0c 	lds	r18, 0x0C2B
     fea:	02 c0       	rjmp	.+4      	; 0xff0 <PortMonitor_TaskHandler+0x1ea>
						case ADC7: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC7; break;
     fec:	20 91 2d 0c 	lds	r18, 0x0C2D
					}else
					{
						lastChangeSign |= (1<<pin);
					}*/
					
					if(firstTime || (changeOcurred = (abs(lastValuesA[pin] - analog_val) >= analog_config.increment)))
     ff0:	90 91 dd 03 	lds	r25, 0x03DD
     ff4:	99 23       	and	r25, r25
     ff6:	71 f4       	brne	.+28     	; 0x1014 <PortMonitor_TaskHandler+0x20e>
     ff8:	f6 01       	movw	r30, r12
     ffa:	40 81       	ld	r20, Z
     ffc:	50 e0       	ldi	r21, 0x00	; 0
     ffe:	48 1b       	sub	r20, r24
    1000:	51 09       	sbc	r21, r1
    1002:	57 ff       	sbrs	r21, 7
    1004:	03 c0       	rjmp	.+6      	; 0x100c <PortMonitor_TaskHandler+0x206>
    1006:	50 95       	com	r21
    1008:	41 95       	neg	r20
    100a:	5f 4f       	sbci	r21, 0xFF	; 255
    100c:	30 e0       	ldi	r19, 0x00	; 0
    100e:	42 17       	cp	r20, r18
    1010:	53 07       	cpc	r21, r19
    1012:	14 f0       	brlt	.+4      	; 0x1018 <PortMonitor_TaskHandler+0x212>
					{
						lastValuesA[pin] = analog_val;
    1014:	f6 01       	movw	r30, r12
    1016:	80 83       	st	Z, r24
    1018:	08 94       	sec
    101a:	e1 1c       	adc	r14, r1
    101c:	f1 1c       	adc	r15, r1
    101e:	08 94       	sec
    1020:	c1 1c       	adc	r12, r1
    1022:	d1 1c       	adc	r13, r1
			//case 5: val = HAL_GPIO_PORTF_read(); config = runningConfiguration.topConfiguration.portConfig_PF; break;
			case 5: val = HAL_GPIO_PORTF_read(); config.maskAD = 0; break;
			case 6: val = HAL_GPIO_PORTG_read(); config = runningConfiguration.topConfiguration.portConfig_PG; break;
		}

		for(uint8_t pin=0; pin<8; pin++)
    1024:	f8 e0       	ldi	r31, 0x08	; 8
    1026:	ef 16       	cp	r14, r31
    1028:	f1 04       	cpc	r15, r1
    102a:	09 f0       	breq	.+2      	; 0x102e <PortMonitor_TaskHandler+0x228>
    102c:	45 cf       	rjmp	.-374    	; 0xeb8 <PortMonitor_TaskHandler+0xb2>
			{
				//launchOperations((port*8) + pin);
			}
		}
		
		lastValuesD[port] = val;
    102e:	f4 01       	movw	r30, r8
    1030:	d1 93       	st	Z+, r29
    1032:	4f 01       	movw	r8, r30
}

/* READ PORTS*/
void PortMonitor_TaskHandler()
{
	for(uint8_t port=0; port<NUM_PORTS; port++)
    1034:	1f 5f       	subi	r17, 0xFF	; 255
    1036:	17 30       	cpi	r17, 0x07	; 7
    1038:	09 f0       	breq	.+2      	; 0x103c <PortMonitor_TaskHandler+0x236>
    103a:	fd ce       	rjmp	.-518    	; 0xe36 <PortMonitor_TaskHandler+0x30>
			}
		}
		
		lastValuesD[port] = val;
	}
	firstTime = 0;
    103c:	10 92 dd 03 	sts	0x03DD, r1
	debounce_prt = 0;
    1040:	10 92 e3 03 	sts	0x03E3, r1
}
    1044:	df 91       	pop	r29
    1046:	cf 91       	pop	r28
    1048:	1f 91       	pop	r17
    104a:	0f 91       	pop	r16
    104c:	ff 90       	pop	r15
    104e:	ef 90       	pop	r14
    1050:	df 90       	pop	r13
    1052:	cf 90       	pop	r12
    1054:	bf 90       	pop	r11
    1056:	af 90       	pop	r10
    1058:	9f 90       	pop	r9
    105a:	8f 90       	pop	r8
    105c:	7f 90       	pop	r7
    105e:	6f 90       	pop	r6
    1060:	5f 90       	pop	r5
    1062:	4f 90       	pop	r4
    1064:	08 95       	ret

00001066 <rfDataInd>:
/*****************************************************************************
*****************************************************************************/
static void rfDataInd(NWK_DataInd_t *ind)
{
	//TODO: PROCCESS DATA ARRIVED
    1066:	08 95       	ret

00001068 <retriesTimerHandler>:

/*****************************************************************************
*****************************************************************************/
static void retriesTimerHandler(SYS_Timer_t *timer)
{
	NWK_DataReq(&nwkDataReq);
    1068:	82 e9       	ldi	r24, 0x92	; 146
    106a:	9a e0       	ldi	r25, 0x0A	; 10
    106c:	0e 94 fd 10 	call	0x21fa	; 0x21fa <NWK_DataReq>

	(void)timer;
}
    1070:	08 95       	ret

00001072 <Radio_Init>:
static void rfDataInd(NWK_DataInd_t *ind);
static void retriesTimerHandler(SYS_Timer_t *timer);

void Radio_Init()
{
	failRetries = 0;
    1072:	10 92 0d 0a 	sts	0x0A0D, r1
	
	retriesTimer.interval = TIME_BW_RETRIES; 
    1076:	84 ef       	ldi	r24, 0xF4	; 244
    1078:	91 e0       	ldi	r25, 0x01	; 1
    107a:	a0 e0       	ldi	r26, 0x00	; 0
    107c:	b0 e0       	ldi	r27, 0x00	; 0
    107e:	80 93 ad 0b 	sts	0x0BAD, r24
    1082:	90 93 ae 0b 	sts	0x0BAE, r25
    1086:	a0 93 af 0b 	sts	0x0BAF, r26
    108a:	b0 93 b0 0b 	sts	0x0BB0, r27
	retriesTimer.mode = SYS_TIMER_INTERVAL_MODE;
    108e:	10 92 b1 0b 	sts	0x0BB1, r1
	retriesTimer.handler = retriesTimerHandler;
    1092:	84 e3       	ldi	r24, 0x34	; 52
    1094:	98 e0       	ldi	r25, 0x08	; 8
    1096:	90 93 b3 0b 	sts	0x0BB3, r25
    109a:	80 93 b2 0b 	sts	0x0BB2, r24
	
	//TODO: Initialize network
	NWK_SetAddr(APP_ADDR);
    109e:	83 e0       	ldi	r24, 0x03	; 3
    10a0:	90 e4       	ldi	r25, 0x40	; 64
    10a2:	0e 94 bb 10 	call	0x2176	; 0x2176 <NWK_SetAddr>
	NWK_SetPanId(APP_PANID);
    10a6:	84 e3       	ldi	r24, 0x34	; 52
    10a8:	92 e1       	ldi	r25, 0x12	; 18
    10aa:	0e 94 c2 10 	call	0x2184	; 0x2184 <NWK_SetPanId>
	PHY_SetChannel(APP_CHANNEL);
    10ae:	8f e0       	ldi	r24, 0x0F	; 15
    10b0:	90 e0       	ldi	r25, 0x00	; 0
    10b2:	0e 94 b1 17 	call	0x2f62	; 0x2f62 <PHY_SetChannel>
	PHY_SetRxState(true);
    10b6:	81 e0       	ldi	r24, 0x01	; 1
    10b8:	90 e0       	ldi	r25, 0x00	; 0
    10ba:	0e 94 a9 17 	call	0x2f52	; 0x2f52 <PHY_SetRxState>

	#ifdef NWK_ENABLE_SECURITY
	NWK_SetSecurityKey((uint8_t *)APP_SECURITY_KEY);
	#endif

	NWK_OpenEndpoint(APP_ENDPOINT, rfDataInd);
    10be:	81 e0       	ldi	r24, 0x01	; 1
    10c0:	63 e3       	ldi	r22, 0x33	; 51
    10c2:	78 e0       	ldi	r23, 0x08	; 8
    10c4:	0e 94 c9 10 	call	0x2192	; 0x2192 <NWK_OpenEndpoint>
	
	currentState = RF_STATE_READY_TO_SEND;
    10c8:	81 e0       	ldi	r24, 0x01	; 1
    10ca:	80 93 e4 03 	sts	0x03E4, r24
}
    10ce:	08 95       	ret

000010d0 <sendNextMessage>:
}	

/*****************************************************************************
*****************************************************************************/
void sendNextMessage()
{
    10d0:	cf 93       	push	r28
    10d2:	df 93       	push	r29
	while(currentState != RF_STATE_READY_TO_SEND)
    10d4:	80 91 e4 03 	lds	r24, 0x03E4
    10d8:	81 30       	cpi	r24, 0x01	; 1
    10da:	09 f0       	breq	.+2      	; 0x10de <sendNextMessage+0xe>
    10dc:	65 c0       	rjmp	.+202    	; 0x11a8 <sendNextMessage+0xd8>
	;
	
	OPERATION_HEADER_t* currentOP;
	uint8_t length;
	if(referencesMessages_Buffer.start != referencesMessages_Buffer.end)
    10de:	e0 91 0e 0a 	lds	r30, 0x0A0E
    10e2:	f0 91 0f 0a 	lds	r31, 0x0A0F
    10e6:	80 91 10 0a 	lds	r24, 0x0A10
    10ea:	90 91 11 0a 	lds	r25, 0x0A11
    10ee:	e8 17       	cp	r30, r24
    10f0:	f9 07       	cpc	r31, r25
    10f2:	c1 f0       	breq	.+48     	; 0x1124 <sendNextMessage+0x54>
	{
		currentOP = referencesMessages_Buffer.buffer[referencesMessages_Buffer.start];
    10f4:	ee 0f       	add	r30, r30
    10f6:	ff 1f       	adc	r31, r31
    10f8:	ee 5e       	subi	r30, 0xEE	; 238
    10fa:	f5 4f       	sbci	r31, 0xF5	; 245
    10fc:	c0 81       	ld	r28, Z
    10fe:	d1 81       	ldd	r29, Z+1	; 0x01
		length = sizeof(OPERATION_HEADER_t) + getCommandArgsLength(&currentOP->opCode);
    1100:	ce 01       	movw	r24, r28
    1102:	02 96       	adiw	r24, 0x02	; 2
    1104:	0e 94 8e 06 	call	0xd1c	; 0xd1c <getCommandArgsLength>
    1108:	8d 5f       	subi	r24, 0xFD	; 253
		
		referencesMessages_Buffer.start++;
    110a:	20 91 0e 0a 	lds	r18, 0x0A0E
    110e:	30 91 0f 0a 	lds	r19, 0x0A0F
    1112:	2f 5f       	subi	r18, 0xFF	; 255
    1114:	3f 4f       	sbci	r19, 0xFF	; 255
		referencesMessages_Buffer.start &= REFERENCES_BUFFER_SIZE_MASK;
    1116:	2f 73       	andi	r18, 0x3F	; 63
    1118:	30 70       	andi	r19, 0x00	; 0
    111a:	30 93 0f 0a 	sts	0x0A0F, r19
    111e:	20 93 0e 0a 	sts	0x0A0E, r18
    1122:	20 c0       	rjmp	.+64     	; 0x1164 <sendNextMessage+0x94>
	}else if(copiesMessages_Buffer.start != copiesMessages_Buffer.end)
    1124:	80 91 a3 0a 	lds	r24, 0x0AA3
    1128:	90 91 a4 0a 	lds	r25, 0x0AA4
    112c:	20 91 a5 0a 	lds	r18, 0x0AA5
    1130:	30 91 a6 0a 	lds	r19, 0x0AA6
    1134:	82 17       	cp	r24, r18
    1136:	93 07       	cpc	r25, r19
    1138:	c1 f1       	breq	.+112    	; 0x11aa <sendNextMessage+0xda>
	{
		currentOP = (OPERATION_HEADER_t*)copiesMessages_Buffer.buffer[copiesMessages_Buffer.start];
    113a:	8d 55       	subi	r24, 0x5D	; 93
    113c:	95 4f       	sbci	r25, 0xF5	; 245
    113e:	fc 01       	movw	r30, r24
    1140:	c4 81       	ldd	r28, Z+4	; 0x04
    1142:	d0 e0       	ldi	r29, 0x00	; 0
		length = sizeof(OPERATION_HEADER_t) + getCommandArgsLength(&currentOP->opCode);
    1144:	ce 01       	movw	r24, r28
    1146:	02 96       	adiw	r24, 0x02	; 2
    1148:	0e 94 8e 06 	call	0xd1c	; 0xd1c <getCommandArgsLength>
    114c:	8d 5f       	subi	r24, 0xFD	; 253
		
		copiesMessages_Buffer.start += length;
    114e:	20 91 a3 0a 	lds	r18, 0x0AA3
    1152:	30 91 a4 0a 	lds	r19, 0x0AA4
    1156:	28 0f       	add	r18, r24
    1158:	31 1d       	adc	r19, r1
		copiesMessages_Buffer.start &= COPIES_BUFFER_SIZE_MASK;
    115a:	30 70       	andi	r19, 0x00	; 0
    115c:	30 93 a4 0a 	sts	0x0AA4, r19
    1160:	20 93 a3 0a 	sts	0x0AA3, r18
	}else
	{
		return; //Nothing to send
	}		
			
	nwkDataReq.dstAddr = currentOP->destinationAddress;
    1164:	28 81       	ld	r18, Y
    1166:	39 81       	ldd	r19, Y+1	; 0x01
    1168:	30 93 98 0a 	sts	0x0A98, r19
    116c:	20 93 97 0a 	sts	0x0A97, r18
	nwkDataReq.dstEndpoint = APP_ENDPOINT;
    1170:	91 e0       	ldi	r25, 0x01	; 1
    1172:	90 93 99 0a 	sts	0x0A99, r25
	nwkDataReq.srcEndpoint = APP_ENDPOINT;
    1176:	90 93 9a 0a 	sts	0x0A9A, r25
	nwkDataReq.options = NWK_OPT_ACK_REQUEST | NWK_OPT_ENABLE_SECURITY;
    117a:	93 e0       	ldi	r25, 0x03	; 3
    117c:	90 93 9b 0a 	sts	0x0A9B, r25
	nwkDataReq.data = (uint8_t *)currentOP;
    1180:	d0 93 9d 0a 	sts	0x0A9D, r29
    1184:	c0 93 9c 0a 	sts	0x0A9C, r28
	nwkDataReq.size = length;
    1188:	80 93 9e 0a 	sts	0x0A9E, r24
	nwkDataReq.confirm = rfDataConf;
    118c:	88 ed       	ldi	r24, 0xD8	; 216
    118e:	98 e0       	ldi	r25, 0x08	; 8
    1190:	90 93 a0 0a 	sts	0x0AA0, r25
    1194:	80 93 9f 0a 	sts	0x0A9F, r24

	currentState = RF_STATE_WAIT_CONF;
    1198:	82 e0       	ldi	r24, 0x02	; 2
    119a:	80 93 e4 03 	sts	0x03E4, r24
		
	NWK_DataReq(&nwkDataReq);
    119e:	82 e9       	ldi	r24, 0x92	; 146
    11a0:	9a e0       	ldi	r25, 0x0A	; 10
    11a2:	0e 94 fd 10 	call	0x21fa	; 0x21fa <NWK_DataReq>
    11a6:	01 c0       	rjmp	.+2      	; 0x11aa <sendNextMessage+0xda>
    11a8:	ff cf       	rjmp	.-2      	; 0x11a8 <sendNextMessage+0xd8>
}
    11aa:	df 91       	pop	r29
    11ac:	cf 91       	pop	r28
    11ae:	08 95       	ret

000011b0 <rfDataConf>:
*****************************************************************************/
static void rfDataConf(NWK_DataReq_t *req)
{
//	ledOff(LED_DATA);

	if (NWK_SUCCESS_STATUS == req->status)
    11b0:	fc 01       	movw	r30, r24
    11b2:	87 85       	ldd	r24, Z+15	; 0x0f
    11b4:	88 23       	and	r24, r24
    11b6:	41 f4       	brne	.+16     	; 0x11c8 <rfDataConf+0x18>
	{
		failRetries = 0;
    11b8:	10 92 0d 0a 	sts	0x0A0D, r1
		currentState = RF_STATE_READY_TO_SEND;
    11bc:	81 e0       	ldi	r24, 0x01	; 1
    11be:	80 93 e4 03 	sts	0x03E4, r24
		
		sendNextMessage();
    11c2:	0e 94 68 08 	call	0x10d0	; 0x10d0 <sendNextMessage>
    11c6:	08 95       	ret
	}
	else //NETWORK_PROBLEM
	{
		failRetries++;
    11c8:	80 91 0d 0a 	lds	r24, 0x0A0D
    11cc:	8f 5f       	subi	r24, 0xFF	; 255
    11ce:	80 93 0d 0a 	sts	0x0A0D, r24
		
		//Retry
		SYS_TimerStart(&retriesTimer);
    11d2:	87 ea       	ldi	r24, 0xA7	; 167
    11d4:	9b e0       	ldi	r25, 0x0B	; 11
    11d6:	0e 94 66 19 	call	0x32cc	; 0x32cc <SYS_TimerStart>
		
		if(failRetries == RETRIES_LIMIT)
    11da:	80 91 0d 0a 	lds	r24, 0x0A0D
    11de:	85 30       	cpi	r24, 0x05	; 5
    11e0:	39 f4       	brne	.+14     	; 0x11f0 <rfDataConf+0x40>
		{
			failRetries = 0;
    11e2:	10 92 0d 0a 	sts	0x0A0D, r1
			
			//Discard message
			currentState = RF_STATE_READY_TO_SEND;
    11e6:	81 e0       	ldi	r24, 0x01	; 1
    11e8:	80 93 e4 03 	sts	0x03E4, r24
			sendNextMessage();
    11ec:	0e 94 68 08 	call	0x10d0	; 0x10d0 <sendNextMessage>
    11f0:	08 95       	ret

000011f2 <Radio_AddMessageByReference>:
	}
	return true;
}

_Bool Radio_AddMessageByReference(OPERATION_HEADER_t* message)
{
    11f2:	9c 01       	movw	r18, r24
	if(freeSpace(referencesMessages_Buffer.start, referencesMessages_Buffer.end, REFERENCES_BUFFER_SIZE) >= 1)
    11f4:	40 91 0e 0a 	lds	r20, 0x0A0E
    11f8:	50 91 0f 0a 	lds	r21, 0x0A0F
    11fc:	80 91 10 0a 	lds	r24, 0x0A10
    1200:	90 91 11 0a 	lds	r25, 0x0A11

/*****************************************************************************
*****************************************************************************/
inline unsigned int freeSpace(unsigned int start, unsigned int end, unsigned int size)
{
	if(start <= end)
    1204:	84 17       	cp	r24, r20
    1206:	95 07       	cpc	r25, r21
    1208:	10 f0       	brcs	.+4      	; 0x120e <Radio_AddMessageByReference+0x1c>
		return size - (end - start);
    120a:	40 5c       	subi	r20, 0xC0	; 192
    120c:	5f 4f       	sbci	r21, 0xFF	; 255
	else
		return start - end;
    120e:	48 1b       	sub	r20, r24
    1210:	59 0b       	sbc	r21, r25
	return true;
}

_Bool Radio_AddMessageByReference(OPERATION_HEADER_t* message)
{
	if(freeSpace(referencesMessages_Buffer.start, referencesMessages_Buffer.end, REFERENCES_BUFFER_SIZE) >= 1)
    1212:	91 f0       	breq	.+36     	; 0x1238 <Radio_AddMessageByReference+0x46>
	{
		referencesMessages_Buffer.buffer[referencesMessages_Buffer.end++] = message;
    1214:	fc 01       	movw	r30, r24
    1216:	ee 0f       	add	r30, r30
    1218:	ff 1f       	adc	r31, r31
    121a:	ee 5e       	subi	r30, 0xEE	; 238
    121c:	f5 4f       	sbci	r31, 0xF5	; 245
    121e:	31 83       	std	Z+1, r19	; 0x01
    1220:	20 83       	st	Z, r18
    1222:	01 96       	adiw	r24, 0x01	; 1
		referencesMessages_Buffer.end &= REFERENCES_BUFFER_SIZE_MASK;
    1224:	8f 73       	andi	r24, 0x3F	; 63
    1226:	90 70       	andi	r25, 0x00	; 0
    1228:	90 93 11 0a 	sts	0x0A11, r25
    122c:	80 93 10 0a 	sts	0x0A10, r24
		
		sendNextMessage();
    1230:	0e 94 68 08 	call	0x10d0	; 0x10d0 <sendNextMessage>
		
		return true;
    1234:	81 e0       	ldi	r24, 0x01	; 1
    1236:	08 95       	ret
	}else
	{
		//TODO: Send or Log ERROR (REFERENCES_BUFFER_FULL)
		return false;
    1238:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    123a:	08 95       	ret

0000123c <owreset>:
HAL_GPIO_PIN(PD0, D, 0); //INT0 SCL
HAL_GPIO_PIN(PD1, D, 1); //INT1 SDA
HAL_GPIO_PIN(PD2, D, 2); //INT2 RX1
HAL_GPIO_PIN(PD3, D, 3); //INT3 TX1
HAL_GPIO_PIN(PD4, D, 4); //CHG_SEN
HAL_GPIO_PIN(PD5, D, 5); //SILICON_NUMBER
    123c:	55 9a       	sbi	0x0a, 5	; 10
    123e:	5d 98       	cbi	0x0b, 5	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1240:	87 eb       	ldi	r24, 0xB7	; 183
    1242:	9b e0       	ldi	r25, 0x0B	; 11
    1244:	01 97       	sbiw	r24, 0x01	; 1
    1246:	f1 f7       	brne	.-4      	; 0x1244 <owreset+0x8>
    1248:	00 c0       	rjmp	.+0      	; 0x124a <owreset+0xe>
    124a:	00 00       	nop
    124c:	55 98       	cbi	0x0a, 5	; 10
    124e:	5d 98       	cbi	0x0b, 5	; 11
    1250:	5d 9a       	sbi	0x0b, 5	; 11
    1252:	95 e8       	ldi	r25, 0x85	; 133
    1254:	9a 95       	dec	r25
    1256:	f1 f7       	brne	.-4      	; 0x1254 <owreset+0x18>
    1258:	00 00       	nop
    125a:	99 b1       	in	r25, 0x09	; 9
    125c:	ef ec       	ldi	r30, 0xCF	; 207
    125e:	f2 e0       	ldi	r31, 0x02	; 2
    1260:	31 97       	sbiw	r30, 0x01	; 1
    1262:	f1 f7       	brne	.-4      	; 0x1260 <owreset+0x24>
    1264:	00 c0       	rjmp	.+0      	; 0x1266 <owreset+0x2a>
    1266:	00 00       	nop
    _delay_us(tH);
    OUTP_1();           /* Releases the bus */
    _delay_us(tI);
    result = INP();
    _delay_us(tJ);
    return result;
    1268:	81 e0       	ldi	r24, 0x01	; 1
    126a:	95 ff       	sbrs	r25, 5
    126c:	80 e0       	ldi	r24, 0x00	; 0
}
    126e:	08 95       	ret

00001270 <owwriteb>:

void owwriteb(uint8_t byte)
{
    1270:	28 e0       	ldi	r18, 0x08	; 8
    1272:	30 e0       	ldi	r19, 0x00	; 0
    1274:	55 9a       	sbi	0x0a, 5	; 10
    1276:	5d 98       	cbi	0x0b, 5	; 11
    int i = 7;
    do {
        if (byte & 0x01) {
    1278:	80 ff       	sbrs	r24, 0
    127a:	0e c0       	rjmp	.+28     	; 0x1298 <owwriteb+0x28>
    127c:	9a e1       	ldi	r25, 0x1A	; 26
    127e:	9a 95       	dec	r25
    1280:	f1 f7       	brne	.-4      	; 0x127e <owwriteb+0xe>
    1282:	00 c0       	rjmp	.+0      	; 0x1284 <owwriteb+0x14>
    1284:	55 98       	cbi	0x0a, 5	; 10
    1286:	5d 98       	cbi	0x0b, 5	; 11
    1288:	5d 9a       	sbi	0x0b, 5	; 11
    128a:	e7 ec       	ldi	r30, 0xC7	; 199
    128c:	f0 e0       	ldi	r31, 0x00	; 0
    128e:	31 97       	sbiw	r30, 0x01	; 1
    1290:	f1 f7       	brne	.-4      	; 0x128e <owwriteb+0x1e>
    1292:	00 c0       	rjmp	.+0      	; 0x1294 <owwriteb+0x24>
    1294:	00 00       	nop
    1296:	0d c0       	rjmp	.+26     	; 0x12b2 <owwriteb+0x42>
    1298:	e7 ec       	ldi	r30, 0xC7	; 199
    129a:	f0 e0       	ldi	r31, 0x00	; 0
    129c:	31 97       	sbiw	r30, 0x01	; 1
    129e:	f1 f7       	brne	.-4      	; 0x129c <owwriteb+0x2c>
    12a0:	00 c0       	rjmp	.+0      	; 0x12a2 <owwriteb+0x32>
    12a2:	00 00       	nop
    12a4:	55 98       	cbi	0x0a, 5	; 10
    12a6:	5d 98       	cbi	0x0b, 5	; 11
    12a8:	5d 9a       	sbi	0x0b, 5	; 11
    12aa:	fa e1       	ldi	r31, 0x1A	; 26
    12ac:	fa 95       	dec	r31
    12ae:	f1 f7       	brne	.-4      	; 0x12ac <owwriteb+0x3c>
    12b0:	00 c0       	rjmp	.+0      	; 0x12b2 <owwriteb+0x42>
    12b2:	21 50       	subi	r18, 0x01	; 1
    12b4:	30 40       	sbci	r19, 0x00	; 0
            OUTP_0();
            _delay_us(tC);
            OUTP_1();           /* Releases the bus */
            _delay_us(tD);
        }
        if (i == 0)
    12b6:	11 f0       	breq	.+4      	; 0x12bc <owwriteb+0x4c>
            return;
        i--;
        byte >>= 1;
    12b8:	86 95       	lsr	r24
    } while (1);
    12ba:	dc cf       	rjmp	.-72     	; 0x1274 <owwriteb+0x4>
    12bc:	08 95       	ret

000012be <owreadb>:
}

uint8_t owreadb(void)
{
    12be:	28 e0       	ldi	r18, 0x08	; 8
    12c0:	30 e0       	ldi	r19, 0x00	; 0
    uint8_t result = 0;
    12c2:	80 e0       	ldi	r24, 0x00	; 0
    12c4:	55 9a       	sbi	0x0a, 5	; 10
    12c6:	5d 98       	cbi	0x0b, 5	; 11
    int i = 7;
    do {
        OUTP_0();
        tK;
    12c8:	00 14       	cp	r0, r0
    12ca:	00 14       	cp	r0, r0
    12cc:	00 14       	cp	r0, r0
    12ce:	55 98       	cbi	0x0a, 5	; 10
    12d0:	5d 98       	cbi	0x0b, 5	; 11
    12d2:	5d 9a       	sbi	0x0b, 5	; 11
    12d4:	90 e5       	ldi	r25, 0x50	; 80
    12d6:	9a 95       	dec	r25
    12d8:	f1 f7       	brne	.-4      	; 0x12d6 <owreadb+0x18>
        OUTP_1();           /* Releases the bus */
        _delay_us(tE);
        if (INP())
    12da:	4d 99       	sbic	0x09, 5	; 9
            result |= 0x80;     /* LSbit first */
    12dc:	80 68       	ori	r24, 0x80	; 128
    12de:	90 ea       	ldi	r25, 0xA0	; 160
    12e0:	9a 95       	dec	r25
    12e2:	f1 f7       	brne	.-4      	; 0x12e0 <owreadb+0x22>
    12e4:	21 50       	subi	r18, 0x01	; 1
    12e6:	30 40       	sbci	r19, 0x00	; 0
        _delay_us(tF);
        if (i == 0)
    12e8:	09 f4       	brne	.+2      	; 0x12ec <owreadb+0x2e>
            return result;
        i--;
        result >>= 1;
    } while (1);
}
    12ea:	08 95       	ret
            result |= 0x80;     /* LSbit first */
        _delay_us(tF);
        if (i == 0)
            return result;
        i--;
        result >>= 1;
    12ec:	86 95       	lsr	r24
    } while (1);
    12ee:	ea cf       	rjmp	.-44     	; 0x12c4 <owreadb+0x6>

000012f0 <crc8>:

uint8_t crc8( uint8_t *addr, uint8_t len)
{
	uint8_t crc=0;
	
	for (uint8_t i=0; i<len;i++)
    12f0:	fc 01       	movw	r30, r24
    } while (1);
}

uint8_t crc8( uint8_t *addr, uint8_t len)
{
	uint8_t crc=0;
    12f2:	90 e0       	ldi	r25, 0x00	; 0
		for (uint8_t j=0;j<8;j++)
		{
			uint8_t mix = (crc ^ inbyte) & 0x01;
			crc >>= 1;
			if (mix)
			crc ^= 0x8C;
    12f4:	4c e8       	ldi	r20, 0x8C	; 140

uint8_t crc8( uint8_t *addr, uint8_t len)
{
	uint8_t crc=0;
	
	for (uint8_t i=0; i<len;i++)
    12f6:	0a c0       	rjmp	.+20     	; 0x130c <crc8+0x1c>
	{
		uint8_t inbyte = addr[i];
    12f8:	31 91       	ld	r19, Z+
    12fa:	28 e0       	ldi	r18, 0x08	; 8
		for (uint8_t j=0;j<8;j++)
		{
			uint8_t mix = (crc ^ inbyte) & 0x01;
    12fc:	53 2f       	mov	r21, r19
    12fe:	59 27       	eor	r21, r25
			crc >>= 1;
    1300:	96 95       	lsr	r25
			if (mix)
    1302:	50 fd       	sbrc	r21, 0
			crc ^= 0x8C;
    1304:	94 27       	eor	r25, r20
			
			inbyte >>= 1;
    1306:	36 95       	lsr	r19
    1308:	21 50       	subi	r18, 0x01	; 1
	uint8_t crc=0;
	
	for (uint8_t i=0; i<len;i++)
	{
		uint8_t inbyte = addr[i];
		for (uint8_t j=0;j<8;j++)
    130a:	c1 f7       	brne	.-16     	; 0x12fc <crc8+0xc>

uint8_t crc8( uint8_t *addr, uint8_t len)
{
	uint8_t crc=0;
	
	for (uint8_t i=0; i<len;i++)
    130c:	2e 2f       	mov	r18, r30
    130e:	28 1b       	sub	r18, r24
    1310:	26 17       	cp	r18, r22
    1312:	90 f3       	brcs	.-28     	; 0x12f8 <crc8+0x8>
			
			inbyte >>= 1;
		}
	}
	return crc;
}
    1314:	89 2f       	mov	r24, r25
    1316:	08 95       	ret

00001318 <DS2401_Init>:

_Bool DS2401_Init() {
    1318:	cf 92       	push	r12
    131a:	df 92       	push	r13
    131c:	ef 92       	push	r14
    131e:	ff 92       	push	r15
    1320:	0f 93       	push	r16
    1322:	1f 93       	push	r17
    1324:	cf 93       	push	r28
    1326:	df 93       	push	r29
    1328:	cd b7       	in	r28, 0x3d	; 61
    132a:	de b7       	in	r29, 0x3e	; 62
    132c:	27 97       	sbiw	r28, 0x07	; 7
    132e:	0f b6       	in	r0, 0x3f	; 63
    1330:	f8 94       	cli
    1332:	de bf       	out	0x3e, r29	; 62
    1334:	0f be       	out	0x3f, r0	; 63
    1336:	cd bf       	out	0x3d, r28	; 61
    uint8_t crc, acc;
    int i;
    uint8_t buffer[SERIAL_NUMBER_SIZE + 1];

    if (serialNumber_OK) return 1;
    1338:	80 91 b4 0b 	lds	r24, 0x0BB4
    133c:	88 23       	and	r24, r24
    133e:	09 f0       	breq	.+2      	; 0x1342 <DS2401_Init+0x2a>
    1340:	43 c0       	rjmp	.+134    	; 0x13c8 <DS2401_Init+0xb0>
    1342:	55 98       	cbi	0x0a, 5	; 10
    1344:	5d 98       	cbi	0x0b, 5	; 11
    1346:	5d 9a       	sbi	0x0b, 5	; 11
    1348:	8f e7       	ldi	r24, 0x7F	; 127
    134a:	98 e3       	ldi	r25, 0x38	; 56
    134c:	a1 e0       	ldi	r26, 0x01	; 1
    134e:	81 50       	subi	r24, 0x01	; 1
    1350:	90 40       	sbci	r25, 0x00	; 0
    1352:	a0 40       	sbci	r26, 0x00	; 0
    1354:	e1 f7       	brne	.-8      	; 0x134e <DS2401_Init+0x36>
    1356:	00 c0       	rjmp	.+0      	; 0x1358 <DS2401_Init+0x40>
    1358:	00 00       	nop

    OUTP_1();
    _delay_us(50000);
    if (owreset()) return 0; // fail
    135a:	0e 94 1e 09 	call	0x123c	; 0x123c <owreset>
    135e:	88 23       	and	r24, r24
    1360:	a9 f5       	brne	.+106    	; 0x13cc <DS2401_Init+0xb4>

	cli();
    1362:	f8 94       	cli
    owwriteb(0x33);     /* Read ROM command. */
    1364:	83 e3       	ldi	r24, 0x33	; 51
    1366:	0e 94 38 09 	call	0x1270	; 0x1270 <owwriteb>
    buffer[0] = owreadb(); //family byte (0x01)
    136a:	0e 94 5f 09 	call	0x12be	; 0x12be <owreadb>
    136e:	89 83       	std	Y+1, r24	; 0x01
    1370:	82 e0       	ldi	r24, 0x02	; 2
    1372:	e8 2e       	mov	r14, r24
    1374:	f1 2c       	mov	r15, r1
    1376:	ec 0e       	add	r14, r28
    1378:	fd 1e       	adc	r15, r29
    137a:	67 01       	movw	r12, r14
	
    /* We receive 6 bytes in the reverse order, LSbyte first. */
    for (i = 1; i <= SERIAL_NUMBER_SIZE; i++) {
    137c:	01 e0       	ldi	r16, 0x01	; 1
    137e:	10 e0       	ldi	r17, 0x00	; 0
        buffer[i] = owreadb();
    1380:	0e 94 5f 09 	call	0x12be	; 0x12be <owreadb>
    1384:	d6 01       	movw	r26, r12
    1386:	8d 93       	st	X+, r24
    1388:	6d 01       	movw	r12, r26
	cli();
    owwriteb(0x33);     /* Read ROM command. */
    buffer[0] = owreadb(); //family byte (0x01)
	
    /* We receive 6 bytes in the reverse order, LSbyte first. */
    for (i = 1; i <= SERIAL_NUMBER_SIZE; i++) {
    138a:	0f 5f       	subi	r16, 0xFF	; 255
    138c:	1f 4f       	sbci	r17, 0xFF	; 255
    138e:	07 30       	cpi	r16, 0x07	; 7
    1390:	11 05       	cpc	r17, r1
    1392:	b1 f7       	brne	.-20     	; 0x1380 <DS2401_Init+0x68>
        buffer[i] = owreadb();
    }
    crc = owreadb();
    1394:	0e 94 5f 09 	call	0x12be	; 0x12be <owreadb>
    1398:	08 2f       	mov	r16, r24
	sei();
    139a:	78 94       	sei
	
	acc = crc8(buffer, SERIAL_NUMBER_SIZE + 1);
    139c:	ce 01       	movw	r24, r28
    139e:	01 96       	adiw	r24, 0x01	; 1
    13a0:	67 e0       	ldi	r22, 0x07	; 7
    13a2:	0e 94 78 09 	call	0x12f0	; 0x12f0 <crc8>

    if (buffer[0] != 0x01 || acc != crc) return 0; // fail
    13a6:	99 81       	ldd	r25, Y+1	; 0x01
    13a8:	91 30       	cpi	r25, 0x01	; 1
    13aa:	81 f4       	brne	.+32     	; 0x13cc <DS2401_Init+0xb4>
    13ac:	80 17       	cp	r24, r16
    13ae:	71 f4       	brne	.+28     	; 0x13cc <DS2401_Init+0xb4>

    serialNumber_OK = 1;
    13b0:	90 93 b4 0b 	sts	0x0BB4, r25
    13b4:	eb eb       	ldi	r30, 0xBB	; 187
    13b6:	fb e0       	ldi	r31, 0x0B	; 11
	for (i = 1; i <= SERIAL_NUMBER_SIZE; i++) {
		serialNumber[SERIAL_NUMBER_SIZE - i] = buffer[i];
    13b8:	d7 01       	movw	r26, r14
    13ba:	8d 91       	ld	r24, X+
    13bc:	7d 01       	movw	r14, r26
    13be:	82 93       	st	-Z, r24
	acc = crc8(buffer, SERIAL_NUMBER_SIZE + 1);

    if (buffer[0] != 0x01 || acc != crc) return 0; // fail

    serialNumber_OK = 1;
	for (i = 1; i <= SERIAL_NUMBER_SIZE; i++) {
    13c0:	bb e0       	ldi	r27, 0x0B	; 11
    13c2:	e5 3b       	cpi	r30, 0xB5	; 181
    13c4:	fb 07       	cpc	r31, r27
    13c6:	c1 f7       	brne	.-16     	; 0x13b8 <DS2401_Init+0xa0>
_Bool DS2401_Init() {
    uint8_t crc, acc;
    int i;
    uint8_t buffer[SERIAL_NUMBER_SIZE + 1];

    if (serialNumber_OK) return 1;
    13c8:	81 e0       	ldi	r24, 0x01	; 1
    13ca:	01 c0       	rjmp	.+2      	; 0x13ce <DS2401_Init+0xb6>
    crc = owreadb();
	sei();
	
	acc = crc8(buffer, SERIAL_NUMBER_SIZE + 1);

    if (buffer[0] != 0x01 || acc != crc) return 0; // fail
    13cc:	80 e0       	ldi	r24, 0x00	; 0
	for (i = 1; i <= SERIAL_NUMBER_SIZE; i++) {
		serialNumber[SERIAL_NUMBER_SIZE - i] = buffer[i];
	}
    
    return 1;
}
    13ce:	27 96       	adiw	r28, 0x07	; 7
    13d0:	0f b6       	in	r0, 0x3f	; 63
    13d2:	f8 94       	cli
    13d4:	de bf       	out	0x3e, r29	; 62
    13d6:	0f be       	out	0x3f, r0	; 63
    13d8:	cd bf       	out	0x3d, r28	; 61
    13da:	df 91       	pop	r29
    13dc:	cf 91       	pop	r28
    13de:	1f 91       	pop	r17
    13e0:	0f 91       	pop	r16
    13e2:	ff 90       	pop	r15
    13e4:	ef 90       	pop	r14
    13e6:	df 90       	pop	r13
    13e8:	cf 90       	pop	r12
    13ea:	08 95       	ret

000013ec <ADC_Reference>:
void ADC_Reference(uint8_t mode)
{
	// can't actually set the register here because the default setting
	// will connect AVCC and the AREF pin, which would cause a short if
	// there's something connected to AREF.
	analog_reference = mode;
    13ec:	80 93 de 03 	sts	0x03DE, r24
}
    13f0:	08 95       	ret

000013f2 <ADC_Read>:

unsigned int ADC_Read(uint8_t pin)
{
    13f2:	90 91 de 03 	lds	r25, 0x03DE
	uint8_t low, high;
	
	// set the analog reference (high two bits of ADMUX) and select the
	// channel (low 4 bits).  this also sets ADLAR (left-adjust result)
	// to 0 (the default).
	if(pin <8)
    13f6:	88 30       	cpi	r24, 0x08	; 8
    13f8:	40 f4       	brcc	.+16     	; 0x140a <ADC_Read+0x18>
	{
		ADMUX = (analog_reference << 6) | (pin & 0x07);
    13fa:	92 95       	swap	r25
    13fc:	99 0f       	add	r25, r25
    13fe:	99 0f       	add	r25, r25
    1400:	90 7c       	andi	r25, 0xC0	; 192
    1402:	98 2b       	or	r25, r24
    1404:	90 93 7c 00 	sts	0x007C, r25
    1408:	08 c0       	rjmp	.+16     	; 0x141a <ADC_Read+0x28>
	}else
	{
		ADMUX = (analog_reference << 6) | INTERNAL_TEMP;		
    140a:	89 2f       	mov	r24, r25
    140c:	82 95       	swap	r24
    140e:	88 0f       	add	r24, r24
    1410:	88 0f       	add	r24, r24
    1412:	80 7c       	andi	r24, 0xC0	; 192
    1414:	89 62       	ori	r24, 0x29	; 41
    1416:	80 93 7c 00 	sts	0x007C, r24
	}
	
	ADCSRA |= _BV(ADEN);
    141a:	80 91 7a 00 	lds	r24, 0x007A
    141e:	80 68       	ori	r24, 0x80	; 128
    1420:	80 93 7a 00 	sts	0x007A, r24

	// without a delay, we seem to read from the wrong channel
	HAL_Delay(20);
    1424:	84 e1       	ldi	r24, 0x14	; 20
    1426:	90 e0       	ldi	r25, 0x00	; 0
    1428:	0e 94 88 0e 	call	0x1d10	; 0x1d10 <HAL_Delay>

	// start the conversion
	ADCSRA |= _BV(ADSC) | _BV(ADPS2) | _BV(ADPS1) | _BV(ADPS0); // prescaler = 128;
    142c:	80 91 7a 00 	lds	r24, 0x007A
    1430:	87 64       	ori	r24, 0x47	; 71
    1432:	80 93 7a 00 	sts	0x007A, r24

	// ADSC is cleared when the conversion finishes
	while (bit_is_set(ADCSRA, ADSC));
    1436:	80 91 7a 00 	lds	r24, 0x007A
    143a:	86 fd       	sbrc	r24, 6
    143c:	fc cf       	rjmp	.-8      	; 0x1436 <ADC_Read+0x44>

	// we have to read ADCL first; doing so locks both ADCL
	// and ADCH until ADCH is read.  reading ADCL second would
	// cause the results of each conversion to be discarded,
	// as ADCL and ADCH would be locked when it completed.
	low = ADCL;
    143e:	80 91 78 00 	lds	r24, 0x0078
	high = ADCH;
    1442:	90 91 79 00 	lds	r25, 0x0079

	// combine the two bytes
	return (high << 8) | low;
    1446:	39 2f       	mov	r19, r25
    1448:	20 e0       	ldi	r18, 0x00	; 0
    144a:	90 e0       	ldi	r25, 0x00	; 0
    144c:	82 2b       	or	r24, r18
    144e:	93 2b       	or	r25, r19
	//return ADC;
    1450:	08 95       	ret

00001452 <EEPROM_Init>:
#include "EEPROM.h"
#include "globals.h"
#include <util/crc16.h>

void EEPROM_Init(void)
{
    1452:	0f 93       	push	r16
    1454:	1f 93       	push	r17
    1456:	cf 93       	push	r28
    1458:	df 93       	push	r29
	return eeprom_read_byte((unsigned char *) address);
}

void EEPROM_Read_Block(void * buffer, const void * address, size_t length)
{
	eeprom_read_block(buffer, address, length);
    145a:	83 ed       	ldi	r24, 0xD3	; 211
    145c:	9b e0       	ldi	r25, 0x0B	; 11
    145e:	60 e0       	ldi	r22, 0x00	; 0
    1460:	70 e0       	ldi	r23, 0x00	; 0
    1462:	4c e0       	ldi	r20, 0x0C	; 12
    1464:	50 e0       	ldi	r21, 0x00	; 0
    1466:	0e 94 6b 1b 	call	0x36d6	; 0x36d6 <__eerd_block_m128rfa1>

void EEPROM_Init(void)
{
	//Get the header only
	EEPROM_Read_Block(runningConfiguration.raw, 0x00, sizeof(DEVICE_INFO_t));
	uint16_t eeprom_size = runningConfiguration.topConfiguration.deviceInfo.length;
    146a:	c0 91 d4 0b 	lds	r28, 0x0BD4
    146e:	d0 91 d5 0b 	lds	r29, 0x0BD5
	uint16_t eeprom_crc = runningConfiguration.topConfiguration.deviceInfo.checkSum;;
    1472:	00 91 d6 0b 	lds	r16, 0x0BD6
    1476:	10 91 d7 0b 	lds	r17, 0x0BD7
	
	//Copy Startup-configuration to Running-configuration
	if(eeprom_size != 0xFFFF && eeprom_size != 0x00)
    147a:	ce 01       	movw	r24, r28
    147c:	01 97       	sbiw	r24, 0x01	; 1
    147e:	2f ef       	ldi	r18, 0xFF	; 255
    1480:	8e 3f       	cpi	r24, 0xFE	; 254
    1482:	92 07       	cpc	r25, r18
    1484:	08 f0       	brcs	.+2      	; 0x1488 <EEPROM_Init+0x36>
    1486:	38 c0       	rjmp	.+112    	; 0x14f8 <EEPROM_Init+0xa6>
	return eeprom_read_byte((unsigned char *) address);
}

void EEPROM_Read_Block(void * buffer, const void * address, size_t length)
{
	eeprom_read_block(buffer, address, length);
    1488:	83 ed       	ldi	r24, 0xD3	; 211
    148a:	9b e0       	ldi	r25, 0x0B	; 11
    148c:	60 e0       	ldi	r22, 0x00	; 0
    148e:	70 e0       	ldi	r23, 0x00	; 0
    1490:	ae 01       	movw	r20, r28
    1492:	0e 94 6b 1b 	call	0x36d6	; 0x36d6 <__eerd_block_m128rfa1>
	
	//Copy Startup-configuration to Running-configuration
	if(eeprom_size != 0xFFFF && eeprom_size != 0x00)
	{
		EEPROM_Read_Block(runningConfiguration.raw, 0x00, eeprom_size);	
		runningConfiguration.topConfiguration.deviceInfo.checkSum = 0;
    1496:	10 92 d7 0b 	sts	0x0BD7, r1
    149a:	10 92 d6 0b 	sts	0x0BD6, r1
    149e:	e3 ed       	ldi	r30, 0xD3	; 211
    14a0:	fb e0       	ldi	r31, 0x0B	; 11
		
		uint16_t acc = 0;
		for(int i = 0; i < eeprom_size; i++)
    14a2:	80 e0       	ldi	r24, 0x00	; 0
    14a4:	90 e0       	ldi	r25, 0x00	; 0
	if(eeprom_size != 0xFFFF && eeprom_size != 0x00)
	{
		EEPROM_Read_Block(runningConfiguration.raw, 0x00, eeprom_size);	
		runningConfiguration.topConfiguration.deviceInfo.checkSum = 0;
		
		uint16_t acc = 0;
    14a6:	20 e0       	ldi	r18, 0x00	; 0
    14a8:	30 e0       	ldi	r19, 0x00	; 0
		for(int i = 0; i < eeprom_size; i++)
			acc = _crc16_update(acc, runningConfiguration.raw[i]);
    14aa:	41 91       	ld	r20, Z+
_crc16_update(uint16_t __crc, uint8_t __data)
{
	uint8_t __tmp;
	uint16_t __ret;

	__asm__ __volatile__ (
    14ac:	24 27       	eor	r18, r20
    14ae:	42 2f       	mov	r20, r18
    14b0:	42 95       	swap	r20
    14b2:	42 27       	eor	r20, r18
    14b4:	04 2e       	mov	r0, r20
    14b6:	46 95       	lsr	r20
    14b8:	46 95       	lsr	r20
    14ba:	40 25       	eor	r20, r0
    14bc:	04 2e       	mov	r0, r20
    14be:	46 95       	lsr	r20
    14c0:	40 25       	eor	r20, r0
    14c2:	47 70       	andi	r20, 0x07	; 7
    14c4:	02 2e       	mov	r0, r18
    14c6:	23 2f       	mov	r18, r19
    14c8:	46 95       	lsr	r20
    14ca:	07 94       	ror	r0
    14cc:	47 95       	ror	r20
    14ce:	30 2d       	mov	r19, r0
    14d0:	24 27       	eor	r18, r20
    14d2:	06 94       	lsr	r0
    14d4:	47 95       	ror	r20
    14d6:	30 25       	eor	r19, r0
    14d8:	24 27       	eor	r18, r20
	{
		EEPROM_Read_Block(runningConfiguration.raw, 0x00, eeprom_size);	
		runningConfiguration.topConfiguration.deviceInfo.checkSum = 0;
		
		uint16_t acc = 0;
		for(int i = 0; i < eeprom_size; i++)
    14da:	01 96       	adiw	r24, 0x01	; 1
    14dc:	8c 17       	cp	r24, r28
    14de:	9d 07       	cpc	r25, r29
    14e0:	21 f7       	brne	.-56     	; 0x14aa <EEPROM_Init+0x58>
			acc = _crc16_update(acc, runningConfiguration.raw[i]);
		
		validConfiguration = eeprom_crc == acc;
    14e2:	81 e0       	ldi	r24, 0x01	; 1
    14e4:	02 17       	cp	r16, r18
    14e6:	13 07       	cpc	r17, r19
    14e8:	09 f0       	breq	.+2      	; 0x14ec <EEPROM_Init+0x9a>
    14ea:	80 e0       	ldi	r24, 0x00	; 0
    14ec:	80 93 d2 0b 	sts	0x0BD2, r24
		runningConfiguration.topConfiguration.deviceInfo.checkSum = eeprom_crc;
    14f0:	10 93 d7 0b 	sts	0x0BD7, r17
    14f4:	00 93 d6 0b 	sts	0x0BD6, r16
	}
}
    14f8:	df 91       	pop	r29
    14fa:	cf 91       	pop	r28
    14fc:	1f 91       	pop	r17
    14fe:	0f 91       	pop	r16
    1500:	08 95       	ret

00001502 <writeNibbleToLCD>:

HAL_GPIO_PIN(PB0, B, 0);
HAL_GPIO_PIN(PB1, B, 1);
HAL_GPIO_PIN(PB2, B, 2);
HAL_GPIO_PIN(PB3, B, 3);
HAL_GPIO_PIN(PB4, B, 4); //OC2A
    1502:	2c 9a       	sbi	0x05, 4	; 5

	//	Pull the enable line high
	
	SET(EE);
	//	Output the nibble to the LCD
	if((nibble>>3) & 0x01)
    1504:	96 2f       	mov	r25, r22
    1506:	96 95       	lsr	r25
    1508:	96 95       	lsr	r25
    150a:	96 95       	lsr	r25
    150c:	90 ff       	sbrs	r25, 0
    150e:	02 c0       	rjmp	.+4      	; 0x1514 <writeNibbleToLCD+0x12>
*/

HAL_GPIO_PIN(PB0, B, 0);
HAL_GPIO_PIN(PB1, B, 1);
HAL_GPIO_PIN(PB2, B, 2);
HAL_GPIO_PIN(PB3, B, 3);
    1510:	2b 9a       	sbi	0x05, 3	; 5
    1512:	01 c0       	rjmp	.+2      	; 0x1516 <writeNibbleToLCD+0x14>
    1514:	2b 98       	cbi	0x05, 3	; 5
		SET(D3);
	else
		CLR(D3);
		
	if((nibble>>2) & 0x01)
    1516:	96 2f       	mov	r25, r22
    1518:	96 95       	lsr	r25
    151a:	96 95       	lsr	r25
    151c:	90 ff       	sbrs	r25, 0
    151e:	02 c0       	rjmp	.+4      	; 0x1524 <writeNibbleToLCD+0x22>
*  uint8_t HAL_GPIO_##name##_state() 
*/

HAL_GPIO_PIN(PB0, B, 0);
HAL_GPIO_PIN(PB1, B, 1);
HAL_GPIO_PIN(PB2, B, 2);
    1520:	2a 9a       	sbi	0x05, 2	; 5
    1522:	01 c0       	rjmp	.+2      	; 0x1526 <writeNibbleToLCD+0x24>
    1524:	2a 98       	cbi	0x05, 2	; 5
		SET(D2);
	else
		CLR(D2);
	
	if((nibble>>1) & 0x01)
    1526:	96 2f       	mov	r25, r22
    1528:	96 95       	lsr	r25
    152a:	90 ff       	sbrs	r25, 0
    152c:	02 c0       	rjmp	.+4      	; 0x1532 <writeNibbleToLCD+0x30>
*  uint8_t HAL_GPIO_##name##_read()
*  uint8_t HAL_GPIO_##name##_state() 
*/

HAL_GPIO_PIN(PB0, B, 0);
HAL_GPIO_PIN(PB1, B, 1);
    152e:	29 9a       	sbi	0x05, 1	; 5
    1530:	01 c0       	rjmp	.+2      	; 0x1534 <writeNibbleToLCD+0x32>
    1532:	29 98       	cbi	0x05, 1	; 5
		SET(D1);
	else
		CLR(D1);
	
	if(nibble & 0x01)
    1534:	60 ff       	sbrs	r22, 0
    1536:	02 c0       	rjmp	.+4      	; 0x153c <writeNibbleToLCD+0x3a>
*  void    HAL_GPIO_##name##_pullup()
*  uint8_t HAL_GPIO_##name##_read()
*  uint8_t HAL_GPIO_##name##_state() 
*/

HAL_GPIO_PIN(PB0, B, 0);
    1538:	28 9a       	sbi	0x05, 0	; 5
    153a:	01 c0       	rjmp	.+2      	; 0x153e <writeNibbleToLCD+0x3c>
    153c:	28 98       	cbi	0x05, 0	; 5
		SET(D0);
	else
		CLR(D0);
	
	//	Determine if the register select bit needs to be set
	if(selectedRegister == DATA_REGISTER)
    153e:	88 23       	and	r24, r24
    1540:	11 f4       	brne	.+4      	; 0x1546 <writeNibbleToLCD+0x44>
HAL_GPIO_PIN(PB1, B, 1);
HAL_GPIO_PIN(PB2, B, 2);
HAL_GPIO_PIN(PB3, B, 3);
HAL_GPIO_PIN(PB4, B, 4); //OC2A
HAL_GPIO_PIN(PB5, B, 5); //OC1A
    1542:	2d 9a       	sbi	0x05, 5	; 5
    1544:	01 c0       	rjmp	.+2      	; 0x1548 <writeNibbleToLCD+0x46>
    1546:	2d 98       	cbi	0x05, 5	; 5

HAL_GPIO_PIN(PB0, B, 0);
HAL_GPIO_PIN(PB1, B, 1);
HAL_GPIO_PIN(PB2, B, 2);
HAL_GPIO_PIN(PB3, B, 3);
HAL_GPIO_PIN(PB4, B, 4); //OC2A
    1548:	2c 98       	cbi	0x05, 4	; 5
		CLR(RS);
	}
	
	//	Toggle the enable line to latch the nibble
	CLR(EE);
}
    154a:	08 95       	ret

0000154c <writeByteToLCD>:
**					byte - the eight bits to be written to the LCD
**	Purpose:		Writes and 8-bit value to the LCD screen.
**	Returns:		<none>
*/
void writeByteToLCD(unsigned char selectedRegister, unsigned char byte)
{
    154c:	1f 93       	push	r17
    154e:	cf 93       	push	r28
    1550:	df 93       	push	r29
    1552:	c8 2f       	mov	r28, r24
	//	Generate the high and low part of the bytes that will be
	//	written to the LCD
	unsigned char upperNibble = byte >> 4;
    1554:	16 2f       	mov	r17, r22
    1556:	12 95       	swap	r17
    1558:	1f 70       	andi	r17, 0x0F	; 15
	unsigned char lowerNibble = byte & 0x0f;
    155a:	d6 2f       	mov	r29, r22
    155c:	df 70       	andi	r29, 0x0F	; 15
	
	//	Assuming a 2 line by 16 character display, ensure that
	//	everything goes where it is supposed to go:
	if(selectedRegister == DATA_REGISTER && position == 16)
    155e:	88 23       	and	r24, r24
    1560:	71 f4       	brne	.+28     	; 0x157e <writeByteToLCD+0x32>
    1562:	80 91 bb 0b 	lds	r24, 0x0BBB
    1566:	80 31       	cpi	r24, 0x10	; 16
    1568:	51 f4       	brne	.+20     	; 0x157e <writeByteToLCD+0x32>
	{
		writeByteToLCD(COMMAND_REGISTER, 0xC0);
    156a:	81 e0       	ldi	r24, 0x01	; 1
    156c:	60 ec       	ldi	r22, 0xC0	; 192
    156e:	0e 94 a6 0a 	call	0x154c	; 0x154c <writeByteToLCD>
    1572:	83 ec       	ldi	r24, 0xC3	; 195
    1574:	99 e0       	ldi	r25, 0x09	; 9
    1576:	01 97       	sbiw	r24, 0x01	; 1
    1578:	f1 f7       	brne	.-4      	; 0x1576 <writeByteToLCD+0x2a>
    157a:	00 c0       	rjmp	.+0      	; 0x157c <writeByteToLCD+0x30>
    157c:	00 00       	nop
    157e:	95 e8       	ldi	r25, 0x85	; 133
    1580:	9a 95       	dec	r25
    1582:	f1 f7       	brne	.-4      	; 0x1580 <writeByteToLCD+0x34>
    1584:	00 00       	nop
	
	//	Wait for the LCD to become ready
	waitForLCD();
	
	//	First, write the upper four bits to the LCD
	writeNibbleToLCD(selectedRegister, upperNibble);
    1586:	8c 2f       	mov	r24, r28
    1588:	61 2f       	mov	r22, r17
    158a:	0e 94 81 0a 	call	0x1502	; 0x1502 <writeNibbleToLCD>
	
	//	Finally, write the lower four bits to the LCD
	writeNibbleToLCD(selectedRegister, lowerNibble);
    158e:	8c 2f       	mov	r24, r28
    1590:	6d 2f       	mov	r22, r29
    1592:	0e 94 81 0a 	call	0x1502	; 0x1502 <writeNibbleToLCD>
	
	//	Reset the position count if it is equal to 80
	if(selectedRegister == DATA_REGISTER && ++position == 32)
    1596:	cc 23       	and	r28, r28
    1598:	99 f4       	brne	.+38     	; 0x15c0 <writeByteToLCD+0x74>
    159a:	80 91 bb 0b 	lds	r24, 0x0BBB
    159e:	8f 5f       	subi	r24, 0xFF	; 255
    15a0:	80 93 bb 0b 	sts	0x0BBB, r24
    15a4:	80 32       	cpi	r24, 0x20	; 32
    15a6:	61 f4       	brne	.+24     	; 0x15c0 <writeByteToLCD+0x74>
	{
		writeByteToLCD(COMMAND_REGISTER, 0x80);
    15a8:	81 e0       	ldi	r24, 0x01	; 1
    15aa:	60 e8       	ldi	r22, 0x80	; 128
    15ac:	0e 94 a6 0a 	call	0x154c	; 0x154c <writeByteToLCD>
    15b0:	83 ec       	ldi	r24, 0xC3	; 195
    15b2:	99 e0       	ldi	r25, 0x09	; 9
    15b4:	01 97       	sbiw	r24, 0x01	; 1
    15b6:	f1 f7       	brne	.-4      	; 0x15b4 <writeByteToLCD+0x68>
    15b8:	00 c0       	rjmp	.+0      	; 0x15ba <writeByteToLCD+0x6e>
    15ba:	00 00       	nop
		//_delay_us(2);
		_delay_us(1250);
		position = 0;
    15bc:	10 92 bb 0b 	sts	0x0BBB, r1
	}
}
    15c0:	df 91       	pop	r29
    15c2:	cf 91       	pop	r28
    15c4:	1f 91       	pop	r17
    15c6:	08 95       	ret

000015c8 <initializeLCD>:
**	Returns:		<none>
*/
void initializeLCD(void)
{
	//	Set the position counter to 0
	position = 0;
    15c8:	10 92 bb 0b 	sts	0x0BBB, r1
*  void    HAL_GPIO_##name##_pullup()
*  uint8_t HAL_GPIO_##name##_read()
*  uint8_t HAL_GPIO_##name##_state() 
*/

HAL_GPIO_PIN(PB0, B, 0);
    15cc:	20 9a       	sbi	0x04, 0	; 4
HAL_GPIO_PIN(PB1, B, 1);
    15ce:	21 9a       	sbi	0x04, 1	; 4
HAL_GPIO_PIN(PB2, B, 2);
    15d0:	22 9a       	sbi	0x04, 2	; 4
HAL_GPIO_PIN(PB3, B, 3);
    15d2:	23 9a       	sbi	0x04, 3	; 4
HAL_GPIO_PIN(PB4, B, 4); //OC2A
    15d4:	24 9a       	sbi	0x04, 4	; 4
HAL_GPIO_PIN(PB5, B, 5); //OC1A
    15d6:	25 9a       	sbi	0x04, 5	; 4
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    15d8:	8f e2       	ldi	r24, 0x2F	; 47
    15da:	95 e7       	ldi	r25, 0x75	; 117
    15dc:	01 97       	sbiw	r24, 0x01	; 1
    15de:	f1 f7       	brne	.-4      	; 0x15dc <initializeLCD+0x14>
    15e0:	00 c0       	rjmp	.+0      	; 0x15e2 <initializeLCD+0x1a>
    15e2:	00 00       	nop

	//	First, delay for at least 15ms after power on
	_delay_ms(15);
	
	//	Set for 4-bit LCD mode
	writeNibbleToLCD(COMMAND_REGISTER, 0x03);
    15e4:	81 e0       	ldi	r24, 0x01	; 1
    15e6:	63 e0       	ldi	r22, 0x03	; 3
    15e8:	0e 94 81 0a 	call	0x1502	; 0x1502 <writeNibbleToLCD>
    15ec:	8f e0       	ldi	r24, 0x0F	; 15
    15ee:	97 e2       	ldi	r25, 0x27	; 39
    15f0:	01 97       	sbiw	r24, 0x01	; 1
    15f2:	f1 f7       	brne	.-4      	; 0x15f0 <initializeLCD+0x28>
    15f4:	00 c0       	rjmp	.+0      	; 0x15f6 <initializeLCD+0x2e>
    15f6:	00 00       	nop
	_delay_ms(5);
	
	writeNibbleToLCD(COMMAND_REGISTER, 0x03);
    15f8:	81 e0       	ldi	r24, 0x01	; 1
    15fa:	63 e0       	ldi	r22, 0x03	; 3
    15fc:	0e 94 81 0a 	call	0x1502	; 0x1502 <writeNibbleToLCD>
    1600:	8f e0       	ldi	r24, 0x0F	; 15
    1602:	97 e2       	ldi	r25, 0x27	; 39
    1604:	01 97       	sbiw	r24, 0x01	; 1
    1606:	f1 f7       	brne	.-4      	; 0x1604 <initializeLCD+0x3c>
    1608:	00 c0       	rjmp	.+0      	; 0x160a <initializeLCD+0x42>
    160a:	00 00       	nop
	_delay_ms(5);
	
	writeNibbleToLCD(COMMAND_REGISTER, 0x03);
    160c:	81 e0       	ldi	r24, 0x01	; 1
    160e:	63 e0       	ldi	r22, 0x03	; 3
    1610:	0e 94 81 0a 	call	0x1502	; 0x1502 <writeNibbleToLCD>
    1614:	8f e0       	ldi	r24, 0x0F	; 15
    1616:	97 e2       	ldi	r25, 0x27	; 39
    1618:	01 97       	sbiw	r24, 0x01	; 1
    161a:	f1 f7       	brne	.-4      	; 0x1618 <initializeLCD+0x50>
    161c:	00 c0       	rjmp	.+0      	; 0x161e <initializeLCD+0x56>
    161e:	00 00       	nop
	_delay_ms(5);
	
	writeNibbleToLCD(COMMAND_REGISTER, 0x02);
    1620:	81 e0       	ldi	r24, 0x01	; 1
    1622:	62 e0       	ldi	r22, 0x02	; 2
    1624:	0e 94 81 0a 	call	0x1502	; 0x1502 <writeNibbleToLCD>
    1628:	8f e0       	ldi	r24, 0x0F	; 15
    162a:	97 e2       	ldi	r25, 0x27	; 39
    162c:	01 97       	sbiw	r24, 0x01	; 1
    162e:	f1 f7       	brne	.-4      	; 0x162c <initializeLCD+0x64>
    1630:	00 c0       	rjmp	.+0      	; 0x1632 <initializeLCD+0x6a>
    1632:	00 00       	nop
	_delay_ms(5);
	
	//	Function set
	writeByteToLCD(COMMAND_REGISTER, 0x28);
    1634:	81 e0       	ldi	r24, 0x01	; 1
    1636:	68 e2       	ldi	r22, 0x28	; 40
    1638:	0e 94 a6 0a 	call	0x154c	; 0x154c <writeByteToLCD>
    163c:	8f e8       	ldi	r24, 0x8F	; 143
    163e:	95 e6       	ldi	r25, 0x65	; 101
    1640:	01 97       	sbiw	r24, 0x01	; 1
    1642:	f1 f7       	brne	.-4      	; 0x1640 <initializeLCD+0x78>
    1644:	00 c0       	rjmp	.+0      	; 0x1646 <initializeLCD+0x7e>
    1646:	00 00       	nop
	_delay_ms(13);
	
	//	Turn display off
	writeByteToLCD(COMMAND_REGISTER, 0x08);
    1648:	81 e0       	ldi	r24, 0x01	; 1
    164a:	68 e0       	ldi	r22, 0x08	; 8
    164c:	0e 94 a6 0a 	call	0x154c	; 0x154c <writeByteToLCD>
    1650:	8f e8       	ldi	r24, 0x8F	; 143
    1652:	95 e6       	ldi	r25, 0x65	; 101
    1654:	01 97       	sbiw	r24, 0x01	; 1
    1656:	f1 f7       	brne	.-4      	; 0x1654 <initializeLCD+0x8c>
    1658:	00 c0       	rjmp	.+0      	; 0x165a <initializeLCD+0x92>
    165a:	00 00       	nop
	_delay_ms(13);
	
	//	Clear LCD and return home
	writeByteToLCD(COMMAND_REGISTER, 0x01);
    165c:	81 e0       	ldi	r24, 0x01	; 1
    165e:	61 e0       	ldi	r22, 0x01	; 1
    1660:	0e 94 a6 0a 	call	0x154c	; 0x154c <writeByteToLCD>
    1664:	8f e8       	ldi	r24, 0x8F	; 143
    1666:	95 e6       	ldi	r25, 0x65	; 101
    1668:	01 97       	sbiw	r24, 0x01	; 1
    166a:	f1 f7       	brne	.-4      	; 0x1668 <initializeLCD+0xa0>
    166c:	00 c0       	rjmp	.+0      	; 0x166e <initializeLCD+0xa6>
    166e:	00 00       	nop
	_delay_ms(13);
	
	//	Turn on display, turn off cursor and blink
	writeByteToLCD(COMMAND_REGISTER, 0x0f);   // blinking cursor
    1670:	81 e0       	ldi	r24, 0x01	; 1
    1672:	6f e0       	ldi	r22, 0x0F	; 15
    1674:	0e 94 a6 0a 	call	0x154c	; 0x154c <writeByteToLCD>
    1678:	8f e8       	ldi	r24, 0x8F	; 143
    167a:	95 e6       	ldi	r25, 0x65	; 101
    167c:	01 97       	sbiw	r24, 0x01	; 1
    167e:	f1 f7       	brne	.-4      	; 0x167c <initializeLCD+0xb4>
    1680:	00 c0       	rjmp	.+0      	; 0x1682 <initializeLCD+0xba>
    1682:	00 00       	nop
	_delay_ms(13);
}
    1684:	08 95       	ret

00001686 <RTC_Init>:

TIME_OPERATION_HEADER_t* time_operation_header;

void RTC_Init()
{
	TIMSK2 &=~((1<<TOIE2)|(1<<OCIE2B));     //Disable TC2 interrupt
    1686:	80 91 70 00 	lds	r24, 0x0070
    168a:	8a 7f       	andi	r24, 0xFA	; 250
    168c:	80 93 70 00 	sts	0x0070, r24
	ASSR  &=~((1<<EXCLKAMR)|(1<<EXCLK));    // set clock source to external crystal AS2=1, EXCLK=0, EXCKLAMR=0
    1690:	80 91 b6 00 	lds	r24, 0x00B6
    1694:	8f 73       	andi	r24, 0x3F	; 63
    1696:	80 93 b6 00 	sts	0x00B6, r24
	ASSR |= (1<<AS2);              // alternate clock source
    169a:	80 91 b6 00 	lds	r24, 0x00B6
    169e:	80 62       	ori	r24, 0x20	; 32
    16a0:	80 93 b6 00 	sts	0x00B6, r24
	
	TCNT2 = 0x00;
    16a4:	10 92 b2 00 	sts	0x00B2, r1
	TCCR2B = 0x05;
    16a8:	85 e0       	ldi	r24, 0x05	; 5
    16aa:	80 93 b1 00 	sts	0x00B1, r24
	
	while(ASSR&0x07);           //Wait until TC2 is updated
    16ae:	80 91 b6 00 	lds	r24, 0x00B6
    16b2:	90 e0       	ldi	r25, 0x00	; 0
    16b4:	87 70       	andi	r24, 0x07	; 7
    16b6:	90 70       	andi	r25, 0x00	; 0
    16b8:	00 97       	sbiw	r24, 0x00	; 0
    16ba:	c9 f7       	brne	.-14     	; 0x16ae <RTC_Init+0x28>
	TIMSK2 |= (1<<TOIE2);        //set 8-bit Timer/Counter2 Overflow Interrupt Enable
    16bc:	80 91 70 00 	lds	r24, 0x0070
    16c0:	81 60       	ori	r24, 0x01	; 1
    16c2:	80 93 70 00 	sts	0x0070, r24
	sei();                     //set the Global Interrupt Enable Bit
    16c6:	78 94       	sei
	
	validTime = 0;
    16c8:	10 92 cf 0b 	sts	0x0BCF, r1
}
    16cc:	08 95       	ret

000016ce <RTC_ValidateTime>:

void RTC_ValidateTime(TIME_t *receivedTime)
{
	memcpy((uint8_t*)receivedTime,(uint8_t*)&currentTime, sizeof(TIME_t));
    16ce:	fc 01       	movw	r30, r24
    16d0:	a3 ed       	ldi	r26, 0xD3	; 211
    16d2:	bb e1       	ldi	r27, 0x1B	; 27
    16d4:	83 e0       	ldi	r24, 0x03	; 3
    16d6:	0d 90       	ld	r0, X+
    16d8:	01 92       	st	Z+, r0
    16da:	81 50       	subi	r24, 0x01	; 1
    16dc:	e1 f7       	brne	.-8      	; 0x16d6 <RTC_ValidateTime+0x8>
	
	searchFirstTimeOperation();
    16de:	0e 94 96 0b 	call	0x172c	; 0x172c <searchFirstTimeOperation>
	validTime = 1;
    16e2:	81 e0       	ldi	r24, 0x01	; 1
    16e4:	80 93 cf 0b 	sts	0x0BCF, r24
}
    16e8:	08 95       	ret

000016ea <compareTimes>:
		time_operation_header = (TIME_OPERATION_HEADER_t*)&runningConfiguration.raw[OPERATION_TABLE_END_ADDR + TIME_OPERATION_LIST_START_ADDRESS];
	}
}

int8_t compareTimes(TIME_t time1, TIME_t time2)
{
    16ea:	cf 93       	push	r28
    16ec:	df 93       	push	r29
    16ee:	00 d0       	rcall	.+0      	; 0x16f0 <compareTimes+0x6>
    16f0:	00 d0       	rcall	.+0      	; 0x16f2 <compareTimes+0x8>
    16f2:	00 d0       	rcall	.+0      	; 0x16f4 <compareTimes+0xa>
    16f4:	cd b7       	in	r28, 0x3d	; 61
    16f6:	de b7       	in	r29, 0x3e	; 62
		if (time1.hour > time2.hour) return 1;
    16f8:	26 17       	cp	r18, r22
    16fa:	60 f0       	brcs	.+24     	; 0x1714 <compareTimes+0x2a>
		if (time1.hour < time2.hour) return -1;
    16fc:	62 17       	cp	r22, r18
    16fe:	40 f0       	brcs	.+16     	; 0x1710 <compareTimes+0x26>
		if (time1.minute > time2.minute) return 1;
    1700:	37 17       	cp	r19, r23
    1702:	40 f0       	brcs	.+16     	; 0x1714 <compareTimes+0x2a>
		if (time1.minute < time2.minute) return -1;
    1704:	73 17       	cp	r23, r19
    1706:	20 f0       	brcs	.+8      	; 0x1710 <compareTimes+0x26>
		if (time1.second > time2.second) return 1;
    1708:	48 17       	cp	r20, r24
    170a:	20 f0       	brcs	.+8      	; 0x1714 <compareTimes+0x2a>
		if (time1.second < time2.second) return -1;
    170c:	84 17       	cp	r24, r20
    170e:	20 f4       	brcc	.+8      	; 0x1718 <compareTimes+0x2e>
int8_t compareTimes(TIME_t time1, TIME_t time2)
{
		if (time1.hour > time2.hour) return 1;
		if (time1.hour < time2.hour) return -1;
		if (time1.minute > time2.minute) return 1;
		if (time1.minute < time2.minute) return -1;
    1710:	8f ef       	ldi	r24, 0xFF	; 255
    1712:	03 c0       	rjmp	.+6      	; 0x171a <compareTimes+0x30>
		if (time1.second > time2.second) return 1;
    1714:	81 e0       	ldi	r24, 0x01	; 1
    1716:	01 c0       	rjmp	.+2      	; 0x171a <compareTimes+0x30>
		if (time1.second < time2.second) return -1;
		return 0;	
    1718:	80 e0       	ldi	r24, 0x00	; 0
}
    171a:	26 96       	adiw	r28, 0x06	; 6
    171c:	0f b6       	in	r0, 0x3f	; 63
    171e:	f8 94       	cli
    1720:	de bf       	out	0x3e, r29	; 62
    1722:	0f be       	out	0x3f, r0	; 63
    1724:	cd bf       	out	0x3d, r28	; 61
    1726:	df 91       	pop	r29
    1728:	cf 91       	pop	r28
    172a:	08 95       	ret

0000172c <searchFirstTimeOperation>:
	searchFirstTimeOperation();
	validTime = 1;
}

void searchFirstTimeOperation()
{
    172c:	1f 93       	push	r17
    172e:	cf 93       	push	r28
    1730:	df 93       	push	r29
	uint16_t operation_ptr;
	for(operation_ptr = TIME_OPERATION_LIST_START_ADDRESS; operation_ptr < TIME_OPERATION_LIST_END_ADDRESS;)
    1732:	c0 91 9f 0c 	lds	r28, 0x0C9F
    1736:	d0 e0       	ldi	r29, 0x00	; 0
    1738:	21 c0       	rjmp	.+66     	; 0x177c <searchFirstTimeOperation+0x50>
	{
		time_operation_header = (TIME_OPERATION_HEADER_t*)&runningConfiguration.raw[OPERATION_TABLE_END_ADDR + operation_ptr];
    173a:	ce 01       	movw	r24, r28
    173c:	8b 55       	subi	r24, 0x5B	; 91
    173e:	93 4f       	sbci	r25, 0xF3	; 243
    1740:	90 93 bd 0b 	sts	0x0BBD, r25
    1744:	80 93 bc 0b 	sts	0x0BBC, r24
		uint8_t args_length = getCommandArgsLength(&time_operation_header->operationHeader.opCode);
    1748:	05 96       	adiw	r24, 0x05	; 5
    174a:	0e 94 8e 06 	call	0xd1c	; 0xd1c <getCommandArgsLength>
    174e:	18 2f       	mov	r17, r24
		
		if(compareTimes(time_operation_header->activationTime, currentTime) >= 0) break;
    1750:	e0 91 bc 0b 	lds	r30, 0x0BBC
    1754:	f0 91 bd 0b 	lds	r31, 0x0BBD
    1758:	60 81       	ld	r22, Z
    175a:	71 81       	ldd	r23, Z+1	; 0x01
    175c:	82 81       	ldd	r24, Z+2	; 0x02
    175e:	20 91 d3 1b 	lds	r18, 0x1BD3
    1762:	30 91 d4 1b 	lds	r19, 0x1BD4
    1766:	40 91 d5 1b 	lds	r20, 0x1BD5
    176a:	0e 94 75 0b 	call	0x16ea	; 0x16ea <compareTimes>
    176e:	87 ff       	sbrs	r24, 7
    1770:	0b c0       	rjmp	.+22     	; 0x1788 <searchFirstTimeOperation+0x5c>
		operation_ptr += args_length + sizeof(TIME_OPERATION_HEADER_t);
    1772:	81 2f       	mov	r24, r17
    1774:	90 e0       	ldi	r25, 0x00	; 0
    1776:	06 96       	adiw	r24, 0x06	; 6
    1778:	c8 0f       	add	r28, r24
    177a:	d9 1f       	adc	r29, r25
}

void searchFirstTimeOperation()
{
	uint16_t operation_ptr;
	for(operation_ptr = TIME_OPERATION_LIST_START_ADDRESS; operation_ptr < TIME_OPERATION_LIST_END_ADDRESS;)
    177c:	80 91 a1 0c 	lds	r24, 0x0CA1
    1780:	90 e0       	ldi	r25, 0x00	; 0
    1782:	c8 17       	cp	r28, r24
    1784:	d9 07       	cpc	r29, r25
    1786:	c8 f2       	brcs	.-78     	; 0x173a <searchFirstTimeOperation+0xe>
		
		if(compareTimes(time_operation_header->activationTime, currentTime) >= 0) break;
		operation_ptr += args_length + sizeof(TIME_OPERATION_HEADER_t);
	}
	
	if(operation_ptr >= TIME_OPERATION_LIST_END_ADDRESS)
    1788:	80 91 a1 0c 	lds	r24, 0x0CA1
    178c:	90 e0       	ldi	r25, 0x00	; 0
    178e:	c8 17       	cp	r28, r24
    1790:	d9 07       	cpc	r29, r25
    1792:	48 f0       	brcs	.+18     	; 0x17a6 <searchFirstTimeOperation+0x7a>
	{
		time_operation_header = (TIME_OPERATION_HEADER_t*)&runningConfiguration.raw[OPERATION_TABLE_END_ADDR + TIME_OPERATION_LIST_START_ADDRESS];
    1794:	80 91 9f 0c 	lds	r24, 0x0C9F
    1798:	90 e0       	ldi	r25, 0x00	; 0
    179a:	8b 55       	subi	r24, 0x5B	; 91
    179c:	93 4f       	sbci	r25, 0xF3	; 243
    179e:	90 93 bd 0b 	sts	0x0BBD, r25
    17a2:	80 93 bc 0b 	sts	0x0BBC, r24
	}
}
    17a6:	df 91       	pop	r29
    17a8:	cf 91       	pop	r28
    17aa:	1f 91       	pop	r17
    17ac:	08 95       	ret

000017ae <__vector_15>:
		if (time1.second < time2.second) return -1;
		return 0;	
}

ISR(TIMER2_OVF_vect)  //overflow interrupt vector
{
    17ae:	1f 92       	push	r1
    17b0:	0f 92       	push	r0
    17b2:	0f b6       	in	r0, 0x3f	; 63
    17b4:	0f 92       	push	r0
    17b6:	0b b6       	in	r0, 0x3b	; 59
    17b8:	0f 92       	push	r0
    17ba:	11 24       	eor	r1, r1
    17bc:	2f 93       	push	r18
    17be:	3f 93       	push	r19
    17c0:	4f 93       	push	r20
    17c2:	5f 93       	push	r21
    17c4:	6f 93       	push	r22
    17c6:	7f 93       	push	r23
    17c8:	8f 93       	push	r24
    17ca:	9f 93       	push	r25
    17cc:	af 93       	push	r26
    17ce:	bf 93       	push	r27
    17d0:	cf 93       	push	r28
    17d2:	df 93       	push	r29
    17d4:	ef 93       	push	r30
    17d6:	ff 93       	push	r31
	if (++currentTime.second==60)        //keep track of time
    17d8:	80 91 d5 1b 	lds	r24, 0x1BD5
    17dc:	8f 5f       	subi	r24, 0xFF	; 255
    17de:	80 93 d5 1b 	sts	0x1BD5, r24
    17e2:	8c 33       	cpi	r24, 0x3C	; 60
    17e4:	a1 f4       	brne	.+40     	; 0x180e <__vector_15+0x60>
	{
		currentTime.second=0;
    17e6:	10 92 d5 1b 	sts	0x1BD5, r1
		if (++currentTime.minute==60)
    17ea:	80 91 d4 1b 	lds	r24, 0x1BD4
    17ee:	8f 5f       	subi	r24, 0xFF	; 255
    17f0:	80 93 d4 1b 	sts	0x1BD4, r24
    17f4:	8c 33       	cpi	r24, 0x3C	; 60
    17f6:	59 f4       	brne	.+22     	; 0x180e <__vector_15+0x60>
		{
			currentTime.minute=0;
    17f8:	10 92 d4 1b 	sts	0x1BD4, r1
			if (++currentTime.hour==24)
    17fc:	80 91 d3 1b 	lds	r24, 0x1BD3
    1800:	8f 5f       	subi	r24, 0xFF	; 255
    1802:	80 93 d3 1b 	sts	0x1BD3, r24
    1806:	88 31       	cpi	r24, 0x18	; 24
    1808:	11 f4       	brne	.+4      	; 0x180e <__vector_15+0x60>
			{
				currentTime.hour=0;
    180a:	10 92 d3 1b 	sts	0x1BD3, r1
			}
		}
	}
	
	//Check Time Operations
	if(validTime)
    180e:	80 91 cf 0b 	lds	r24, 0x0BCF
    1812:	88 23       	and	r24, r24
    1814:	31 f5       	brne	.+76     	; 0x1862 <__vector_15+0xb4>
    1816:	36 c0       	rjmp	.+108    	; 0x1884 <__vector_15+0xd6>
	{
		while(compareTimes(time_operation_header->activationTime, currentTime) == 0)
		{
			OM_ProccessOperation(&time_operation_header->operationHeader);
    1818:	ce 01       	movw	r24, r28
    181a:	03 96       	adiw	r24, 0x03	; 3
    181c:	0e 94 b6 06 	call	0xd6c	; 0xd6c <OM_ProccessOperation>
			
			time_operation_header = (uint16_t)time_operation_header + getCommandArgsLength(&time_operation_header->operationHeader.opCode) + sizeof(TIME_OPERATION_HEADER_t);
    1820:	c0 91 bc 0b 	lds	r28, 0x0BBC
    1824:	d0 91 bd 0b 	lds	r29, 0x0BBD
    1828:	ce 01       	movw	r24, r28
    182a:	05 96       	adiw	r24, 0x05	; 5
    182c:	0e 94 8e 06 	call	0xd1c	; 0xd1c <getCommandArgsLength>
    1830:	26 96       	adiw	r28, 0x06	; 6
    1832:	c8 0f       	add	r28, r24
    1834:	d1 1d       	adc	r29, r1
    1836:	d0 93 bd 0b 	sts	0x0BBD, r29
    183a:	c0 93 bc 0b 	sts	0x0BBC, r28
			
			if(time_operation_header >= ((uint16_t)&runningConfiguration) + TIME_OPERATION_LIST_END_ADDRESS + OPERATION_TABLE_END_ADDR )
    183e:	80 91 a1 0c 	lds	r24, 0x0CA1
    1842:	90 e0       	ldi	r25, 0x00	; 0
    1844:	8b 55       	subi	r24, 0x5B	; 91
    1846:	93 4f       	sbci	r25, 0xF3	; 243
    1848:	c8 17       	cp	r28, r24
    184a:	d9 07       	cpc	r29, r25
    184c:	50 f0       	brcs	.+20     	; 0x1862 <__vector_15+0xb4>
			{
				time_operation_header = (TIME_OPERATION_HEADER_t*)&runningConfiguration.raw[TIME_OPERATION_LIST_START_ADDRESS + OPERATION_TABLE_END_ADDR];
    184e:	80 91 9f 0c 	lds	r24, 0x0C9F
    1852:	90 e0       	ldi	r25, 0x00	; 0
    1854:	8b 55       	subi	r24, 0x5B	; 91
    1856:	93 4f       	sbci	r25, 0xF3	; 243
    1858:	90 93 bd 0b 	sts	0x0BBD, r25
    185c:	80 93 bc 0b 	sts	0x0BBC, r24
				break;
    1860:	11 c0       	rjmp	.+34     	; 0x1884 <__vector_15+0xd6>
	}
	
	//Check Time Operations
	if(validTime)
	{
		while(compareTimes(time_operation_header->activationTime, currentTime) == 0)
    1862:	c0 91 bc 0b 	lds	r28, 0x0BBC
    1866:	d0 91 bd 0b 	lds	r29, 0x0BBD
    186a:	68 81       	ld	r22, Y
    186c:	79 81       	ldd	r23, Y+1	; 0x01
    186e:	8a 81       	ldd	r24, Y+2	; 0x02
    1870:	20 91 d3 1b 	lds	r18, 0x1BD3
    1874:	30 91 d4 1b 	lds	r19, 0x1BD4
    1878:	40 91 d5 1b 	lds	r20, 0x1BD5
    187c:	0e 94 75 0b 	call	0x16ea	; 0x16ea <compareTimes>
    1880:	88 23       	and	r24, r24
    1882:	51 f2       	breq	.-108    	; 0x1818 <__vector_15+0x6a>
				time_operation_header = (TIME_OPERATION_HEADER_t*)&runningConfiguration.raw[TIME_OPERATION_LIST_START_ADDRESS + OPERATION_TABLE_END_ADDR];
				break;
			}		
		}
	}
}
    1884:	ff 91       	pop	r31
    1886:	ef 91       	pop	r30
    1888:	df 91       	pop	r29
    188a:	cf 91       	pop	r28
    188c:	bf 91       	pop	r27
    188e:	af 91       	pop	r26
    1890:	9f 91       	pop	r25
    1892:	8f 91       	pop	r24
    1894:	7f 91       	pop	r23
    1896:	6f 91       	pop	r22
    1898:	5f 91       	pop	r21
    189a:	4f 91       	pop	r20
    189c:	3f 91       	pop	r19
    189e:	2f 91       	pop	r18
    18a0:	0f 90       	pop	r0
    18a2:	0b be       	out	0x3b, r0	; 59
    18a4:	0f 90       	pop	r0
    18a6:	0f be       	out	0x3f, r0	; 63
    18a8:	0f 90       	pop	r0
    18aa:	1f 90       	pop	r1
    18ac:	18 95       	reti

000018ae <numWrite>:


//AUXILIARY FUNCTIONS

void numWrite(unsigned int num)
{
    18ae:	cf 93       	push	r28
    18b0:	df 93       	push	r29
    18b2:	ec 01       	movw	r28, r24
	int aux;
	if(num > 9999)
    18b4:	87 e2       	ldi	r24, 0x27	; 39
    18b6:	c0 31       	cpi	r28, 0x10	; 16
    18b8:	d8 07       	cpc	r29, r24
    18ba:	50 f0       	brcs	.+20     	; 0x18d0 <numWrite+0x22>
	{
		aux = num / 10000;
		num = num % 10000;
    18bc:	ce 01       	movw	r24, r28
    18be:	60 e1       	ldi	r22, 0x10	; 16
    18c0:	77 e2       	ldi	r23, 0x27	; 39
    18c2:	0e 94 90 1a 	call	0x3520	; 0x3520 <__udivmodhi4>
    18c6:	ec 01       	movw	r28, r24
		HAL_UartWriteByte(aux+'0');
    18c8:	cb 01       	movw	r24, r22
    18ca:	c0 96       	adiw	r24, 0x30	; 48
    18cc:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <HAL_UartWriteByte>
	}
	if(num > 999)
    18d0:	83 e0       	ldi	r24, 0x03	; 3
    18d2:	c8 3e       	cpi	r28, 0xE8	; 232
    18d4:	d8 07       	cpc	r29, r24
    18d6:	50 f0       	brcs	.+20     	; 0x18ec <numWrite+0x3e>
	{
		aux = num/1000;
		num = num % 1000;
    18d8:	ce 01       	movw	r24, r28
    18da:	68 ee       	ldi	r22, 0xE8	; 232
    18dc:	73 e0       	ldi	r23, 0x03	; 3
    18de:	0e 94 90 1a 	call	0x3520	; 0x3520 <__udivmodhi4>
    18e2:	ec 01       	movw	r28, r24
		HAL_UartWriteByte(aux+'0');
    18e4:	cb 01       	movw	r24, r22
    18e6:	c0 96       	adiw	r24, 0x30	; 48
    18e8:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <HAL_UartWriteByte>
	}
	if(num > 99)
    18ec:	c4 36       	cpi	r28, 0x64	; 100
    18ee:	d1 05       	cpc	r29, r1
    18f0:	50 f0       	brcs	.+20     	; 0x1906 <numWrite+0x58>
	{
		aux = num/100;
		num = num % 100;
    18f2:	ce 01       	movw	r24, r28
    18f4:	64 e6       	ldi	r22, 0x64	; 100
    18f6:	70 e0       	ldi	r23, 0x00	; 0
    18f8:	0e 94 90 1a 	call	0x3520	; 0x3520 <__udivmodhi4>
    18fc:	ec 01       	movw	r28, r24
		HAL_UartWriteByte(aux+'0');
    18fe:	cb 01       	movw	r24, r22
    1900:	c0 96       	adiw	r24, 0x30	; 48
    1902:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <HAL_UartWriteByte>
	}
	if(num > 9)
    1906:	ca 30       	cpi	r28, 0x0A	; 10
    1908:	d1 05       	cpc	r29, r1
    190a:	50 f0       	brcs	.+20     	; 0x1920 <numWrite+0x72>
	{
		aux = num/10;
		num = num % 10;
    190c:	ce 01       	movw	r24, r28
    190e:	6a e0       	ldi	r22, 0x0A	; 10
    1910:	70 e0       	ldi	r23, 0x00	; 0
    1912:	0e 94 90 1a 	call	0x3520	; 0x3520 <__udivmodhi4>
    1916:	ec 01       	movw	r28, r24
		HAL_UartWriteByte(aux+'0');
    1918:	cb 01       	movw	r24, r22
    191a:	c0 96       	adiw	r24, 0x30	; 48
    191c:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <HAL_UartWriteByte>
	}
	HAL_UartWriteByte(num+'0');
    1920:	ce 01       	movw	r24, r28
    1922:	c0 96       	adiw	r24, 0x30	; 48
    1924:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <HAL_UartWriteByte>
}
    1928:	df 91       	pop	r29
    192a:	cf 91       	pop	r28
    192c:	08 95       	ret

0000192e <numWriteHEX>:

void numWriteHEX(unsigned int num)
{
    192e:	0f 93       	push	r16
    1930:	1f 93       	push	r17
    1932:	cf 93       	push	r28
    1934:	df 93       	push	r29
    1936:	8c 01       	movw	r16, r24
	HAL_UartPrint("0x");
    1938:	8f e3       	ldi	r24, 0x3F	; 63
    193a:	92 e0       	ldi	r25, 0x02	; 2
    193c:	0e 94 8a 0f 	call	0x1f14	; 0x1f14 <HAL_UartPrint>
	int aux = num;
    1940:	e8 01       	movw	r28, r16
	char c;
	do
	{
		c = (aux & 0xF0)>>4;
    1942:	ce 01       	movw	r24, r28
    1944:	80 7f       	andi	r24, 0xF0	; 240
    1946:	90 70       	andi	r25, 0x00	; 0
    1948:	24 e0       	ldi	r18, 0x04	; 4
    194a:	95 95       	asr	r25
    194c:	87 95       	ror	r24
    194e:	2a 95       	dec	r18
    1950:	e1 f7       	brne	.-8      	; 0x194a <numWriteHEX+0x1c>
    1952:	28 2f       	mov	r18, r24
    1954:	90 e0       	ldi	r25, 0x00	; 0
		if(c <= 9)
    1956:	2a 30       	cpi	r18, 0x0A	; 10
    1958:	10 f4       	brcc	.+4      	; 0x195e <numWriteHEX+0x30>
		HAL_UartWriteByte(c + '0');
    195a:	c0 96       	adiw	r24, 0x30	; 48
    195c:	01 c0       	rjmp	.+2      	; 0x1960 <numWriteHEX+0x32>
		else
		HAL_UartWriteByte((c - 10) + 'A');
    195e:	c7 96       	adiw	r24, 0x37	; 55
    1960:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <HAL_UartWriteByte>
		
		c = (aux & 0xF);
    1964:	2c 2f       	mov	r18, r28
    1966:	2f 70       	andi	r18, 0x0F	; 15
    1968:	82 2f       	mov	r24, r18
    196a:	90 e0       	ldi	r25, 0x00	; 0
		if(c <= 9)
    196c:	2a 30       	cpi	r18, 0x0A	; 10
    196e:	10 f4       	brcc	.+4      	; 0x1974 <numWriteHEX+0x46>
		HAL_UartWriteByte(c + '0');
    1970:	c0 96       	adiw	r24, 0x30	; 48
    1972:	01 c0       	rjmp	.+2      	; 0x1976 <numWriteHEX+0x48>
		else
		HAL_UartWriteByte((c - 10) + 'A');
    1974:	c7 96       	adiw	r24, 0x37	; 55
    1976:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <HAL_UartWriteByte>
		
		aux >>= 8;
    197a:	cd 2f       	mov	r28, r29
    197c:	dd 0f       	add	r29, r29
    197e:	dd 0b       	sbc	r29, r29
	} while (aux != 0);
    1980:	20 97       	sbiw	r28, 0x00	; 0
    1982:	f9 f6       	brne	.-66     	; 0x1942 <numWriteHEX+0x14>
}
    1984:	df 91       	pop	r29
    1986:	cf 91       	pop	r28
    1988:	1f 91       	pop	r17
    198a:	0f 91       	pop	r16
    198c:	08 95       	ret

0000198e <validatePortAction>:
		}
	}
}	

_Bool validatePortAction(PORT_CONFIG_t config, uint8_t mask, _Bool digital, _Bool read)
{
    198e:	ef 92       	push	r14
    1990:	0f 93       	push	r16
    1992:	cf 93       	push	r28
    1994:	df 93       	push	r29
    1996:	00 d0       	rcall	.+0      	; 0x1998 <validatePortAction+0xa>
    1998:	00 d0       	rcall	.+0      	; 0x199a <validatePortAction+0xc>
    199a:	0f 92       	push	r0
    199c:	cd b7       	in	r28, 0x3d	; 61
    199e:	de b7       	in	r29, 0x3e	; 62
	_Bool result;
		
	if(digital)
    19a0:	00 23       	and	r16, r16
    19a2:	29 f0       	breq	.+10     	; 0x19ae <validatePortAction+0x20>
		result = (config.maskAD & mask) == mask;
    19a4:	52 23       	and	r21, r18
    19a6:	e1 e0       	ldi	r30, 0x01	; 1
    19a8:	52 17       	cp	r21, r18
    19aa:	69 f4       	brne	.+26     	; 0x19c6 <validatePortAction+0x38>
    19ac:	0d c0       	rjmp	.+26     	; 0x19c8 <validatePortAction+0x3a>
	else
		result = ((~config.maskAD) & mask) == mask;
    19ae:	a2 2f       	mov	r26, r18
    19b0:	b0 e0       	ldi	r27, 0x00	; 0
    19b2:	65 2f       	mov	r22, r21
    19b4:	70 e0       	ldi	r23, 0x00	; 0
    19b6:	60 95       	com	r22
    19b8:	70 95       	com	r23
    19ba:	6a 23       	and	r22, r26
    19bc:	7b 23       	and	r23, r27
    19be:	e1 e0       	ldi	r30, 0x01	; 1
    19c0:	6a 17       	cp	r22, r26
    19c2:	7b 07       	cpc	r23, r27
    19c4:	09 f0       	breq	.+2      	; 0x19c8 <validatePortAction+0x3a>
    19c6:	e0 e0       	ldi	r30, 0x00	; 0
    19c8:	8e 2f       	mov	r24, r30
		
	if(read)
    19ca:	ee 20       	and	r14, r14
    19cc:	79 f0       	breq	.+30     	; 0x19ec <validatePortAction+0x5e>
		result &= ((~config.maskIO) & mask) == mask;
    19ce:	30 e0       	ldi	r19, 0x00	; 0
    19d0:	50 e0       	ldi	r21, 0x00	; 0
    19d2:	40 95       	com	r20
    19d4:	50 95       	com	r21
    19d6:	42 23       	and	r20, r18
    19d8:	53 23       	and	r21, r19
    19da:	e1 e0       	ldi	r30, 0x01	; 1
    19dc:	f0 e0       	ldi	r31, 0x00	; 0
    19de:	42 17       	cp	r20, r18
    19e0:	53 07       	cpc	r21, r19
    19e2:	11 f0       	breq	.+4      	; 0x19e8 <validatePortAction+0x5a>
    19e4:	e0 e0       	ldi	r30, 0x00	; 0
    19e6:	f0 e0       	ldi	r31, 0x00	; 0
    19e8:	8e 23       	and	r24, r30
    19ea:	08 c0       	rjmp	.+16     	; 0x19fc <validatePortAction+0x6e>
	else
		result &= (config.maskIO & mask) == mask;
    19ec:	42 23       	and	r20, r18
    19ee:	61 e0       	ldi	r22, 0x01	; 1
    19f0:	70 e0       	ldi	r23, 0x00	; 0
    19f2:	42 17       	cp	r20, r18
    19f4:	11 f0       	breq	.+4      	; 0x19fa <validatePortAction+0x6c>
    19f6:	60 e0       	ldi	r22, 0x00	; 0
    19f8:	70 e0       	ldi	r23, 0x00	; 0
    19fa:	86 23       	and	r24, r22
		
	return result;
}
    19fc:	0f 90       	pop	r0
    19fe:	0f 90       	pop	r0
    1a00:	0f 90       	pop	r0
    1a02:	0f 90       	pop	r0
    1a04:	0f 90       	pop	r0
    1a06:	df 91       	pop	r29
    1a08:	cf 91       	pop	r28
    1a0a:	0f 91       	pop	r16
    1a0c:	ef 90       	pop	r14
    1a0e:	08 95       	ret

00001a10 <proccessDigitalPortAction>:

_Bool proccessDigitalPortAction(uint8_t port, uint8_t mask, _Bool read, uint8_t value, uint16_t sourceAddress)
{
    1a10:	df 92       	push	r13
    1a12:	ef 92       	push	r14
    1a14:	ff 92       	push	r15
    1a16:	0f 93       	push	r16
    1a18:	1f 93       	push	r17
    1a1a:	cf 93       	push	r28
    1a1c:	df 93       	push	r29
    1a1e:	d8 2e       	mov	r13, r24
    1a20:	c6 2f       	mov	r28, r22
    1a22:	f4 2e       	mov	r15, r20
    1a24:	12 2f       	mov	r17, r18
    1a26:	d0 2f       	mov	r29, r16
	switch(port)
    1a28:	83 e0       	ldi	r24, 0x03	; 3
    1a2a:	d8 16       	cp	r13, r24
    1a2c:	09 f4       	brne	.+2      	; 0x1a30 <proccessDigitalPortAction+0x20>
    1a2e:	75 c0       	rjmp	.+234    	; 0x1b1a <proccessDigitalPortAction+0x10a>
    1a30:	8d 15       	cp	r24, r13
    1a32:	38 f0       	brcs	.+14     	; 0x1a42 <proccessDigitalPortAction+0x32>
    1a34:	81 e0       	ldi	r24, 0x01	; 1
    1a36:	d8 16       	cp	r13, r24
    1a38:	81 f1       	breq	.+96     	; 0x1a9a <proccessDigitalPortAction+0x8a>
    1a3a:	8d 15       	cp	r24, r13
    1a3c:	08 f4       	brcc	.+2      	; 0x1a40 <proccessDigitalPortAction+0x30>
    1a3e:	4d c0       	rjmp	.+154    	; 0x1ada <proccessDigitalPortAction+0xca>
    1a40:	0c c0       	rjmp	.+24     	; 0x1a5a <proccessDigitalPortAction+0x4a>
    1a42:	85 e0       	ldi	r24, 0x05	; 5
    1a44:	d8 16       	cp	r13, r24
    1a46:	09 f4       	brne	.+2      	; 0x1a4a <proccessDigitalPortAction+0x3a>
    1a48:	a8 c0       	rjmp	.+336    	; 0x1b9a <proccessDigitalPortAction+0x18a>
    1a4a:	d8 16       	cp	r13, r24
    1a4c:	08 f4       	brcc	.+2      	; 0x1a50 <proccessDigitalPortAction+0x40>
    1a4e:	85 c0       	rjmp	.+266    	; 0x1b5a <proccessDigitalPortAction+0x14a>
    1a50:	86 e0       	ldi	r24, 0x06	; 6
    1a52:	d8 16       	cp	r13, r24
    1a54:	09 f0       	breq	.+2      	; 0x1a58 <proccessDigitalPortAction+0x48>
    1a56:	dd c0       	rjmp	.+442    	; 0x1c12 <proccessDigitalPortAction+0x202>
    1a58:	be c0       	rjmp	.+380    	; 0x1bd6 <proccessDigitalPortAction+0x1c6>
	{
		case 0: //PORTA
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PA, mask, true, read))
    1a5a:	40 91 f4 0b 	lds	r20, 0x0BF4
    1a5e:	50 91 f5 0b 	lds	r21, 0x0BF5
    1a62:	60 91 f6 0b 	lds	r22, 0x0BF6
    1a66:	70 91 f7 0b 	lds	r23, 0x0BF7
    1a6a:	80 91 f8 0b 	lds	r24, 0x0BF8
    1a6e:	2c 2f       	mov	r18, r28
    1a70:	01 e0       	ldi	r16, 0x01	; 1
    1a72:	ef 2c       	mov	r14, r15
    1a74:	0e 94 c7 0c 	call	0x198e	; 0x198e <validatePortAction>
    1a78:	88 23       	and	r24, r24
    1a7a:	09 f4       	brne	.+2      	; 0x1a7e <proccessDigitalPortAction+0x6e>
    1a7c:	ca c0       	rjmp	.+404    	; 0x1c12 <proccessDigitalPortAction+0x202>
				return false;

			if(!read)
    1a7e:	ff 20       	and	r15, r15
    1a80:	09 f0       	breq	.+2      	; 0x1a84 <proccessDigitalPortAction+0x74>
    1a82:	d0 c0       	rjmp	.+416    	; 0x1c24 <proccessDigitalPortAction+0x214>
*  void    HAL_GPIO_##name##_pullup()
*  uint8_t HAL_GPIO_##name##_read()
*  uint8_t HAL_GPIO_##name##_state()
*/

HAL_GPIO_PORT(PORTA, A);
    1a84:	92 b1       	in	r25, 0x02	; 2
			{			
				HAL_GPIO_PORTA_set(value & mask);
    1a86:	81 2f       	mov	r24, r17
    1a88:	8c 23       	and	r24, r28
    1a8a:	89 2b       	or	r24, r25
    1a8c:	82 b9       	out	0x02, r24	; 2
    1a8e:	82 b1       	in	r24, 0x02	; 2
				HAL_GPIO_PORTA_clr(~value & mask);	
    1a90:	c0 95       	com	r28
    1a92:	c1 2b       	or	r28, r17
    1a94:	c8 23       	and	r28, r24
    1a96:	c2 b9       	out	0x02, r28	; 2
    1a98:	ce c0       	rjmp	.+412    	; 0x1c36 <proccessDigitalPortAction+0x226>
			}
		break;
		
		case 1: //PORTB
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PB, mask, true, read))
    1a9a:	40 91 f9 0b 	lds	r20, 0x0BF9
    1a9e:	50 91 fa 0b 	lds	r21, 0x0BFA
    1aa2:	60 91 fb 0b 	lds	r22, 0x0BFB
    1aa6:	70 91 fc 0b 	lds	r23, 0x0BFC
    1aaa:	80 91 fd 0b 	lds	r24, 0x0BFD
    1aae:	2c 2f       	mov	r18, r28
    1ab0:	01 e0       	ldi	r16, 0x01	; 1
    1ab2:	ef 2c       	mov	r14, r15
    1ab4:	0e 94 c7 0c 	call	0x198e	; 0x198e <validatePortAction>
    1ab8:	88 23       	and	r24, r24
    1aba:	09 f4       	brne	.+2      	; 0x1abe <proccessDigitalPortAction+0xae>
    1abc:	aa c0       	rjmp	.+340    	; 0x1c12 <proccessDigitalPortAction+0x202>
				return false;
		
			if(!read)
    1abe:	ff 20       	and	r15, r15
    1ac0:	09 f0       	breq	.+2      	; 0x1ac4 <proccessDigitalPortAction+0xb4>
    1ac2:	b0 c0       	rjmp	.+352    	; 0x1c24 <proccessDigitalPortAction+0x214>
HAL_GPIO_PORT(PORTB, B);
    1ac4:	95 b1       	in	r25, 0x05	; 5
			{
				HAL_GPIO_PORTB_set(value & mask);
    1ac6:	81 2f       	mov	r24, r17
    1ac8:	8c 23       	and	r24, r28
    1aca:	89 2b       	or	r24, r25
    1acc:	85 b9       	out	0x05, r24	; 5
    1ace:	85 b1       	in	r24, 0x05	; 5
				HAL_GPIO_PORTB_clr(~value & mask);
    1ad0:	c0 95       	com	r28
    1ad2:	c1 2b       	or	r28, r17
    1ad4:	c8 23       	and	r28, r24
    1ad6:	c5 b9       	out	0x05, r28	; 5
    1ad8:	ae c0       	rjmp	.+348    	; 0x1c36 <proccessDigitalPortAction+0x226>
			}
		break;
		
		case 2: //PORTC
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PC, mask, true, read))
    1ada:	40 91 fe 0b 	lds	r20, 0x0BFE
    1ade:	50 91 ff 0b 	lds	r21, 0x0BFF
    1ae2:	60 91 00 0c 	lds	r22, 0x0C00
    1ae6:	70 91 01 0c 	lds	r23, 0x0C01
    1aea:	80 91 02 0c 	lds	r24, 0x0C02
    1aee:	2c 2f       	mov	r18, r28
    1af0:	01 e0       	ldi	r16, 0x01	; 1
    1af2:	ef 2c       	mov	r14, r15
    1af4:	0e 94 c7 0c 	call	0x198e	; 0x198e <validatePortAction>
    1af8:	88 23       	and	r24, r24
    1afa:	09 f4       	brne	.+2      	; 0x1afe <proccessDigitalPortAction+0xee>
    1afc:	8a c0       	rjmp	.+276    	; 0x1c12 <proccessDigitalPortAction+0x202>
				return false;
		
			if(!read)
    1afe:	ff 20       	and	r15, r15
    1b00:	09 f0       	breq	.+2      	; 0x1b04 <proccessDigitalPortAction+0xf4>
    1b02:	90 c0       	rjmp	.+288    	; 0x1c24 <proccessDigitalPortAction+0x214>
HAL_GPIO_PORT(PORTC, C);
    1b04:	98 b1       	in	r25, 0x08	; 8
			{
				HAL_GPIO_PORTC_set(value & mask);
    1b06:	81 2f       	mov	r24, r17
    1b08:	8c 23       	and	r24, r28
    1b0a:	89 2b       	or	r24, r25
    1b0c:	88 b9       	out	0x08, r24	; 8
    1b0e:	88 b1       	in	r24, 0x08	; 8
				HAL_GPIO_PORTC_clr(~value & mask);
    1b10:	c0 95       	com	r28
    1b12:	c1 2b       	or	r28, r17
    1b14:	c8 23       	and	r28, r24
    1b16:	c8 b9       	out	0x08, r28	; 8
    1b18:	8e c0       	rjmp	.+284    	; 0x1c36 <proccessDigitalPortAction+0x226>
			}
		break;
		
		case 3: //PORTD
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PD, mask, true, read))
    1b1a:	40 91 03 0c 	lds	r20, 0x0C03
    1b1e:	50 91 04 0c 	lds	r21, 0x0C04
    1b22:	60 91 05 0c 	lds	r22, 0x0C05
    1b26:	70 91 06 0c 	lds	r23, 0x0C06
    1b2a:	80 91 07 0c 	lds	r24, 0x0C07
    1b2e:	2c 2f       	mov	r18, r28
    1b30:	01 e0       	ldi	r16, 0x01	; 1
    1b32:	ef 2c       	mov	r14, r15
    1b34:	0e 94 c7 0c 	call	0x198e	; 0x198e <validatePortAction>
    1b38:	88 23       	and	r24, r24
    1b3a:	09 f4       	brne	.+2      	; 0x1b3e <proccessDigitalPortAction+0x12e>
    1b3c:	6a c0       	rjmp	.+212    	; 0x1c12 <proccessDigitalPortAction+0x202>
				return false;
			
			if(!read)
    1b3e:	ff 20       	and	r15, r15
    1b40:	09 f0       	breq	.+2      	; 0x1b44 <proccessDigitalPortAction+0x134>
    1b42:	70 c0       	rjmp	.+224    	; 0x1c24 <proccessDigitalPortAction+0x214>
HAL_GPIO_PORT(PORTD, D);
    1b44:	9b b1       	in	r25, 0x0b	; 11
			{
				HAL_GPIO_PORTD_set(value & mask);
    1b46:	81 2f       	mov	r24, r17
    1b48:	8c 23       	and	r24, r28
    1b4a:	89 2b       	or	r24, r25
    1b4c:	8b b9       	out	0x0b, r24	; 11
    1b4e:	8b b1       	in	r24, 0x0b	; 11
				HAL_GPIO_PORTD_clr(~value & mask);
    1b50:	c0 95       	com	r28
    1b52:	c1 2b       	or	r28, r17
    1b54:	c8 23       	and	r28, r24
    1b56:	cb b9       	out	0x0b, r28	; 11
    1b58:	6e c0       	rjmp	.+220    	; 0x1c36 <proccessDigitalPortAction+0x226>
			}
		break;
		
		case 4: //PORTE
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PE, mask, true, read))
    1b5a:	40 91 08 0c 	lds	r20, 0x0C08
    1b5e:	50 91 09 0c 	lds	r21, 0x0C09
    1b62:	60 91 0a 0c 	lds	r22, 0x0C0A
    1b66:	70 91 0b 0c 	lds	r23, 0x0C0B
    1b6a:	80 91 0c 0c 	lds	r24, 0x0C0C
    1b6e:	2c 2f       	mov	r18, r28
    1b70:	01 e0       	ldi	r16, 0x01	; 1
    1b72:	ef 2c       	mov	r14, r15
    1b74:	0e 94 c7 0c 	call	0x198e	; 0x198e <validatePortAction>
    1b78:	88 23       	and	r24, r24
    1b7a:	09 f4       	brne	.+2      	; 0x1b7e <proccessDigitalPortAction+0x16e>
    1b7c:	4a c0       	rjmp	.+148    	; 0x1c12 <proccessDigitalPortAction+0x202>
				return false;
			
			if(!read)
    1b7e:	ff 20       	and	r15, r15
    1b80:	09 f0       	breq	.+2      	; 0x1b84 <proccessDigitalPortAction+0x174>
    1b82:	50 c0       	rjmp	.+160    	; 0x1c24 <proccessDigitalPortAction+0x214>
HAL_GPIO_PORT(PORTE, E);
    1b84:	9e b1       	in	r25, 0x0e	; 14
			{
				HAL_GPIO_PORTE_set(value & mask);
    1b86:	81 2f       	mov	r24, r17
    1b88:	8c 23       	and	r24, r28
    1b8a:	89 2b       	or	r24, r25
    1b8c:	8e b9       	out	0x0e, r24	; 14
    1b8e:	8e b1       	in	r24, 0x0e	; 14
				HAL_GPIO_PORTE_clr(~value & mask);
    1b90:	c0 95       	com	r28
    1b92:	c1 2b       	or	r28, r17
    1b94:	c8 23       	and	r28, r24
    1b96:	ce b9       	out	0x0e, r28	; 14
    1b98:	4e c0       	rjmp	.+156    	; 0x1c36 <proccessDigitalPortAction+0x226>
			}
		break;
		
		case 5: //PORTF
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PF, mask, true, read))
    1b9a:	40 91 0d 0c 	lds	r20, 0x0C0D
    1b9e:	50 91 0e 0c 	lds	r21, 0x0C0E
    1ba2:	60 91 0f 0c 	lds	r22, 0x0C0F
    1ba6:	70 91 10 0c 	lds	r23, 0x0C10
    1baa:	80 91 11 0c 	lds	r24, 0x0C11
    1bae:	2c 2f       	mov	r18, r28
    1bb0:	01 e0       	ldi	r16, 0x01	; 1
    1bb2:	ef 2c       	mov	r14, r15
    1bb4:	0e 94 c7 0c 	call	0x198e	; 0x198e <validatePortAction>
    1bb8:	88 23       	and	r24, r24
    1bba:	59 f1       	breq	.+86     	; 0x1c12 <proccessDigitalPortAction+0x202>
				return false;
			
			if(!read)
    1bbc:	ff 20       	and	r15, r15
    1bbe:	91 f5       	brne	.+100    	; 0x1c24 <proccessDigitalPortAction+0x214>
HAL_GPIO_PORT(PORTF, F);
    1bc0:	91 b3       	in	r25, 0x11	; 17
			{
				HAL_GPIO_PORTF_set(value & mask);
    1bc2:	81 2f       	mov	r24, r17
    1bc4:	8c 23       	and	r24, r28
    1bc6:	89 2b       	or	r24, r25
    1bc8:	81 bb       	out	0x11, r24	; 17
    1bca:	81 b3       	in	r24, 0x11	; 17
				HAL_GPIO_PORTF_clr(~value & mask);
    1bcc:	c0 95       	com	r28
    1bce:	c1 2b       	or	r28, r17
    1bd0:	c8 23       	and	r28, r24
    1bd2:	c1 bb       	out	0x11, r28	; 17
    1bd4:	30 c0       	rjmp	.+96     	; 0x1c36 <proccessDigitalPortAction+0x226>
			}
		break;
		
		case 6: //PORTG
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PG, mask, true, read))
    1bd6:	40 91 12 0c 	lds	r20, 0x0C12
    1bda:	50 91 13 0c 	lds	r21, 0x0C13
    1bde:	60 91 14 0c 	lds	r22, 0x0C14
    1be2:	70 91 15 0c 	lds	r23, 0x0C15
    1be6:	80 91 16 0c 	lds	r24, 0x0C16
    1bea:	2c 2f       	mov	r18, r28
    1bec:	01 e0       	ldi	r16, 0x01	; 1
    1bee:	ef 2c       	mov	r14, r15
    1bf0:	0e 94 c7 0c 	call	0x198e	; 0x198e <validatePortAction>
    1bf4:	88 23       	and	r24, r24
    1bf6:	69 f0       	breq	.+26     	; 0x1c12 <proccessDigitalPortAction+0x202>
				return false;
			
			if(!read)
    1bf8:	ff 20       	and	r15, r15
    1bfa:	a1 f4       	brne	.+40     	; 0x1c24 <proccessDigitalPortAction+0x214>
HAL_GPIO_PORT(PORTG, G);
    1bfc:	94 b3       	in	r25, 0x14	; 20
			{
				HAL_GPIO_PORTG_set(value & mask);
    1bfe:	81 2f       	mov	r24, r17
    1c00:	8c 23       	and	r24, r28
    1c02:	89 2b       	or	r24, r25
    1c04:	84 bb       	out	0x14, r24	; 20
    1c06:	84 b3       	in	r24, 0x14	; 20
				HAL_GPIO_PORTG_clr(~value & mask);
    1c08:	c0 95       	com	r28
    1c0a:	c1 2b       	or	r28, r17
    1c0c:	c8 23       	and	r28, r24
    1c0e:	c4 bb       	out	0x14, r28	; 20
    1c10:	12 c0       	rjmp	.+36     	; 0x1c36 <proccessDigitalPortAction+0x226>
			}
		break;
		
		case 6: //PORTG
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PG, mask, true, read))
				return false;
    1c12:	80 e0       	ldi	r24, 0x00	; 0
		digitalResponse.dir = sourceAddress;
		//TODO: Send a DIGITAL_READ_RESPONSE_MESSAGE_t
	}
	
	return true;
}
    1c14:	df 91       	pop	r29
    1c16:	cf 91       	pop	r28
    1c18:	1f 91       	pop	r17
    1c1a:	0f 91       	pop	r16
    1c1c:	ff 90       	pop	r15
    1c1e:	ef 90       	pop	r14
    1c20:	df 90       	pop	r13
    1c22:	08 95       	ret
		break;
	}
	
	if(read)
	{
		digitalResponse.value = lastValuesD[port];
    1c24:	ed 2d       	mov	r30, r13
    1c26:	f0 e0       	ldi	r31, 0x00	; 0
    1c28:	ea 5f       	subi	r30, 0xFA	; 250
    1c2a:	f5 4f       	sbci	r31, 0xF5	; 245
    1c2c:	80 81       	ld	r24, Z
    1c2e:	80 93 c1 0b 	sts	0x0BC1, r24
		digitalResponse.dir = sourceAddress;
    1c32:	d0 93 c0 0b 	sts	0x0BC0, r29
		//TODO: Send a DIGITAL_READ_RESPONSE_MESSAGE_t
	}
	
	return true;
    1c36:	81 e0       	ldi	r24, 0x01	; 1
    1c38:	ed cf       	rjmp	.-38     	; 0x1c14 <proccessDigitalPortAction+0x204>

00001c3a <analogPort_Handler>:
		}
	}
}

void analogPort_Handler(OPERATION_HEADER_t* operation_header, uint16_t sourceAddress)
{
    1c3a:	0f 93       	push	r16
    1c3c:	1f 93       	push	r17
    1c3e:	8b 01       	movw	r16, r22
	if(operation_header->opCode == AnalogWrite)
    1c40:	fc 01       	movw	r30, r24
    1c42:	82 81       	ldd	r24, Z+2	; 0x02
    1c44:	80 31       	cpi	r24, 0x10	; 16
    1c46:	41 f4       	brne	.+16     	; 0x1c58 <analogPort_Handler+0x1e>
	{
		DIGITAL_WRITE_MESSAGE_t* msg = (DIGITAL_WRITE_MESSAGE_t*)(operation_header->opCode + 1);
		//TODO: To consider the time param
		if(!proccessDigitalPortAction(msg->dir, msg->mask, false,  msg->value, sourceAddress))
    1c48:	80 91 11 00 	lds	r24, 0x0011
    1c4c:	60 91 12 00 	lds	r22, 0x0012
    1c50:	40 e0       	ldi	r20, 0x00	; 0
    1c52:	20 91 13 00 	lds	r18, 0x0013
    1c56:	15 c0       	rjmp	.+42     	; 0x1c82 <analogPort_Handler+0x48>
		{
			//TODO:SEND ERROR MESSAGE
		}
	}else if(operation_header->opCode == AnalogRead)
    1c58:	81 31       	cpi	r24, 0x11	; 17
    1c5a:	61 f4       	brne	.+24     	; 0x1c74 <analogPort_Handler+0x3a>
	{
		DIGITAL_SWITCH_MESSAGE_t* msg = (DIGITAL_SWITCH_MESSAGE_t*)(operation_header->opCode + 1);
		//TODO: To consider the time param
		if(!proccessDigitalPortAction(msg->dir, msg->mask, false, ~lastValuesD[msg->dir], sourceAddress))
    1c5c:	80 91 12 00 	lds	r24, 0x0012
    1c60:	e8 2f       	mov	r30, r24
    1c62:	f0 e0       	ldi	r31, 0x00	; 0
    1c64:	ea 5f       	subi	r30, 0xFA	; 250
    1c66:	f5 4f       	sbci	r31, 0xF5	; 245
    1c68:	20 81       	ld	r18, Z
    1c6a:	20 95       	com	r18
    1c6c:	60 91 13 00 	lds	r22, 0x0013
    1c70:	40 e0       	ldi	r20, 0x00	; 0
    1c72:	07 c0       	rjmp	.+14     	; 0x1c82 <analogPort_Handler+0x48>
		{
			//TODO:SEND ERROR MESSAGE
		}
	}else if(operation_header->opCode == AnalogReadResponse)
    1c74:	82 31       	cpi	r24, 0x12	; 18
    1c76:	39 f4       	brne	.+14     	; 0x1c86 <analogPort_Handler+0x4c>
	{
		DIGITAL_READ_MESSAGE_t* msg = (DIGITAL_READ_MESSAGE_t*)(operation_header->opCode + 1);
		if(!proccessDigitalPortAction(msg->dir, 0, true,  0, sourceAddress))
    1c78:	80 91 13 00 	lds	r24, 0x0013
    1c7c:	60 e0       	ldi	r22, 0x00	; 0
    1c7e:	41 e0       	ldi	r20, 0x01	; 1
    1c80:	20 e0       	ldi	r18, 0x00	; 0
    1c82:	0e 94 08 0d 	call	0x1a10	; 0x1a10 <proccessDigitalPortAction>
		{
			//TODO:SEND ERROR MESSAGE
		}
	}
}	
    1c86:	1f 91       	pop	r17
    1c88:	0f 91       	pop	r16
    1c8a:	08 95       	ret

00001c8c <digitalPort_Handler>:
void portModule_TaskHandler(void)
{
}

void digitalPort_Handler(OPERATION_HEADER_t* operation_header, uint16_t sourceAddress)
{
    1c8c:	0f 93       	push	r16
    1c8e:	1f 93       	push	r17
    1c90:	8b 01       	movw	r16, r22
	if(operation_header->opCode == DigitalWrite)
    1c92:	fc 01       	movw	r30, r24
    1c94:	82 81       	ldd	r24, Z+2	; 0x02
    1c96:	85 30       	cpi	r24, 0x05	; 5
    1c98:	41 f4       	brne	.+16     	; 0x1caa <digitalPort_Handler+0x1e>
	{
		DIGITAL_WRITE_MESSAGE_t* msg = (DIGITAL_WRITE_MESSAGE_t*)(operation_header->opCode + 1);
		//TODO: Handle the time param
		if(!proccessDigitalPortAction(msg->dir, msg->mask, false,  msg->value, sourceAddress))
    1c9a:	80 91 06 00 	lds	r24, 0x0006
    1c9e:	60 91 07 00 	lds	r22, 0x0007
    1ca2:	40 e0       	ldi	r20, 0x00	; 0
    1ca4:	20 91 08 00 	lds	r18, 0x0008
    1ca8:	1a c0       	rjmp	.+52     	; 0x1cde <digitalPort_Handler+0x52>
		{
			//TODO:SEND ERROR MESSAGE (INVALID OPERATION)
		}
	}else if(operation_header->opCode == DigitalSwitch)
    1caa:	86 30       	cpi	r24, 0x06	; 6
    1cac:	61 f4       	brne	.+24     	; 0x1cc6 <digitalPort_Handler+0x3a>
	{
		DIGITAL_SWITCH_MESSAGE_t* msg = (DIGITAL_SWITCH_MESSAGE_t*)(operation_header->opCode + 1);
		//TODO: Handle the time param
		if(!proccessDigitalPortAction(msg->dir, msg->mask, false,  ~lastValuesD[msg->dir], sourceAddress))
    1cae:	80 91 07 00 	lds	r24, 0x0007
    1cb2:	e8 2f       	mov	r30, r24
    1cb4:	f0 e0       	ldi	r31, 0x00	; 0
    1cb6:	ea 5f       	subi	r30, 0xFA	; 250
    1cb8:	f5 4f       	sbci	r31, 0xF5	; 245
    1cba:	20 81       	ld	r18, Z
    1cbc:	20 95       	com	r18
    1cbe:	60 91 08 00 	lds	r22, 0x0008
    1cc2:	40 e0       	ldi	r20, 0x00	; 0
    1cc4:	0c c0       	rjmp	.+24     	; 0x1cde <digitalPort_Handler+0x52>
		{
			//TODO:SEND ERROR MESSAGE (INVALID OPERATION)
		}
	}else if(operation_header->opCode == DigitalRead)
    1cc6:	87 30       	cpi	r24, 0x07	; 7
    1cc8:	19 f4       	brne	.+6      	; 0x1cd0 <digitalPort_Handler+0x44>
	{
		DIGITAL_READ_MESSAGE_t* msg = (DIGITAL_READ_MESSAGE_t*)(operation_header->opCode + 1);
		if(!proccessDigitalPortAction(msg->dir, 0, true,  0, sourceAddress))
    1cca:	80 91 08 00 	lds	r24, 0x0008
    1cce:	04 c0       	rjmp	.+8      	; 0x1cd8 <digitalPort_Handler+0x4c>
		{
			//TODO:SEND ERROR MESSAGE (INVALID OPERATION)
		}
	}else if(operation_header->opCode == DigitalReadResponse) //As action
    1cd0:	88 30       	cpi	r24, 0x08	; 8
    1cd2:	39 f4       	brne	.+14     	; 0x1ce2 <digitalPort_Handler+0x56>
	{
		DIGITAL_READ_MESSAGE_t* msg = (DIGITAL_READ_MESSAGE_t*)(operation_header->opCode + 1);
		if(!proccessDigitalPortAction(msg->dir, 0, true,  0, sourceAddress))
    1cd4:	80 91 09 00 	lds	r24, 0x0009
    1cd8:	60 e0       	ldi	r22, 0x00	; 0
    1cda:	41 e0       	ldi	r20, 0x01	; 1
    1cdc:	20 e0       	ldi	r18, 0x00	; 0
    1cde:	0e 94 08 0d 	call	0x1a10	; 0x1a10 <proccessDigitalPortAction>
		{
			//TODO:SEND ERROR MESSAGE (INVALID OPERATION)
		}
	}
}
    1ce2:	1f 91       	pop	r17
    1ce4:	0f 91       	pop	r16
    1ce6:	08 95       	ret

00001ce8 <networkHandler>:
{
}

void networkHandler(OPERATION_HEADER_t* operation_header, uint16_t sourceAddress)
{
	if(operation_header->opCode == RouteTableRead)
    1ce8:	fc 01       	movw	r30, r24
    1cea:	82 81       	ldd	r24, Z+2	; 0x02
    1cec:	81 30       	cpi	r24, 0x01	; 1
    1cee:	11 f4       	brne	.+4      	; 0x1cf4 <networkHandler+0xc>
	{
		uint8_t table_length = NWK_ROUTE_TABLE_SIZE * sizeof(NwkRouteTableRecord_t);
		ROUTE_TABLE_READ_RESPONSE_HEADER_t* response;
		response->length = table_length;
		NWK_RouteTable();
    1cf0:	0e 94 54 13 	call	0x26a8	; 0x26a8 <NWK_RouteTable>
    1cf4:	08 95       	ret

00001cf6 <HAL_Init>:

/*****************************************************************************
*****************************************************************************/
void HAL_Init(void)
{
  MCUSR = 0;
    1cf6:	14 be       	out	0x34, r1	; 52
  wdt_disable();
    1cf8:	88 e1       	ldi	r24, 0x18	; 24
    1cfa:	0f b6       	in	r0, 0x3f	; 63
    1cfc:	f8 94       	cli
    1cfe:	80 93 60 00 	sts	0x0060, r24
    1d02:	10 92 60 00 	sts	0x0060, r1
    1d06:	0f be       	out	0x3f, r0	; 63
  SYS_EnableInterrupts();
    1d08:	78 94       	sei

  HAL_TimerInit();
    1d0a:	0e 94 9b 0e 	call	0x1d36	; 0x1d36 <HAL_TimerInit>
}
    1d0e:	08 95       	ret

00001d10 <HAL_Delay>:

/*****************************************************************************
*****************************************************************************/
void HAL_Delay(uint8_t us)
{
  HAL_TimerDelay(us);
    1d10:	90 e0       	ldi	r25, 0x00	; 0
    1d12:	0e 94 b0 0e 	call	0x1d60	; 0x1d60 <HAL_TimerDelay>
}
    1d16:	08 95       	ret

00001d18 <__vector_13>:
}

/*****************************************************************************
*****************************************************************************/
ISR(TIMER2_COMPA_vect)
{
    1d18:	1f 92       	push	r1
    1d1a:	0f 92       	push	r0
    1d1c:	0f b6       	in	r0, 0x3f	; 63
    1d1e:	0f 92       	push	r0
    1d20:	11 24       	eor	r1, r1
    1d22:	8f 93       	push	r24
  halSleepTimerEvent = true;
    1d24:	81 e0       	ldi	r24, 0x01	; 1
    1d26:	80 93 e5 03 	sts	0x03E5, r24
}
    1d2a:	8f 91       	pop	r24
    1d2c:	0f 90       	pop	r0
    1d2e:	0f be       	out	0x3f, r0	; 63
    1d30:	0f 90       	pop	r0
    1d32:	1f 90       	pop	r1
    1d34:	18 95       	reti

00001d36 <HAL_TimerInit>:

/*****************************************************************************
*****************************************************************************/
void HAL_TimerInit(void)
{
  halTimerIrqCount = 0;
    1d36:	10 92 c2 0b 	sts	0x0BC2, r1

  OCR4A = ((F_CPU / 1000ul) / TIMER_PRESCALER) * HAL_TIMER_INTERVAL;
    1d3a:	80 e1       	ldi	r24, 0x10	; 16
    1d3c:	97 e2       	ldi	r25, 0x27	; 39
    1d3e:	90 93 a9 00 	sts	0x00A9, r25
    1d42:	80 93 a8 00 	sts	0x00A8, r24
  TCCR4B = (1 << WGM12);              // CTC mode
    1d46:	e1 ea       	ldi	r30, 0xA1	; 161
    1d48:	f0 e0       	ldi	r31, 0x00	; 0
    1d4a:	88 e0       	ldi	r24, 0x08	; 8
    1d4c:	80 83       	st	Z, r24
  TCCR4B |= (1 << CS11);              // Prescaler 8
    1d4e:	80 81       	ld	r24, Z
    1d50:	82 60       	ori	r24, 0x02	; 2
    1d52:	80 83       	st	Z, r24
  TIMSK4 |= (1 << OCIE4A);            // Enable TC4 interrupt
    1d54:	e2 e7       	ldi	r30, 0x72	; 114
    1d56:	f0 e0       	ldi	r31, 0x00	; 0
    1d58:	80 81       	ld	r24, Z
    1d5a:	82 60       	ori	r24, 0x02	; 2
    1d5c:	80 83       	st	Z, r24
}
    1d5e:	08 95       	ret

00001d60 <HAL_TimerDelay>:
*****************************************************************************/
void HAL_TimerDelay(uint16_t us)
{
  PRAGMA(diag_suppress=Pa082);

  OCR4B = TCNT4 + us;
    1d60:	20 91 a4 00 	lds	r18, 0x00A4
    1d64:	30 91 a5 00 	lds	r19, 0x00A5
    1d68:	28 0f       	add	r18, r24
    1d6a:	39 1f       	adc	r19, r25
    1d6c:	30 93 ab 00 	sts	0x00AB, r19
    1d70:	20 93 aa 00 	sts	0x00AA, r18
  if (OCR4B > OCR4A)
    1d74:	20 91 aa 00 	lds	r18, 0x00AA
    1d78:	30 91 ab 00 	lds	r19, 0x00AB
    1d7c:	80 91 a8 00 	lds	r24, 0x00A8
    1d80:	90 91 a9 00 	lds	r25, 0x00A9
    1d84:	82 17       	cp	r24, r18
    1d86:	93 07       	cpc	r25, r19
    1d88:	70 f4       	brcc	.+28     	; 0x1da6 <HAL_TimerDelay+0x46>
    OCR4B -= OCR4A;
    1d8a:	80 91 aa 00 	lds	r24, 0x00AA
    1d8e:	90 91 ab 00 	lds	r25, 0x00AB
    1d92:	20 91 a8 00 	lds	r18, 0x00A8
    1d96:	30 91 a9 00 	lds	r19, 0x00A9
    1d9a:	82 1b       	sub	r24, r18
    1d9c:	93 0b       	sbc	r25, r19
    1d9e:	90 93 ab 00 	sts	0x00AB, r25
    1da2:	80 93 aa 00 	sts	0x00AA, r24

  halTimerDelayInt = 0;
    1da6:	10 92 e6 03 	sts	0x03E6, r1
  TIMSK4 |= (1 << OCIE4B);
    1daa:	80 91 72 00 	lds	r24, 0x0072
    1dae:	84 60       	ori	r24, 0x04	; 4
    1db0:	80 93 72 00 	sts	0x0072, r24
  while (0 == halTimerDelayInt);
    1db4:	80 91 e6 03 	lds	r24, 0x03E6
    1db8:	88 23       	and	r24, r24
    1dba:	e1 f3       	breq	.-8      	; 0x1db4 <HAL_TimerDelay+0x54>
  TIMSK4 &= ~(1 << OCIE4B);
    1dbc:	80 91 72 00 	lds	r24, 0x0072
    1dc0:	8b 7f       	andi	r24, 0xFB	; 251
    1dc2:	80 93 72 00 	sts	0x0072, r24

  PRAGMA(diag_default=Pa082);
}
    1dc6:	08 95       	ret

00001dc8 <__vector_42>:

/*****************************************************************************
*****************************************************************************/
ISR(TIMER4_COMPA_vect)
{
    1dc8:	1f 92       	push	r1
    1dca:	0f 92       	push	r0
    1dcc:	0f b6       	in	r0, 0x3f	; 63
    1dce:	0f 92       	push	r0
    1dd0:	11 24       	eor	r1, r1
    1dd2:	8f 93       	push	r24
  halTimerIrqCount++;
    1dd4:	80 91 c2 0b 	lds	r24, 0x0BC2
    1dd8:	8f 5f       	subi	r24, 0xFF	; 255
    1dda:	80 93 c2 0b 	sts	0x0BC2, r24
}
    1dde:	8f 91       	pop	r24
    1de0:	0f 90       	pop	r0
    1de2:	0f be       	out	0x3f, r0	; 63
    1de4:	0f 90       	pop	r0
    1de6:	1f 90       	pop	r1
    1de8:	18 95       	reti

00001dea <__vector_43>:

/*****************************************************************************
*****************************************************************************/
ISR(TIMER4_COMPB_vect)
{
    1dea:	1f 92       	push	r1
    1dec:	0f 92       	push	r0
    1dee:	0f b6       	in	r0, 0x3f	; 63
    1df0:	0f 92       	push	r0
    1df2:	11 24       	eor	r1, r1
    1df4:	8f 93       	push	r24
  halTimerDelayInt = 1;
    1df6:	81 e0       	ldi	r24, 0x01	; 1
    1df8:	80 93 e6 03 	sts	0x03E6, r24
}
    1dfc:	8f 91       	pop	r24
    1dfe:	0f 90       	pop	r0
    1e00:	0f be       	out	0x3f, r0	; 63
    1e02:	0f 90       	pop	r0
    1e04:	1f 90       	pop	r1
    1e06:	18 95       	reti

00001e08 <HAL_UartInit>:
static volatile bool newData;

/*****************************************************************************
*****************************************************************************/
void HAL_UartInit(uint32_t baudrate)
{
    1e08:	0f 93       	push	r16
    1e0a:	1f 93       	push	r17
    1e0c:	9b 01       	movw	r18, r22
    1e0e:	ac 01       	movw	r20, r24
  uint32_t brr = ((uint32_t)F_CPU * 2) / (16 * baudrate) - 1;
    1e10:	e4 e0       	ldi	r30, 0x04	; 4
    1e12:	22 0f       	add	r18, r18
    1e14:	33 1f       	adc	r19, r19
    1e16:	44 1f       	adc	r20, r20
    1e18:	55 1f       	adc	r21, r21
    1e1a:	ea 95       	dec	r30
    1e1c:	d1 f7       	brne	.-12     	; 0x1e12 <HAL_UartInit+0xa>
    1e1e:	60 e0       	ldi	r22, 0x00	; 0
    1e20:	74 e2       	ldi	r23, 0x24	; 36
    1e22:	84 ef       	ldi	r24, 0xF4	; 244
    1e24:	90 e0       	ldi	r25, 0x00	; 0
    1e26:	0e 94 a4 1a 	call	0x3548	; 0x3548 <__udivmodsi4>
    1e2a:	89 01       	movw	r16, r18
    1e2c:	9a 01       	movw	r18, r20
    1e2e:	01 50       	subi	r16, 0x01	; 1
    1e30:	10 40       	sbci	r17, 0x00	; 0
    1e32:	20 40       	sbci	r18, 0x00	; 0
    1e34:	30 40       	sbci	r19, 0x00	; 0

  UBRRxH = (brr >> 8) & 0xff;
    1e36:	bb 27       	eor	r27, r27
    1e38:	a3 2f       	mov	r26, r19
    1e3a:	92 2f       	mov	r25, r18
    1e3c:	81 2f       	mov	r24, r17
    1e3e:	80 93 c5 00 	sts	0x00C5, r24
  UBRRxL = (brr & 0xff);
    1e42:	00 93 c4 00 	sts	0x00C4, r16
  UCSRxA = (1 << U2X1);
    1e46:	82 e0       	ldi	r24, 0x02	; 2
    1e48:	80 93 c0 00 	sts	0x00C0, r24
  UCSRxB = (1 << TXEN1) | (1 << RXEN1) | (1 << RXCIE1);
    1e4c:	88 e9       	ldi	r24, 0x98	; 152
    1e4e:	80 93 c1 00 	sts	0x00C1, r24
  UCSRxC = (3 << UCSZ10);
    1e52:	86 e0       	ldi	r24, 0x06	; 6
    1e54:	80 93 c2 00 	sts	0x00C2, r24

  txFifo.data = txData;
    1e58:	8d ef       	ldi	r24, 0xFD	; 253
    1e5a:	93 e0       	ldi	r25, 0x03	; 3
    1e5c:	90 93 fc 03 	sts	0x03FC, r25
    1e60:	80 93 fb 03 	sts	0x03FB, r24
  txFifo.size = HAL_UART_TX_FIFO_SIZE;
    1e64:	20 e8       	ldi	r18, 0x80	; 128
    1e66:	30 e0       	ldi	r19, 0x00	; 0
    1e68:	30 93 f8 03 	sts	0x03F8, r19
    1e6c:	20 93 f7 03 	sts	0x03F7, r18
  txFifo.bytes = 0;
    1e70:	10 92 fa 03 	sts	0x03FA, r1
    1e74:	10 92 f9 03 	sts	0x03F9, r1
  txFifo.head = 0;
    1e78:	e3 ef       	ldi	r30, 0xF3	; 243
    1e7a:	f3 e0       	ldi	r31, 0x03	; 3
    1e7c:	11 82       	std	Z+1, r1	; 0x01
    1e7e:	10 82       	st	Z, r1
  txFifo.tail = 0;
    1e80:	13 82       	std	Z+3, r1	; 0x03
    1e82:	12 82       	std	Z+2, r1	; 0x02

  rxFifo.data = rxData;
    1e84:	81 ef       	ldi	r24, 0xF1	; 241
    1e86:	93 e0       	ldi	r25, 0x03	; 3
    1e88:	4e e7       	ldi	r20, 0x7E	; 126
    1e8a:	54 e0       	ldi	r21, 0x04	; 4
    1e8c:	50 93 f2 03 	sts	0x03F2, r21
    1e90:	40 93 f1 03 	sts	0x03F1, r20
  rxFifo.size = HAL_UART_RX_FIFO_SIZE;
    1e94:	fc 01       	movw	r30, r24
    1e96:	34 97       	sbiw	r30, 0x04	; 4
    1e98:	31 83       	std	Z+1, r19	; 0x01
    1e9a:	20 83       	st	Z, r18
  rxFifo.bytes = 0;
    1e9c:	fc 01       	movw	r30, r24
    1e9e:	32 97       	sbiw	r30, 0x02	; 2
    1ea0:	11 82       	std	Z+1, r1	; 0x01
    1ea2:	10 82       	st	Z, r1
  rxFifo.head = 0;
    1ea4:	fc 01       	movw	r30, r24
    1ea6:	38 97       	sbiw	r30, 0x08	; 8
    1ea8:	11 82       	std	Z+1, r1	; 0x01
    1eaa:	10 82       	st	Z, r1
  rxFifo.tail = 0;
    1eac:	13 82       	std	Z+3, r1	; 0x03
    1eae:	12 82       	std	Z+2, r1	; 0x02

  udrEmpty = true;
    1eb0:	81 e0       	ldi	r24, 0x01	; 1
    1eb2:	80 93 e8 03 	sts	0x03E8, r24
  newData = false;
    1eb6:	10 92 e7 03 	sts	0x03E7, r1
}
    1eba:	1f 91       	pop	r17
    1ebc:	0f 91       	pop	r16
    1ebe:	08 95       	ret

00001ec0 <HAL_UartWriteByte>:

/*****************************************************************************
*****************************************************************************/
void HAL_UartWriteByte(uint8_t byte)
{
  if (txFifo.bytes == txFifo.size)
    1ec0:	60 91 f9 03 	lds	r22, 0x03F9
    1ec4:	70 91 fa 03 	lds	r23, 0x03FA
    1ec8:	40 91 f7 03 	lds	r20, 0x03F7
    1ecc:	50 91 f8 03 	lds	r21, 0x03F8
    1ed0:	64 17       	cp	r22, r20
    1ed2:	75 07       	cpc	r23, r21
    1ed4:	f1 f0       	breq	.+60     	; 0x1f12 <HAL_UartWriteByte+0x52>
    return;

  txFifo.data[txFifo.tail++] = byte;
    1ed6:	20 91 f5 03 	lds	r18, 0x03F5
    1eda:	30 91 f6 03 	lds	r19, 0x03F6
    1ede:	e0 91 fb 03 	lds	r30, 0x03FB
    1ee2:	f0 91 fc 03 	lds	r31, 0x03FC
    1ee6:	e2 0f       	add	r30, r18
    1ee8:	f3 1f       	adc	r31, r19
    1eea:	80 83       	st	Z, r24
    1eec:	2f 5f       	subi	r18, 0xFF	; 255
    1eee:	3f 4f       	sbci	r19, 0xFF	; 255
    1ef0:	30 93 f6 03 	sts	0x03F6, r19
    1ef4:	20 93 f5 03 	sts	0x03F5, r18
  if (txFifo.tail == txFifo.size)
    1ef8:	24 17       	cp	r18, r20
    1efa:	35 07       	cpc	r19, r21
    1efc:	21 f4       	brne	.+8      	; 0x1f06 <HAL_UartWriteByte+0x46>
    txFifo.tail = 0;
    1efe:	10 92 f6 03 	sts	0x03F6, r1
    1f02:	10 92 f5 03 	sts	0x03F5, r1
  txFifo.bytes++;
    1f06:	6f 5f       	subi	r22, 0xFF	; 255
    1f08:	7f 4f       	sbci	r23, 0xFF	; 255
    1f0a:	70 93 fa 03 	sts	0x03FA, r23
    1f0e:	60 93 f9 03 	sts	0x03F9, r22
    1f12:	08 95       	ret

00001f14 <HAL_UartPrint>:
}

/*****************************************************************************
*****************************************************************************/
void HAL_UartPrint(const uint8_t* buffer)
{
    1f14:	cf 92       	push	r12
    1f16:	df 92       	push	r13
    1f18:	ff 92       	push	r15
    1f1a:	0f 93       	push	r16
    1f1c:	1f 93       	push	r17
    1f1e:	cf 93       	push	r28
    1f20:	df 93       	push	r29
    1f22:	0f 92       	push	r0
    1f24:	cd b7       	in	r28, 0x3d	; 61
    1f26:	de b7       	in	r29, 0x3e	; 62
    1f28:	f8 2e       	mov	r15, r24
	for (int i = 0; i<strlen(buffer);i++)
    1f2a:	08 2f       	mov	r16, r24
    1f2c:	19 2f       	mov	r17, r25
    1f2e:	cc 24       	eor	r12, r12
    1f30:	dd 24       	eor	r13, r13
    1f32:	0a c0       	rjmp	.+20     	; 0x1f48 <HAL_UartPrint+0x34>
	{
		HAL_UartWriteByte(buffer[i]);
    1f34:	f8 01       	movw	r30, r16
    1f36:	81 91       	ld	r24, Z+
    1f38:	8f 01       	movw	r16, r30
    1f3a:	99 83       	std	Y+1, r25	; 0x01
    1f3c:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <HAL_UartWriteByte>

/*****************************************************************************
*****************************************************************************/
void HAL_UartPrint(const uint8_t* buffer)
{
	for (int i = 0; i<strlen(buffer);i++)
    1f40:	08 94       	sec
    1f42:	c1 1c       	adc	r12, r1
    1f44:	d1 1c       	adc	r13, r1
    1f46:	99 81       	ldd	r25, Y+1	; 0x01
    1f48:	af 2d       	mov	r26, r15
    1f4a:	b9 2f       	mov	r27, r25
    1f4c:	fd 01       	movw	r30, r26
    1f4e:	01 90       	ld	r0, Z+
    1f50:	00 20       	and	r0, r0
    1f52:	e9 f7       	brne	.-6      	; 0x1f4e <HAL_UartPrint+0x3a>
    1f54:	31 97       	sbiw	r30, 0x01	; 1
    1f56:	ea 1b       	sub	r30, r26
    1f58:	fb 0b       	sbc	r31, r27
    1f5a:	ce 16       	cp	r12, r30
    1f5c:	df 06       	cpc	r13, r31
    1f5e:	50 f3       	brcs	.-44     	; 0x1f34 <HAL_UartPrint+0x20>
	{
		HAL_UartWriteByte(buffer[i]);
	}
}
    1f60:	0f 90       	pop	r0
    1f62:	df 91       	pop	r29
    1f64:	cf 91       	pop	r28
    1f66:	1f 91       	pop	r17
    1f68:	0f 91       	pop	r16
    1f6a:	ff 90       	pop	r15
    1f6c:	df 90       	pop	r13
    1f6e:	cf 90       	pop	r12
    1f70:	08 95       	ret

00001f72 <HAL_UartReadByte>:
uint8_t HAL_UartReadByte(void)
{
  uint8_t byte;

  PRAGMA(diag_suppress=Pa082);
  ATOMIC_SECTION_ENTER
    1f72:	9f b7       	in	r25, 0x3f	; 63
    1f74:	f8 94       	cli
    byte = rxFifo.data[rxFifo.head++];
    1f76:	e0 91 f1 03 	lds	r30, 0x03F1
    1f7a:	f0 91 f2 03 	lds	r31, 0x03F2
    1f7e:	20 91 e9 03 	lds	r18, 0x03E9
    1f82:	30 91 ea 03 	lds	r19, 0x03EA
    1f86:	e2 0f       	add	r30, r18
    1f88:	f3 1f       	adc	r31, r19
    1f8a:	80 81       	ld	r24, Z
    1f8c:	2f 5f       	subi	r18, 0xFF	; 255
    1f8e:	3f 4f       	sbci	r19, 0xFF	; 255
    1f90:	30 93 ea 03 	sts	0x03EA, r19
    1f94:	20 93 e9 03 	sts	0x03E9, r18
    if (rxFifo.head == rxFifo.size)
    1f98:	40 91 e9 03 	lds	r20, 0x03E9
    1f9c:	50 91 ea 03 	lds	r21, 0x03EA
    1fa0:	20 91 ed 03 	lds	r18, 0x03ED
    1fa4:	30 91 ee 03 	lds	r19, 0x03EE
    1fa8:	42 17       	cp	r20, r18
    1faa:	53 07       	cpc	r21, r19
    1fac:	21 f4       	brne	.+8      	; 0x1fb6 <HAL_UartReadByte+0x44>
      rxFifo.head = 0;
    1fae:	10 92 ea 03 	sts	0x03EA, r1
    1fb2:	10 92 e9 03 	sts	0x03E9, r1
    rxFifo.bytes--;
    1fb6:	20 91 ef 03 	lds	r18, 0x03EF
    1fba:	30 91 f0 03 	lds	r19, 0x03F0
    1fbe:	21 50       	subi	r18, 0x01	; 1
    1fc0:	30 40       	sbci	r19, 0x00	; 0
    1fc2:	30 93 f0 03 	sts	0x03F0, r19
    1fc6:	20 93 ef 03 	sts	0x03EF, r18
  ATOMIC_SECTION_LEAVE
    1fca:	9f bf       	out	0x3f, r25	; 63
  PRAGMA(diag_default=Pa082);

  return byte;
}
    1fcc:	08 95       	ret

00001fce <__vector_26>:

/*****************************************************************************
*****************************************************************************/
ISR(USARTx_UDRE_vect)
{
    1fce:	1f 92       	push	r1
    1fd0:	0f 92       	push	r0
    1fd2:	0f b6       	in	r0, 0x3f	; 63
    1fd4:	0f 92       	push	r0
    1fd6:	0b b6       	in	r0, 0x3b	; 59
    1fd8:	0f 92       	push	r0
    1fda:	11 24       	eor	r1, r1
    1fdc:	8f 93       	push	r24
    1fde:	ef 93       	push	r30
    1fe0:	ff 93       	push	r31
  udrEmpty = true;
    1fe2:	81 e0       	ldi	r24, 0x01	; 1
    1fe4:	80 93 e8 03 	sts	0x03E8, r24
  UCSRxB &= ~(1 << UDRIE1);
    1fe8:	e1 ec       	ldi	r30, 0xC1	; 193
    1fea:	f0 e0       	ldi	r31, 0x00	; 0
    1fec:	80 81       	ld	r24, Z
    1fee:	8f 7d       	andi	r24, 0xDF	; 223
    1ff0:	80 83       	st	Z, r24
}
    1ff2:	ff 91       	pop	r31
    1ff4:	ef 91       	pop	r30
    1ff6:	8f 91       	pop	r24
    1ff8:	0f 90       	pop	r0
    1ffa:	0b be       	out	0x3b, r0	; 59
    1ffc:	0f 90       	pop	r0
    1ffe:	0f be       	out	0x3f, r0	; 63
    2000:	0f 90       	pop	r0
    2002:	1f 90       	pop	r1
    2004:	18 95       	reti

00002006 <__vector_25>:

/*****************************************************************************
*****************************************************************************/
ISR(USARTx_RX_vect)
{
    2006:	1f 92       	push	r1
    2008:	0f 92       	push	r0
    200a:	0f b6       	in	r0, 0x3f	; 63
    200c:	0f 92       	push	r0
    200e:	0b b6       	in	r0, 0x3b	; 59
    2010:	0f 92       	push	r0
    2012:	11 24       	eor	r1, r1
    2014:	2f 93       	push	r18
    2016:	3f 93       	push	r19
    2018:	4f 93       	push	r20
    201a:	8f 93       	push	r24
    201c:	9f 93       	push	r25
    201e:	ef 93       	push	r30
    2020:	ff 93       	push	r31
  PRAGMA(diag_suppress=Pa082);

  uint8_t status = UCSRxA;
    2022:	80 91 c0 00 	lds	r24, 0x00C0
  uint8_t byte = UDRx;
    2026:	40 91 c6 00 	lds	r20, 0x00C6

  if (0 == (status & ((1 << FE1) | (1 << DOR1) | (1 << UPE1))))
    202a:	8c 71       	andi	r24, 0x1C	; 28
    202c:	b1 f5       	brne	.+108    	; 0x209a <__vector_25+0x94>
  {
    if (rxFifo.bytes == rxFifo.size)
    202e:	20 91 ef 03 	lds	r18, 0x03EF
    2032:	30 91 f0 03 	lds	r19, 0x03F0
    2036:	80 91 ed 03 	lds	r24, 0x03ED
    203a:	90 91 ee 03 	lds	r25, 0x03EE
    203e:	28 17       	cp	r18, r24
    2040:	39 07       	cpc	r19, r25
    2042:	59 f1       	breq	.+86     	; 0x209a <__vector_25+0x94>
      return;

    rxFifo.data[rxFifo.tail++] = byte;
    2044:	e0 91 f1 03 	lds	r30, 0x03F1
    2048:	f0 91 f2 03 	lds	r31, 0x03F2
    204c:	80 91 eb 03 	lds	r24, 0x03EB
    2050:	90 91 ec 03 	lds	r25, 0x03EC
    2054:	e8 0f       	add	r30, r24
    2056:	f9 1f       	adc	r31, r25
    2058:	40 83       	st	Z, r20
    205a:	01 96       	adiw	r24, 0x01	; 1
    205c:	90 93 ec 03 	sts	0x03EC, r25
    2060:	80 93 eb 03 	sts	0x03EB, r24
    if (rxFifo.tail == rxFifo.size)
    2064:	20 91 eb 03 	lds	r18, 0x03EB
    2068:	30 91 ec 03 	lds	r19, 0x03EC
    206c:	80 91 ed 03 	lds	r24, 0x03ED
    2070:	90 91 ee 03 	lds	r25, 0x03EE
    2074:	28 17       	cp	r18, r24
    2076:	39 07       	cpc	r19, r25
    2078:	21 f4       	brne	.+8      	; 0x2082 <__vector_25+0x7c>
      rxFifo.tail = 0;
    207a:	10 92 ec 03 	sts	0x03EC, r1
    207e:	10 92 eb 03 	sts	0x03EB, r1
    rxFifo.bytes++;
    2082:	80 91 ef 03 	lds	r24, 0x03EF
    2086:	90 91 f0 03 	lds	r25, 0x03F0
    208a:	01 96       	adiw	r24, 0x01	; 1
    208c:	90 93 f0 03 	sts	0x03F0, r25
    2090:	80 93 ef 03 	sts	0x03EF, r24

    newData = true;
    2094:	81 e0       	ldi	r24, 0x01	; 1
    2096:	80 93 e7 03 	sts	0x03E7, r24
  }

  PRAGMA(diag_default=Pa082);
}
    209a:	ff 91       	pop	r31
    209c:	ef 91       	pop	r30
    209e:	9f 91       	pop	r25
    20a0:	8f 91       	pop	r24
    20a2:	4f 91       	pop	r20
    20a4:	3f 91       	pop	r19
    20a6:	2f 91       	pop	r18
    20a8:	0f 90       	pop	r0
    20aa:	0b be       	out	0x3b, r0	; 59
    20ac:	0f 90       	pop	r0
    20ae:	0f be       	out	0x3f, r0	; 63
    20b0:	0f 90       	pop	r0
    20b2:	1f 90       	pop	r1
    20b4:	18 95       	reti

000020b6 <HAL_UartTaskHandler>:

/*****************************************************************************
*****************************************************************************/
void HAL_UartTaskHandler(void)
{
  if (txFifo.bytes && udrEmpty)
    20b6:	80 91 f9 03 	lds	r24, 0x03F9
    20ba:	90 91 fa 03 	lds	r25, 0x03FA
    20be:	00 97       	sbiw	r24, 0x00	; 0
    20c0:	89 f1       	breq	.+98     	; 0x2124 <HAL_UartTaskHandler+0x6e>
    20c2:	20 91 e8 03 	lds	r18, 0x03E8
    20c6:	22 23       	and	r18, r18
    20c8:	69 f1       	breq	.+90     	; 0x2124 <HAL_UartTaskHandler+0x6e>
  {
    uint8_t byte;

    byte = txFifo.data[txFifo.head++];
    20ca:	20 91 f3 03 	lds	r18, 0x03F3
    20ce:	30 91 f4 03 	lds	r19, 0x03F4
    20d2:	e0 91 fb 03 	lds	r30, 0x03FB
    20d6:	f0 91 fc 03 	lds	r31, 0x03FC
    20da:	e2 0f       	add	r30, r18
    20dc:	f3 1f       	adc	r31, r19
    20de:	60 81       	ld	r22, Z
    20e0:	2f 5f       	subi	r18, 0xFF	; 255
    20e2:	3f 4f       	sbci	r19, 0xFF	; 255
    20e4:	30 93 f4 03 	sts	0x03F4, r19
    20e8:	20 93 f3 03 	sts	0x03F3, r18
    if (txFifo.head == txFifo.size)
    20ec:	40 91 f7 03 	lds	r20, 0x03F7
    20f0:	50 91 f8 03 	lds	r21, 0x03F8
    20f4:	24 17       	cp	r18, r20
    20f6:	35 07       	cpc	r19, r21
    20f8:	21 f4       	brne	.+8      	; 0x2102 <HAL_UartTaskHandler+0x4c>
      txFifo.head = 0;
    20fa:	10 92 f4 03 	sts	0x03F4, r1
    20fe:	10 92 f3 03 	sts	0x03F3, r1
    txFifo.bytes--;
    2102:	01 97       	sbiw	r24, 0x01	; 1
    2104:	90 93 fa 03 	sts	0x03FA, r25
    2108:	80 93 f9 03 	sts	0x03F9, r24

    ATOMIC_SECTION_ENTER
    210c:	9f b7       	in	r25, 0x3f	; 63
    210e:	f8 94       	cli
      UDRx = byte;
    2110:	60 93 c6 00 	sts	0x00C6, r22
      UCSRxB |= (1 << UDRIE1);
    2114:	80 91 c1 00 	lds	r24, 0x00C1
    2118:	80 62       	ori	r24, 0x20	; 32
    211a:	80 93 c1 00 	sts	0x00C1, r24
      udrEmpty = false;
    211e:	10 92 e8 03 	sts	0x03E8, r1
    ATOMIC_SECTION_LEAVE
    2122:	9f bf       	out	0x3f, r25	; 63

  {
    uint16_t bytes;
    bool new;

    ATOMIC_SECTION_ENTER
    2124:	3f b7       	in	r19, 0x3f	; 63
    2126:	f8 94       	cli
      new = newData;
    2128:	20 91 e7 03 	lds	r18, 0x03E7
      newData = false;
    212c:	10 92 e7 03 	sts	0x03E7, r1
      bytes = rxFifo.bytes;
    2130:	80 91 ef 03 	lds	r24, 0x03EF
    2134:	90 91 f0 03 	lds	r25, 0x03F0
    ATOMIC_SECTION_LEAVE
    2138:	3f bf       	out	0x3f, r19	; 63

    if (new)
    213a:	22 23       	and	r18, r18
    213c:	11 f0       	breq	.+4      	; 0x2142 <HAL_UartTaskHandler+0x8c>
      HAL_UartBytesReceived(bytes);
    213e:	0e 94 c3 19 	call	0x3386	; 0x3386 <HAL_UartBytesReceived>
    2142:	08 95       	ret

00002144 <NWK_Init>:

/*****************************************************************************
*****************************************************************************/
void NWK_Init(void)
{
  nwkIb.nwkSeqNum = 0;
    2144:	10 92 c7 0b 	sts	0x0BC7, r1
  nwkIb.macSeqNum = 0;
    2148:	10 92 c8 0b 	sts	0x0BC8, r1
  nwkIb.addr = 0;
    214c:	e3 ec       	ldi	r30, 0xC3	; 195
    214e:	fb e0       	ldi	r31, 0x0B	; 11
    2150:	11 82       	std	Z+1, r1	; 0x01
    2152:	10 82       	st	Z, r1

  for (uint8_t i = 0; i < NWK_MAX_ENDPOINTS_AMOUNT; i++)
    nwkIb.endpoint[i] = NULL;
    2154:	17 82       	std	Z+7, r1	; 0x07
    2156:	16 82       	std	Z+6, r1	; 0x06
    2158:	11 86       	std	Z+9, r1	; 0x09
    215a:	10 86       	std	Z+8, r1	; 0x08
    215c:	13 86       	std	Z+11, r1	; 0x0b
    215e:	12 86       	std	Z+10, r1	; 0x0a

  nwkTxInit();
    2160:	0e 94 e5 15 	call	0x2bca	; 0x2bca <nwkTxInit>
  nwkRxInit();
    2164:	0e 94 84 13 	call	0x2708	; 0x2708 <nwkRxInit>
  nwkFrameInit();
    2168:	0e 94 9f 11 	call	0x233e	; 0x233e <nwkFrameInit>
  nwkDataReqInit();
    216c:	0e 94 f8 10 	call	0x21f0	; 0x21f0 <nwkDataReqInit>

#ifdef NWK_ENABLE_ROUTING
  nwkRouteInit();
    2170:	0e 94 29 12 	call	0x2452	; 0x2452 <nwkRouteInit>
#endif

#ifdef NWK_ENABLE_SECURITY
  nwkSecurityInit();
#endif
}
    2174:	08 95       	ret

00002176 <NWK_SetAddr>:

/*****************************************************************************
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
  nwkIb.addr = addr;
    2176:	90 93 c4 0b 	sts	0x0BC4, r25
    217a:	80 93 c3 0b 	sts	0x0BC3, r24
  PHY_SetShortAddr(addr);
    217e:	0e 94 c3 17 	call	0x2f86	; 0x2f86 <PHY_SetShortAddr>
}
    2182:	08 95       	ret

00002184 <NWK_SetPanId>:

/*****************************************************************************
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
  nwkIb.panId = panId;
    2184:	90 93 c6 0b 	sts	0x0BC6, r25
    2188:	80 93 c5 0b 	sts	0x0BC5, r24
  PHY_SetPanId(panId);
    218c:	0e 94 b9 17 	call	0x2f72	; 0x2f72 <PHY_SetPanId>
}
    2190:	08 95       	ret

00002192 <NWK_OpenEndpoint>:

/*****************************************************************************
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
  nwkIb.endpoint[id] = handler;
    2192:	e8 2f       	mov	r30, r24
    2194:	f0 e0       	ldi	r31, 0x00	; 0
    2196:	ee 0f       	add	r30, r30
    2198:	ff 1f       	adc	r31, r31
    219a:	e7 53       	subi	r30, 0x37	; 55
    219c:	f4 4f       	sbci	r31, 0xF4	; 244
    219e:	71 83       	std	Z+1, r23	; 0x01
    21a0:	60 83       	st	Z, r22
}
    21a2:	08 95       	ret

000021a4 <NWK_TaskHandler>:

/*****************************************************************************
*****************************************************************************/
void NWK_TaskHandler(void)
{
  nwkRxTaskHandler();
    21a4:	0e 94 d9 13 	call	0x27b2	; 0x27b2 <nwkRxTaskHandler>
  nwkTxTaskHandler();
    21a8:	0e 94 c5 16 	call	0x2d8a	; 0x2d8a <nwkTxTaskHandler>
  nwkDataReqTaskHandler();
    21ac:	0e 94 12 11 	call	0x2224	; 0x2224 <nwkDataReqTaskHandler>
#ifdef NWK_ENABLE_SECURITY
  nwkSecurityTaskHandler();
#endif
}
    21b0:	08 95       	ret

000021b2 <nwkDataReqTxConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
    21b2:	e0 91 ff 04 	lds	r30, 0x04FF
    21b6:	f0 91 00 05 	lds	r31, 0x0500
    21ba:	15 c0       	rjmp	.+42     	; 0x21e6 <nwkDataReqTxConf+0x34>
  {
    if (req->frame == frame)
    21bc:	22 81       	ldd	r18, Z+2	; 0x02
    21be:	33 81       	ldd	r19, Z+3	; 0x03
    21c0:	28 17       	cp	r18, r24
    21c2:	39 07       	cpc	r19, r25
    21c4:	69 f4       	brne	.+26     	; 0x21e0 <nwkDataReqTxConf+0x2e>
    {
      req->status = frame->tx.status;
    21c6:	dc 01       	movw	r26, r24
    21c8:	a1 58       	subi	r26, 0x81	; 129
    21ca:	bf 4f       	sbci	r27, 0xFF	; 255
    21cc:	2c 91       	ld	r18, X
    21ce:	27 87       	std	Z+15, r18	; 0x0f
      req->control = frame->tx.control;
    21d0:	dc 01       	movw	r26, r24
    21d2:	ae 57       	subi	r26, 0x7E	; 126
    21d4:	bf 4f       	sbci	r27, 0xFF	; 255
    21d6:	2c 91       	ld	r18, X
    21d8:	20 8b       	std	Z+16, r18	; 0x10
      req->state = NWK_DATA_REQ_STATE_CONFIRM;
    21da:	22 e0       	ldi	r18, 0x02	; 2
    21dc:	24 83       	std	Z+4, r18	; 0x04
      break;
    21de:	05 c0       	rjmp	.+10     	; 0x21ea <nwkDataReqTxConf+0x38>

/*****************************************************************************
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
    21e0:	01 90       	ld	r0, Z+
    21e2:	f0 81       	ld	r31, Z
    21e4:	e0 2d       	mov	r30, r0
    21e6:	30 97       	sbiw	r30, 0x00	; 0
    21e8:	49 f7       	brne	.-46     	; 0x21bc <nwkDataReqTxConf+0xa>
      req->state = NWK_DATA_REQ_STATE_CONFIRM;
      break;
    }
  }

  nwkFrameFree(frame);
    21ea:	0e 94 cc 11 	call	0x2398	; 0x2398 <nwkFrameFree>
}
    21ee:	08 95       	ret

000021f0 <nwkDataReqInit>:

/*****************************************************************************
*****************************************************************************/
void nwkDataReqInit(void)
{
  nwkDataReqQueue = NULL;
    21f0:	10 92 00 05 	sts	0x0500, r1
    21f4:	10 92 ff 04 	sts	0x04FF, r1
}
    21f8:	08 95       	ret

000021fa <NWK_DataReq>:

/*****************************************************************************
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
    21fa:	fc 01       	movw	r30, r24
  req->state = NWK_DATA_REQ_STATE_INITIAL;
    21fc:	14 82       	std	Z+4, r1	; 0x04
  req->status = NWK_SUCCESS_STATUS;
    21fe:	17 86       	std	Z+15, r1	; 0x0f
  req->frame = NULL;
    2200:	13 82       	std	Z+3, r1	; 0x03
    2202:	12 82       	std	Z+2, r1	; 0x02

  if (NULL == nwkDataReqQueue)
    2204:	80 91 ff 04 	lds	r24, 0x04FF
    2208:	90 91 00 05 	lds	r25, 0x0500
    220c:	00 97       	sbiw	r24, 0x00	; 0
    220e:	19 f4       	brne	.+6      	; 0x2216 <NWK_DataReq+0x1c>
  {
    req->next = NULL;
    2210:	11 82       	std	Z+1, r1	; 0x01
    2212:	10 82       	st	Z, r1
    2214:	02 c0       	rjmp	.+4      	; 0x221a <NWK_DataReq+0x20>
    nwkDataReqQueue = req;
  }
  else
  {
    req->next = nwkDataReqQueue;
    2216:	91 83       	std	Z+1, r25	; 0x01
    2218:	80 83       	st	Z, r24
    nwkDataReqQueue = req;
    221a:	f0 93 00 05 	sts	0x0500, r31
    221e:	e0 93 ff 04 	sts	0x04FF, r30
    2222:	08 95       	ret

00002224 <nwkDataReqTaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    2224:	0f 93       	push	r16
    2226:	1f 93       	push	r17
    2228:	cf 93       	push	r28
    222a:	df 93       	push	r29
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
    222c:	e0 91 ff 04 	lds	r30, 0x04FF
    2230:	f0 91 00 05 	lds	r31, 0x0500
    2234:	ef 01       	movw	r28, r30
    2236:	7b c0       	rjmp	.+246    	; 0x232e <nwkDataReqTaskHandler+0x10a>
  {
    switch (req->state)
    2238:	8c 81       	ldd	r24, Y+4	; 0x04
    223a:	88 23       	and	r24, r24
    223c:	21 f0       	breq	.+8      	; 0x2246 <nwkDataReqTaskHandler+0x22>
    223e:	82 30       	cpi	r24, 0x02	; 2
    2240:	09 f0       	breq	.+2      	; 0x2244 <nwkDataReqTaskHandler+0x20>
    2242:	72 c0       	rjmp	.+228    	; 0x2328 <nwkDataReqTaskHandler+0x104>
    2244:	58 c0       	rjmp	.+176    	; 0x22f6 <nwkDataReqTaskHandler+0xd2>
#ifdef NWK_ENABLE_SECURITY
  if (req->options & NWK_OPT_ENABLE_SECURITY)
    size += NWK_SECURITY_MIC_SIZE;
#endif

  if (NULL == (frame = nwkFrameAlloc(size)))
    2246:	8c 85       	ldd	r24, Y+12	; 0x0c
    2248:	0e 94 a6 11 	call	0x234c	; 0x234c <nwkFrameAlloc>
    224c:	8c 01       	movw	r16, r24
    224e:	00 97       	sbiw	r24, 0x00	; 0
    2250:	21 f4       	brne	.+8      	; 0x225a <nwkDataReqTaskHandler+0x36>
  {
    req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2252:	82 e0       	ldi	r24, 0x02	; 2
    2254:	8c 83       	std	Y+4, r24	; 0x04
    req->status = NWK_OUT_OF_MEMORY_STATUS;
    2256:	8f 87       	std	Y+15, r24	; 0x0f
    2258:	6d c0       	rjmp	.+218    	; 0x2334 <nwkDataReqTaskHandler+0x110>
    return;
  }

  req->frame = frame;
    225a:	9b 83       	std	Y+3, r25	; 0x03
    225c:	8a 83       	std	Y+2, r24	; 0x02
  req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    225e:	81 e0       	ldi	r24, 0x01	; 1
    2260:	8c 83       	std	Y+4, r24	; 0x04

  frame->tx.confirm = nwkDataReqTxConf;
    2262:	f8 01       	movw	r30, r16
    2264:	ed 57       	subi	r30, 0x7D	; 125
    2266:	ff 4f       	sbci	r31, 0xFF	; 255
    2268:	89 ed       	ldi	r24, 0xD9	; 217
    226a:	90 e1       	ldi	r25, 0x10	; 16
    226c:	91 83       	std	Z+1, r25	; 0x01
    226e:	80 83       	st	Z, r24
  frame->tx.control = req->options & NWK_OPT_BROADCAST_PAN_ID ? NWK_TX_CONTROL_BROADCAST_PAN_ID : 0;
    2270:	f8 01       	movw	r30, r16
    2272:	ee 57       	subi	r30, 0x7E	; 126
    2274:	ff 4f       	sbci	r31, 0xFF	; 255
    2276:	99 85       	ldd	r25, Y+9	; 0x09
    2278:	81 e0       	ldi	r24, 0x01	; 1
    227a:	92 ff       	sbrs	r25, 2
    227c:	80 e0       	ldi	r24, 0x00	; 0
    227e:	80 83       	st	Z, r24

  frame->data.header.nwkFcf.ackRequest = req->options & NWK_OPT_ACK_REQUEST ? 1 : 0;
    2280:	99 85       	ldd	r25, Y+9	; 0x09
    2282:	91 70       	andi	r25, 0x01	; 1
    2284:	f8 01       	movw	r30, r16
    2286:	83 85       	ldd	r24, Z+11	; 0x0b
    2288:	8e 7f       	andi	r24, 0xFE	; 254
    228a:	89 2b       	or	r24, r25
    228c:	83 87       	std	Z+11, r24	; 0x0b
#ifdef NWK_ENABLE_SECURITY
  frame->data.header.nwkFcf.securityEnabled = req->options & NWK_OPT_ENABLE_SECURITY ? 1 : 0;
#endif
  frame->data.header.nwkFcf.linkLocal = req->options & NWK_OPT_LINK_LOCAL ? 1 : 0;
    228e:	99 85       	ldd	r25, Y+9	; 0x09
    2290:	81 e0       	ldi	r24, 0x01	; 1
    2292:	93 ff       	sbrs	r25, 3
    2294:	80 e0       	ldi	r24, 0x00	; 0
    2296:	98 2f       	mov	r25, r24
    2298:	99 0f       	add	r25, r25
    229a:	99 0f       	add	r25, r25
    229c:	f8 01       	movw	r30, r16
    229e:	83 85       	ldd	r24, Z+11	; 0x0b
    22a0:	83 70       	andi	r24, 0x03	; 3
  frame->data.header.nwkFcf.reserved = 0;
    22a2:	89 2b       	or	r24, r25
    22a4:	83 87       	std	Z+11, r24	; 0x0b
  frame->data.header.nwkSeq = ++nwkIb.nwkSeqNum;
    22a6:	80 91 c7 0b 	lds	r24, 0x0BC7
    22aa:	8f 5f       	subi	r24, 0xFF	; 255
    22ac:	80 93 c7 0b 	sts	0x0BC7, r24
    22b0:	84 87       	std	Z+12, r24	; 0x0c
  frame->data.header.nwkSrcAddr = nwkIb.addr;
    22b2:	80 91 c3 0b 	lds	r24, 0x0BC3
    22b6:	90 91 c4 0b 	lds	r25, 0x0BC4
    22ba:	96 87       	std	Z+14, r25	; 0x0e
    22bc:	85 87       	std	Z+13, r24	; 0x0d
  frame->data.header.nwkDstAddr = req->dstAddr;
    22be:	8d 81       	ldd	r24, Y+5	; 0x05
    22c0:	9e 81       	ldd	r25, Y+6	; 0x06
    22c2:	90 8b       	std	Z+16, r25	; 0x10
    22c4:	87 87       	std	Z+15, r24	; 0x0f
  frame->data.header.nwkSrcEndpoint = req->srcEndpoint;
    22c6:	98 85       	ldd	r25, Y+8	; 0x08
    22c8:	9f 70       	andi	r25, 0x0F	; 15
    22ca:	81 89       	ldd	r24, Z+17	; 0x11
    22cc:	80 7f       	andi	r24, 0xF0	; 240
    22ce:	89 2b       	or	r24, r25
    22d0:	81 8b       	std	Z+17, r24	; 0x11
  frame->data.header.nwkDstEndpoint = req->dstEndpoint;
    22d2:	9f 81       	ldd	r25, Y+7	; 0x07
    22d4:	92 95       	swap	r25
    22d6:	90 7f       	andi	r25, 0xF0	; 240
    22d8:	8f 70       	andi	r24, 0x0F	; 15
    22da:	89 2b       	or	r24, r25
    22dc:	81 8b       	std	Z+17, r24	; 0x11

  memcpy(frame->data.payload, req->data, req->size);
    22de:	c8 01       	movw	r24, r16
    22e0:	42 96       	adiw	r24, 0x12	; 18
    22e2:	4c 85       	ldd	r20, Y+12	; 0x0c
    22e4:	6a 85       	ldd	r22, Y+10	; 0x0a
    22e6:	7b 85       	ldd	r23, Y+11	; 0x0b
    22e8:	50 e0       	ldi	r21, 0x00	; 0
    22ea:	0e 94 62 1b 	call	0x36c4	; 0x36c4 <memcpy>

  nwkTxFrame(frame);
    22ee:	c8 01       	movw	r24, r16
    22f0:	0e 94 00 16 	call	0x2c00	; 0x2c00 <nwkTxFrame>
    22f4:	1f c0       	rjmp	.+62     	; 0x2334 <nwkDataReqTaskHandler+0x110>

/*****************************************************************************
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
  if (nwkDataReqQueue == req)
    22f6:	ec 17       	cp	r30, r28
    22f8:	fd 07       	cpc	r31, r29
    22fa:	41 f4       	brne	.+16     	; 0x230c <nwkDataReqTaskHandler+0xe8>
  {
    nwkDataReqQueue = nwkDataReqQueue->next;
    22fc:	88 81       	ld	r24, Y
    22fe:	99 81       	ldd	r25, Y+1	; 0x01
    2300:	90 93 00 05 	sts	0x0500, r25
    2304:	80 93 ff 04 	sts	0x04FF, r24
    2308:	0a c0       	rjmp	.+20     	; 0x231e <nwkDataReqTaskHandler+0xfa>
  }
  else
  {
    NWK_DataReq_t *prev = nwkDataReqQueue;
    while (prev->next != req)
    230a:	fc 01       	movw	r30, r24
    230c:	80 81       	ld	r24, Z
    230e:	91 81       	ldd	r25, Z+1	; 0x01
    2310:	8c 17       	cp	r24, r28
    2312:	9d 07       	cpc	r25, r29
    2314:	d1 f7       	brne	.-12     	; 0x230a <nwkDataReqTaskHandler+0xe6>
      prev = prev->next;
    prev->next = ((NWK_DataReq_t *)prev->next)->next;
    2316:	88 81       	ld	r24, Y
    2318:	99 81       	ldd	r25, Y+1	; 0x01
    231a:	91 83       	std	Z+1, r25	; 0x01
    231c:	80 83       	st	Z, r24
  }

  req->confirm(req);
    231e:	ed 85       	ldd	r30, Y+13	; 0x0d
    2320:	fe 85       	ldd	r31, Y+14	; 0x0e
    2322:	ce 01       	movw	r24, r28
    2324:	09 95       	icall
    2326:	06 c0       	rjmp	.+12     	; 0x2334 <nwkDataReqTaskHandler+0x110>

/*****************************************************************************
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
    2328:	09 90       	ld	r0, Y+
    232a:	d8 81       	ld	r29, Y
    232c:	c0 2d       	mov	r28, r0
    232e:	20 97       	sbiw	r28, 0x00	; 0
    2330:	09 f0       	breq	.+2      	; 0x2334 <nwkDataReqTaskHandler+0x110>
    2332:	82 cf       	rjmp	.-252    	; 0x2238 <nwkDataReqTaskHandler+0x14>

      default:
        break;
    };
  }
}
    2334:	df 91       	pop	r29
    2336:	cf 91       	pop	r28
    2338:	1f 91       	pop	r17
    233a:	0f 91       	pop	r16
    233c:	08 95       	ret

0000233e <nwkFrameInit>:
/*****************************************************************************
*****************************************************************************/
void nwkFrameInit(void)
{
  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    233e:	10 92 01 05 	sts	0x0501, r1
    2342:	10 92 86 05 	sts	0x0586, r1
    2346:	10 92 0b 06 	sts	0x060B, r1
}
    234a:	08 95       	ret

0000234c <nwkFrameAlloc>:
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(uint8_t size)
{
  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state)
    234c:	90 91 01 05 	lds	r25, 0x0501
    2350:	99 23       	and	r25, r25
    2352:	59 f0       	breq	.+22     	; 0x236a <nwkFrameAlloc+0x1e>
    2354:	90 91 86 05 	lds	r25, 0x0586
    2358:	99 23       	and	r25, r25
    235a:	51 f0       	breq	.+20     	; 0x2370 <nwkFrameAlloc+0x24>
    235c:	90 91 0b 06 	lds	r25, 0x060B
    2360:	99 23       	and	r25, r25
    2362:	b9 f4       	brne	.+46     	; 0x2392 <nwkFrameAlloc+0x46>

/*****************************************************************************
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(uint8_t size)
{
  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    2364:	22 e0       	ldi	r18, 0x02	; 2
    2366:	30 e0       	ldi	r19, 0x00	; 0
    2368:	05 c0       	rjmp	.+10     	; 0x2374 <nwkFrameAlloc+0x28>
    236a:	20 e0       	ldi	r18, 0x00	; 0
    236c:	30 e0       	ldi	r19, 0x00	; 0
    236e:	02 c0       	rjmp	.+4      	; 0x2374 <nwkFrameAlloc+0x28>
    2370:	21 e0       	ldi	r18, 0x01	; 1
    2372:	30 e0       	ldi	r19, 0x00	; 0
  {
    if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state)
    {
      nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t) + size;
    2374:	45 e8       	ldi	r20, 0x85	; 133
    2376:	50 e0       	ldi	r21, 0x00	; 0
    2378:	24 9f       	mul	r18, r20
    237a:	f0 01       	movw	r30, r0
    237c:	25 9f       	mul	r18, r21
    237e:	f0 0d       	add	r31, r0
    2380:	34 9f       	mul	r19, r20
    2382:	f0 0d       	add	r31, r0
    2384:	11 24       	eor	r1, r1
    2386:	ef 5f       	subi	r30, 0xFF	; 255
    2388:	fa 4f       	sbci	r31, 0xFA	; 250
    238a:	80 5f       	subi	r24, 0xF0	; 240
    238c:	81 83       	std	Z+1, r24	; 0x01
      return &nwkFrameFrames[i];
    238e:	cf 01       	movw	r24, r30
    2390:	08 95       	ret
    }
  }
  return NULL;
    2392:	80 e0       	ldi	r24, 0x00	; 0
    2394:	90 e0       	ldi	r25, 0x00	; 0
}
    2396:	08 95       	ret

00002398 <nwkFrameFree>:

/*****************************************************************************
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
  frame->state = NWK_FRAME_STATE_FREE;
    2398:	fc 01       	movw	r30, r24
    239a:	10 82       	st	Z, r1
}
    239c:	08 95       	ret

0000239e <nwkFrameByIndex>:

/*****************************************************************************
*****************************************************************************/
NwkFrame_t *nwkFrameByIndex(uint8_t i)
{
  return &nwkFrameFrames[i];
    239e:	48 2f       	mov	r20, r24
    23a0:	50 e0       	ldi	r21, 0x00	; 0
    23a2:	25 e8       	ldi	r18, 0x85	; 133
    23a4:	30 e0       	ldi	r19, 0x00	; 0
    23a6:	42 9f       	mul	r20, r18
    23a8:	c0 01       	movw	r24, r0
    23aa:	43 9f       	mul	r20, r19
    23ac:	90 0d       	add	r25, r0
    23ae:	52 9f       	mul	r21, r18
    23b0:	90 0d       	add	r25, r0
    23b2:	11 24       	eor	r1, r1
    23b4:	8f 5f       	subi	r24, 0xFF	; 255
    23b6:	9a 4f       	sbci	r25, 0xFA	; 250
}
    23b8:	08 95       	ret

000023ba <nwkFrameCommandInit>:

/*****************************************************************************
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
    23ba:	fc 01       	movw	r30, r24
  frame->tx.status = NWK_SUCCESS_STATUS;
    23bc:	dc 01       	movw	r26, r24
    23be:	a1 58       	subi	r26, 0x81	; 129
    23c0:	bf 4f       	sbci	r27, 0xFF	; 255
    23c2:	1c 92       	st	X, r1
  frame->tx.timeout = 0;
    23c4:	dc 01       	movw	r26, r24
    23c6:	a0 58       	subi	r26, 0x80	; 128
    23c8:	bf 4f       	sbci	r27, 0xFF	; 255
    23ca:	1d 92       	st	X+, r1
    23cc:	1c 92       	st	X, r1
  frame->tx.control = 0;
    23ce:	dc 01       	movw	r26, r24
    23d0:	ae 57       	subi	r26, 0x7E	; 126
    23d2:	bf 4f       	sbci	r27, 0xFF	; 255
    23d4:	1c 92       	st	X, r1
  frame->tx.confirm = NULL;
    23d6:	dc 01       	movw	r26, r24
    23d8:	ad 57       	subi	r26, 0x7D	; 125
    23da:	bf 4f       	sbci	r27, 0xFF	; 255
    23dc:	11 96       	adiw	r26, 0x01	; 1
    23de:	1c 92       	st	X, r1
    23e0:	1e 92       	st	-X, r1

  frame->data.header.nwkFcf.ackRequest = 0;
  frame->data.header.nwkFcf.securityEnabled = 0;
  frame->data.header.nwkFcf.linkLocal = 0;
  frame->data.header.nwkFcf.reserved = 0;
    23e2:	13 86       	std	Z+11, r1	; 0x0b
  frame->data.header.nwkSeq = ++nwkIb.nwkSeqNum;
    23e4:	80 91 c7 0b 	lds	r24, 0x0BC7
    23e8:	8f 5f       	subi	r24, 0xFF	; 255
    23ea:	80 93 c7 0b 	sts	0x0BC7, r24
    23ee:	84 87       	std	Z+12, r24	; 0x0c
  frame->data.header.nwkSrcAddr = nwkIb.addr;
    23f0:	80 91 c3 0b 	lds	r24, 0x0BC3
    23f4:	90 91 c4 0b 	lds	r25, 0x0BC4
    23f8:	96 87       	std	Z+14, r25	; 0x0e
    23fa:	85 87       	std	Z+13, r24	; 0x0d
  frame->data.header.nwkDstAddr = 0;
    23fc:	10 8a       	std	Z+16, r1	; 0x10
    23fe:	17 86       	std	Z+15, r1	; 0x0f
  frame->data.header.nwkSrcEndpoint = 0;
  frame->data.header.nwkDstEndpoint = 0;
    2400:	11 8a       	std	Z+17, r1	; 0x11
}
    2402:	08 95       	ret

00002404 <nwkRouteFindRecord>:
      return &nwkRouteTable[i];

  if (NWK_ROUTE_UNKNOWN == dst)
    return &nwkRouteTable[NWK_ROUTE_TABLE_SIZE - 1];

  return NULL;
    2404:	e0 e9       	ldi	r30, 0x90	; 144
    2406:	f6 e0       	ldi	r31, 0x06	; 6

/*****************************************************************************
*****************************************************************************/
static NwkRouteTableRecord_t *nwkRouteFindRecord(uint16_t dst)
{
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    2408:	20 e0       	ldi	r18, 0x00	; 0
    if (nwkRouteTable[i].dst == dst)
    240a:	40 81       	ld	r20, Z
    240c:	51 81       	ldd	r21, Z+1	; 0x01
    240e:	48 17       	cp	r20, r24
    2410:	59 07       	cpc	r21, r25
    2412:	59 f4       	brne	.+22     	; 0x242a <nwkRouteFindRecord+0x26>
      return &nwkRouteTable[i];
    2414:	30 e0       	ldi	r19, 0x00	; 0
    2416:	c9 01       	movw	r24, r18
    2418:	88 0f       	add	r24, r24
    241a:	99 1f       	adc	r25, r25
    241c:	82 0f       	add	r24, r18
    241e:	93 1f       	adc	r25, r19
    2420:	88 0f       	add	r24, r24
    2422:	99 1f       	adc	r25, r25
    2424:	80 57       	subi	r24, 0x70	; 112
    2426:	99 4f       	sbci	r25, 0xF9	; 249
    2428:	08 95       	ret

/*****************************************************************************
*****************************************************************************/
static NwkRouteTableRecord_t *nwkRouteFindRecord(uint16_t dst)
{
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    242a:	2f 5f       	subi	r18, 0xFF	; 255
    242c:	36 96       	adiw	r30, 0x06	; 6
    242e:	24 36       	cpi	r18, 0x64	; 100
    2430:	61 f7       	brne	.-40     	; 0x240a <nwkRouteFindRecord+0x6>
    if (nwkRouteTable[i].dst == dst)
      return &nwkRouteTable[i];

  if (NWK_ROUTE_UNKNOWN == dst)
    2432:	2f ef       	ldi	r18, 0xFF	; 255
    2434:	8f 3f       	cpi	r24, 0xFF	; 255
    2436:	92 07       	cpc	r25, r18
    2438:	19 f4       	brne	.+6      	; 0x2440 <nwkRouteFindRecord+0x3c>
    return &nwkRouteTable[NWK_ROUTE_TABLE_SIZE - 1];
    243a:	82 ee       	ldi	r24, 0xE2	; 226
    243c:	98 e0       	ldi	r25, 0x08	; 8
    243e:	08 95       	ret

  return NULL;
    2440:	80 e0       	ldi	r24, 0x00	; 0
    2442:	90 e0       	ldi	r25, 0x00	; 0
}
    2444:	08 95       	ret

00002446 <nwkRouteErrorConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkRouteErrorConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
    2446:	0e 94 cc 11 	call	0x2398	; 0x2398 <nwkFrameFree>
}
    244a:	08 95       	ret

0000244c <nwkRouteTxFrameConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkRouteTxFrameConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
    244c:	0e 94 cc 11 	call	0x2398	; 0x2398 <nwkFrameFree>
}
    2450:	08 95       	ret

00002452 <nwkRouteInit>:
static NwkRouteTableRecord_t nwkRouteTable[NWK_ROUTE_TABLE_SIZE];

/*****************************************************************************
*****************************************************************************/
void nwkRouteInit(void)
{
    2452:	e0 e9       	ldi	r30, 0x90	; 144
    2454:	f6 e0       	ldi	r31, 0x06	; 6
    2456:	24 e6       	ldi	r18, 0x64	; 100
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    nwkRouteTable[i].dst = NWK_ROUTE_UNKNOWN;
    2458:	8f ef       	ldi	r24, 0xFF	; 255
    245a:	9f ef       	ldi	r25, 0xFF	; 255
    245c:	91 83       	std	Z+1, r25	; 0x01
    245e:	80 83       	st	Z, r24
    2460:	21 50       	subi	r18, 0x01	; 1
    2462:	36 96       	adiw	r30, 0x06	; 6

/*****************************************************************************
*****************************************************************************/
void nwkRouteInit(void)
{
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    2464:	22 23       	and	r18, r18
    2466:	d1 f7       	brne	.-12     	; 0x245c <nwkRouteInit+0xa>
    nwkRouteTable[i].dst = NWK_ROUTE_UNKNOWN;
}
    2468:	08 95       	ret

0000246a <nwkRouteRemove>:
*****************************************************************************/
void nwkRouteRemove(uint16_t dst)
{
  NwkRouteTableRecord_t *rec;

  rec = nwkRouteFindRecord(dst);
    246a:	0e 94 02 12 	call	0x2404	; 0x2404 <nwkRouteFindRecord>
  if (rec)
    246e:	00 97       	sbiw	r24, 0x00	; 0
    2470:	29 f0       	breq	.+10     	; 0x247c <nwkRouteRemove+0x12>
    rec->dst = NWK_ROUTE_UNKNOWN;
    2472:	2f ef       	ldi	r18, 0xFF	; 255
    2474:	3f ef       	ldi	r19, 0xFF	; 255
    2476:	fc 01       	movw	r30, r24
    2478:	31 83       	std	Z+1, r19	; 0x01
    247a:	20 83       	st	Z, r18
    247c:	08 95       	ret

0000247e <nwkRouteFrameReceived>:
}

/*****************************************************************************
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    247e:	ef 92       	push	r14
    2480:	ff 92       	push	r15
    2482:	0f 93       	push	r16
    2484:	1f 93       	push	r17
    2486:	cf 93       	push	r28
    2488:	df 93       	push	r29
    248a:	ec 01       	movw	r28, r24
  NwkRouteTableRecord_t *rec;
  NwkFrameHeader_t *header = &frame->data.header;

  if ((header->macSrcAddr & NWK_ROUTE_TRANSIT_MASK) &&
    248c:	09 85       	ldd	r16, Y+9	; 0x09
    248e:	1a 85       	ldd	r17, Y+10	; 0x0a
    2490:	17 ff       	sbrs	r17, 7
    2492:	05 c0       	rjmp	.+10     	; 0x249e <nwkRouteFrameReceived+0x20>
    2494:	8d 85       	ldd	r24, Y+13	; 0x0d
    2496:	9e 85       	ldd	r25, Y+14	; 0x0e
    2498:	08 17       	cp	r16, r24
    249a:	19 07       	cpc	r17, r25
    249c:	51 f5       	brne	.+84     	; 0x24f2 <nwkRouteFrameReceived+0x74>
      (header->macSrcAddr != header->nwkSrcAddr))
    return;

  if (0xffff == header->macDstPanId)
    249e:	8d 81       	ldd	r24, Y+5	; 0x05
    24a0:	9e 81       	ldd	r25, Y+6	; 0x06
    24a2:	2f ef       	ldi	r18, 0xFF	; 255
    24a4:	8f 3f       	cpi	r24, 0xFF	; 255
    24a6:	92 07       	cpc	r25, r18
    24a8:	21 f1       	breq	.+72     	; 0x24f2 <nwkRouteFrameReceived+0x74>
    return;

  rec = nwkRouteFindRecord(header->nwkSrcAddr);
    24aa:	ed 84       	ldd	r14, Y+13	; 0x0d
    24ac:	fe 84       	ldd	r15, Y+14	; 0x0e
    24ae:	c7 01       	movw	r24, r14
    24b0:	0e 94 02 12 	call	0x2404	; 0x2404 <nwkRouteFindRecord>
    24b4:	fc 01       	movw	r30, r24
  if (rec)
    24b6:	00 97       	sbiw	r24, 0x00	; 0
    24b8:	69 f0       	breq	.+26     	; 0x24d4 <nwkRouteFrameReceived+0x56>
  {
    if (rec->nextHop != header->macSrcAddr && frame->rx.lqi > rec->lqi)
    24ba:	82 81       	ldd	r24, Z+2	; 0x02
    24bc:	93 81       	ldd	r25, Z+3	; 0x03
    24be:	80 17       	cp	r24, r16
    24c0:	91 07       	cpc	r25, r17
    24c2:	99 f0       	breq	.+38     	; 0x24ea <nwkRouteFrameReceived+0x6c>
    24c4:	de 01       	movw	r26, r28
    24c6:	a1 58       	subi	r26, 0x81	; 129
    24c8:	bf 4f       	sbci	r27, 0xFF	; 255
    24ca:	9c 91       	ld	r25, X
    24cc:	85 81       	ldd	r24, Z+5	; 0x05
    24ce:	89 17       	cp	r24, r25
    24d0:	60 f4       	brcc	.+24     	; 0x24ea <nwkRouteFrameReceived+0x6c>
    24d2:	07 c0       	rjmp	.+14     	; 0x24e2 <nwkRouteFrameReceived+0x64>
      rec->score = NWK_ROUTE_DEFAULT_SCORE;
    }
  }
  else
  {
    rec = nwkRouteFindRecord(NWK_ROUTE_UNKNOWN);
    24d4:	8f ef       	ldi	r24, 0xFF	; 255
    24d6:	9f ef       	ldi	r25, 0xFF	; 255
    24d8:	0e 94 02 12 	call	0x2404	; 0x2404 <nwkRouteFindRecord>
    24dc:	fc 01       	movw	r30, r24

    rec->dst = header->nwkSrcAddr;
    24de:	f1 82       	std	Z+1, r15	; 0x01
    24e0:	e0 82       	st	Z, r14
    rec->nextHop = header->macSrcAddr;
    24e2:	13 83       	std	Z+3, r17	; 0x03
    24e4:	02 83       	std	Z+2, r16	; 0x02
    rec->score = NWK_ROUTE_DEFAULT_SCORE;
    24e6:	83 e0       	ldi	r24, 0x03	; 3
    24e8:	84 83       	std	Z+4, r24	; 0x04
  }

  rec->lqi = frame->rx.lqi;
    24ea:	c1 58       	subi	r28, 0x81	; 129
    24ec:	df 4f       	sbci	r29, 0xFF	; 255
    24ee:	88 81       	ld	r24, Y
    24f0:	85 83       	std	Z+5, r24	; 0x05
}
    24f2:	df 91       	pop	r29
    24f4:	cf 91       	pop	r28
    24f6:	1f 91       	pop	r17
    24f8:	0f 91       	pop	r16
    24fa:	ff 90       	pop	r15
    24fc:	ef 90       	pop	r14
    24fe:	08 95       	ret

00002500 <nwkRouteFrameSent>:

/*****************************************************************************
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    2500:	0f 93       	push	r16
    2502:	1f 93       	push	r17
    2504:	cf 93       	push	r28
    2506:	df 93       	push	r29
    2508:	00 d0       	rcall	.+0      	; 0x250a <nwkRouteFrameSent+0xa>
    250a:	00 d0       	rcall	.+0      	; 0x250c <nwkRouteFrameSent+0xc>
    250c:	00 d0       	rcall	.+0      	; 0x250e <nwkRouteFrameSent+0xe>
    250e:	cd b7       	in	r28, 0x3d	; 61
    2510:	de b7       	in	r29, 0x3e	; 62
    2512:	8c 01       	movw	r16, r24
  NwkRouteTableRecord_t *rec;

  rec = nwkRouteFindRecord(frame->data.header.nwkDstAddr);
    2514:	dc 01       	movw	r26, r24
    2516:	1f 96       	adiw	r26, 0x0f	; 15
    2518:	8d 91       	ld	r24, X+
    251a:	9c 91       	ld	r25, X
    251c:	50 97       	sbiw	r26, 0x10	; 16
    251e:	0e 94 02 12 	call	0x2404	; 0x2404 <nwkRouteFindRecord>
    2522:	fc 01       	movw	r30, r24
  if (NULL == rec)
    2524:	00 97       	sbiw	r24, 0x00	; 0
    2526:	d1 f1       	breq	.+116    	; 0x259c <nwkRouteFrameSent+0x9c>
    return;

  if (NWK_SUCCESS_STATUS == frame->tx.status)
    2528:	d8 01       	movw	r26, r16
    252a:	a1 58       	subi	r26, 0x81	; 129
    252c:	bf 4f       	sbci	r27, 0xFF	; 255
    252e:	8c 91       	ld	r24, X
    2530:	88 23       	and	r24, r24
    2532:	19 f4       	brne	.+6      	; 0x253a <nwkRouteFrameSent+0x3a>
  {
    rec->score = NWK_ROUTE_DEFAULT_SCORE;
    2534:	83 e0       	ldi	r24, 0x03	; 3
    2536:	84 83       	std	Z+4, r24	; 0x04
    2538:	0a c0       	rjmp	.+20     	; 0x254e <nwkRouteFrameSent+0x4e>
  }
  else
  {
    rec->score--;
    253a:	84 81       	ldd	r24, Z+4	; 0x04
    253c:	81 50       	subi	r24, 0x01	; 1
    253e:	84 83       	std	Z+4, r24	; 0x04
    if (0 == rec->score)
    2540:	88 23       	and	r24, r24
    2542:	29 f4       	brne	.+10     	; 0x254e <nwkRouteFrameSent+0x4e>
    {
      rec->dst = NWK_ROUTE_UNKNOWN;
    2544:	8f ef       	ldi	r24, 0xFF	; 255
    2546:	9f ef       	ldi	r25, 0xFF	; 255
    2548:	91 83       	std	Z+1, r25	; 0x01
    254a:	80 83       	st	Z, r24
      return;
    254c:	27 c0       	rjmp	.+78     	; 0x259c <nwkRouteFrameSent+0x9c>
    }
  }

  if ((rec - &nwkRouteTable[0]) > 0)
    254e:	cf 01       	movw	r24, r30
    2550:	80 59       	subi	r24, 0x90	; 144
    2552:	96 40       	sbci	r25, 0x06	; 6
    2554:	86 30       	cpi	r24, 0x06	; 6
    2556:	91 05       	cpc	r25, r1
    2558:	0c f1       	brlt	.+66     	; 0x259c <nwkRouteFrameSent+0x9c>
  {
    NwkRouteTableRecord_t *prev = rec - 1;
    NwkRouteTableRecord_t tmp;

    tmp = *prev;
    255a:	ce 01       	movw	r24, r28
    255c:	01 96       	adiw	r24, 0x01	; 1
    255e:	af 01       	movw	r20, r30
    2560:	46 50       	subi	r20, 0x06	; 6
    2562:	50 40       	sbci	r21, 0x00	; 0
    2564:	26 e0       	ldi	r18, 0x06	; 6
    2566:	da 01       	movw	r26, r20
    2568:	0d 90       	ld	r0, X+
    256a:	ad 01       	movw	r20, r26
    256c:	dc 01       	movw	r26, r24
    256e:	0d 92       	st	X+, r0
    2570:	cd 01       	movw	r24, r26
    2572:	21 50       	subi	r18, 0x01	; 1
    2574:	c1 f7       	brne	.-16     	; 0x2566 <nwkRouteFrameSent+0x66>
    *prev = *rec;
    2576:	cf 01       	movw	r24, r30
    2578:	06 97       	sbiw	r24, 0x06	; 6
    257a:	af 01       	movw	r20, r30
    257c:	26 e0       	ldi	r18, 0x06	; 6
    257e:	da 01       	movw	r26, r20
    2580:	0d 90       	ld	r0, X+
    2582:	ad 01       	movw	r20, r26
    2584:	dc 01       	movw	r26, r24
    2586:	0d 92       	st	X+, r0
    2588:	cd 01       	movw	r24, r26
    258a:	21 50       	subi	r18, 0x01	; 1
    258c:	c1 f7       	brne	.-16     	; 0x257e <nwkRouteFrameSent+0x7e>
    *rec = tmp;
    258e:	de 01       	movw	r26, r28
    2590:	11 96       	adiw	r26, 0x01	; 1
    2592:	86 e0       	ldi	r24, 0x06	; 6
    2594:	0d 90       	ld	r0, X+
    2596:	01 92       	st	Z+, r0
    2598:	81 50       	subi	r24, 0x01	; 1
    259a:	e1 f7       	brne	.-8      	; 0x2594 <nwkRouteFrameSent+0x94>
  }
}
    259c:	26 96       	adiw	r28, 0x06	; 6
    259e:	0f b6       	in	r0, 0x3f	; 63
    25a0:	f8 94       	cli
    25a2:	de bf       	out	0x3e, r29	; 62
    25a4:	0f be       	out	0x3f, r0	; 63
    25a6:	cd bf       	out	0x3d, r28	; 61
    25a8:	df 91       	pop	r29
    25aa:	cf 91       	pop	r28
    25ac:	1f 91       	pop	r17
    25ae:	0f 91       	pop	r16
    25b0:	08 95       	ret

000025b2 <nwkRouteNextHop>:

/*****************************************************************************
*****************************************************************************/
uint16_t nwkRouteNextHop(uint16_t dst)
{
  if (0xffff == dst)
    25b2:	2f ef       	ldi	r18, 0xFF	; 255
    25b4:	8f 3f       	cpi	r24, 0xFF	; 255
    25b6:	92 07       	cpc	r25, r18
    25b8:	f1 f0       	breq	.+60     	; 0x25f6 <nwkRouteNextHop+0x44>
    25ba:	e0 e9       	ldi	r30, 0x90	; 144
    25bc:	f6 e0       	ldi	r31, 0x06	; 6
    25be:	40 e0       	ldi	r20, 0x00	; 0
    25c0:	50 e0       	ldi	r21, 0x00	; 0
    return NWK_ROUTE_UNKNOWN;

  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    if (nwkRouteTable[i].dst == dst)
    25c2:	20 81       	ld	r18, Z
    25c4:	31 81       	ldd	r19, Z+1	; 0x01
    25c6:	28 17       	cp	r18, r24
    25c8:	39 07       	cpc	r19, r25
    25ca:	61 f4       	brne	.+24     	; 0x25e4 <nwkRouteNextHop+0x32>
      return nwkRouteTable[i].nextHop;
    25cc:	fa 01       	movw	r30, r20
    25ce:	ee 0f       	add	r30, r30
    25d0:	ff 1f       	adc	r31, r31
    25d2:	e4 0f       	add	r30, r20
    25d4:	f5 1f       	adc	r31, r21
    25d6:	ee 0f       	add	r30, r30
    25d8:	ff 1f       	adc	r31, r31
    25da:	e0 57       	subi	r30, 0x70	; 112
    25dc:	f9 4f       	sbci	r31, 0xF9	; 249
    25de:	82 81       	ldd	r24, Z+2	; 0x02
    25e0:	93 81       	ldd	r25, Z+3	; 0x03
    25e2:	08 95       	ret
    25e4:	4f 5f       	subi	r20, 0xFF	; 255
    25e6:	5f 4f       	sbci	r21, 0xFF	; 255
    25e8:	36 96       	adiw	r30, 0x06	; 6
uint16_t nwkRouteNextHop(uint16_t dst)
{
  if (0xffff == dst)
    return NWK_ROUTE_UNKNOWN;

  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    25ea:	44 36       	cpi	r20, 0x64	; 100
    25ec:	51 05       	cpc	r21, r1
    25ee:	49 f7       	brne	.-46     	; 0x25c2 <nwkRouteNextHop+0x10>
    if (nwkRouteTable[i].dst == dst)
      return nwkRouteTable[i].nextHop;

  return NWK_ROUTE_UNKNOWN;
    25f0:	8f ef       	ldi	r24, 0xFF	; 255
    25f2:	9f ef       	ldi	r25, 0xFF	; 255
    25f4:	08 95       	ret
/*****************************************************************************
*****************************************************************************/
uint16_t nwkRouteNextHop(uint16_t dst)
{
  if (0xffff == dst)
    return NWK_ROUTE_UNKNOWN;
    25f6:	8f ef       	ldi	r24, 0xFF	; 255
    25f8:	9f ef       	ldi	r25, 0xFF	; 255
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    if (nwkRouteTable[i].dst == dst)
      return nwkRouteTable[i].nextHop;

  return NWK_ROUTE_UNKNOWN;
}
    25fa:	08 95       	ret

000025fc <nwkRouteFrame>:

/*****************************************************************************
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
    25fc:	cf 92       	push	r12
    25fe:	df 92       	push	r13
    2600:	ef 92       	push	r14
    2602:	ff 92       	push	r15
    2604:	0f 93       	push	r16
    2606:	1f 93       	push	r17
    2608:	cf 93       	push	r28
    260a:	df 93       	push	r29
    260c:	8c 01       	movw	r16, r24
  if (NWK_ROUTE_UNKNOWN != nwkRouteNextHop(frame->data.header.nwkDstAddr))
    260e:	fc 01       	movw	r30, r24
    2610:	c7 84       	ldd	r12, Z+15	; 0x0f
    2612:	d0 88       	ldd	r13, Z+16	; 0x10
    2614:	c6 01       	movw	r24, r12
    2616:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <nwkRouteNextHop>
    261a:	ff ef       	ldi	r31, 0xFF	; 255
    261c:	8f 3f       	cpi	r24, 0xFF	; 255
    261e:	9f 07       	cpc	r25, r31
    2620:	81 f0       	breq	.+32     	; 0x2642 <nwkRouteFrame+0x46>
  {
    frame->tx.confirm = nwkRouteTxFrameConf;
    2622:	f8 01       	movw	r30, r16
    2624:	ed 57       	subi	r30, 0x7D	; 125
    2626:	ff 4f       	sbci	r31, 0xFF	; 255
    2628:	86 e2       	ldi	r24, 0x26	; 38
    262a:	92 e1       	ldi	r25, 0x12	; 18
    262c:	91 83       	std	Z+1, r25	; 0x01
    262e:	80 83       	st	Z, r24
    frame->tx.control = NWK_TX_CONTROL_ROUTING;
    2630:	f8 01       	movw	r30, r16
    2632:	ee 57       	subi	r30, 0x7E	; 126
    2634:	ff 4f       	sbci	r31, 0xFF	; 255
    2636:	82 e0       	ldi	r24, 0x02	; 2
    2638:	80 83       	st	Z, r24
    nwkTxFrame(frame);
    263a:	c8 01       	movw	r24, r16
    263c:	0e 94 00 16 	call	0x2c00	; 0x2c00 <nwkTxFrame>
    2640:	20 c0       	rjmp	.+64     	; 0x2682 <nwkRouteFrame+0x86>
  }
  else
  {
    nwkRouteSendRouteError(frame->data.header.nwkSrcAddr, frame->data.header.nwkDstAddr);
    2642:	f8 01       	movw	r30, r16
    2644:	e5 84       	ldd	r14, Z+13	; 0x0d
    2646:	f6 84       	ldd	r15, Z+14	; 0x0e
static void nwkRouteSendRouteError(uint16_t src, uint16_t dst)
{
  NwkFrame_t *frame;
  NwkRouteErrorCommand_t *command;

  if (NULL == (frame = nwkFrameAlloc(sizeof(NwkRouteErrorCommand_t))))
    2648:	85 e0       	ldi	r24, 0x05	; 5
    264a:	0e 94 a6 11 	call	0x234c	; 0x234c <nwkFrameAlloc>
    264e:	ec 01       	movw	r28, r24
    2650:	00 97       	sbiw	r24, 0x00	; 0
    2652:	a1 f0       	breq	.+40     	; 0x267c <nwkRouteFrame+0x80>
    return;

  nwkFrameCommandInit(frame);
    2654:	0e 94 dd 11 	call	0x23ba	; 0x23ba <nwkFrameCommandInit>

  frame->tx.confirm = nwkRouteErrorConf;
    2658:	fe 01       	movw	r30, r28
    265a:	ed 57       	subi	r30, 0x7D	; 125
    265c:	ff 4f       	sbci	r31, 0xFF	; 255
    265e:	83 e2       	ldi	r24, 0x23	; 35
    2660:	92 e1       	ldi	r25, 0x12	; 18
    2662:	91 83       	std	Z+1, r25	; 0x01
    2664:	80 83       	st	Z, r24

  frame->data.header.nwkDstAddr = src;
    2666:	f8 8a       	std	Y+16, r15	; 0x10
    2668:	ef 86       	std	Y+15, r14	; 0x0f

  command = (NwkRouteErrorCommand_t *)frame->data.payload;

  command->id = NWK_COMMAND_ROUTE_ERROR;
    266a:	81 e0       	ldi	r24, 0x01	; 1
    266c:	8a 8b       	std	Y+18, r24	; 0x12
  command->srcAddr = src;
    266e:	fc 8a       	std	Y+20, r15	; 0x14
    2670:	eb 8a       	std	Y+19, r14	; 0x13
  command->dstAddr = dst;
    2672:	de 8a       	std	Y+22, r13	; 0x16
    2674:	cd 8a       	std	Y+21, r12	; 0x15

  nwkTxFrame(frame);
    2676:	ce 01       	movw	r24, r28
    2678:	0e 94 00 16 	call	0x2c00	; 0x2c00 <nwkTxFrame>
    nwkTxFrame(frame);
  }
  else
  {
    nwkRouteSendRouteError(frame->data.header.nwkSrcAddr, frame->data.header.nwkDstAddr);
    nwkFrameFree(frame);
    267c:	c8 01       	movw	r24, r16
    267e:	0e 94 cc 11 	call	0x2398	; 0x2398 <nwkFrameFree>
  }
}
    2682:	df 91       	pop	r29
    2684:	cf 91       	pop	r28
    2686:	1f 91       	pop	r17
    2688:	0f 91       	pop	r16
    268a:	ff 90       	pop	r15
    268c:	ef 90       	pop	r14
    268e:	df 90       	pop	r13
    2690:	cf 90       	pop	r12
    2692:	08 95       	ret

00002694 <nwkRouteErrorReceived>:
*****************************************************************************/
void nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
  NwkRouteErrorCommand_t *command = (NwkRouteErrorCommand_t *)ind->data;

  nwkRouteRemove(command->dstAddr);
    2694:	dc 01       	movw	r26, r24
    2696:	15 96       	adiw	r26, 0x05	; 5
    2698:	ed 91       	ld	r30, X+
    269a:	fc 91       	ld	r31, X
    269c:	16 97       	sbiw	r26, 0x06	; 6
    269e:	83 81       	ldd	r24, Z+3	; 0x03
    26a0:	94 81       	ldd	r25, Z+4	; 0x04
    26a2:	0e 94 35 12 	call	0x246a	; 0x246a <nwkRouteRemove>
}
    26a6:	08 95       	ret

000026a8 <NWK_RouteTable>:
/*****************************************************************************
*****************************************************************************/
NwkRouteTableRecord_t* NWK_RouteTable()
{
	return nwkRouteTable;
}
    26a8:	80 e9       	ldi	r24, 0x90	; 144
    26aa:	96 e0       	ldi	r25, 0x06	; 6
    26ac:	08 95       	ret

000026ae <nwkRxSendAckConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkRxSendAckConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
    26ae:	0e 94 cc 11 	call	0x2398	; 0x2398 <nwkFrameFree>
}
    26b2:	08 95       	ret

000026b4 <nwkRxDuplicateRejectionTimerHandler>:
  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    {
      nwkRxDuplicateRejectionTable[i].ttl--;
      restart = true;
    26b4:	ec ee       	ldi	r30, 0xEC	; 236
    26b6:	f8 e0       	ldi	r31, 0x08	; 8
#endif

/*****************************************************************************
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    26b8:	4a e0       	ldi	r20, 0x0A	; 10
  bool restart = false;
    26ba:	50 e0       	ldi	r21, 0x00	; 0

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    26bc:	20 81       	ld	r18, Z
    26be:	31 81       	ldd	r19, Z+1	; 0x01
    26c0:	21 15       	cp	r18, r1
    26c2:	31 05       	cpc	r19, r1
    26c4:	29 f0       	breq	.+10     	; 0x26d0 <nwkRxDuplicateRejectionTimerHandler+0x1c>
    {
      nwkRxDuplicateRejectionTable[i].ttl--;
    26c6:	21 50       	subi	r18, 0x01	; 1
    26c8:	30 40       	sbci	r19, 0x00	; 0
    26ca:	31 83       	std	Z+1, r19	; 0x01
    26cc:	20 83       	st	Z, r18
      restart = true;
    26ce:	51 e0       	ldi	r21, 0x01	; 1

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    {
      nwkRxDuplicateRejectionTable[i].ttl--;
    26d0:	41 50       	subi	r20, 0x01	; 1
    26d2:	35 96       	adiw	r30, 0x05	; 5
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
  bool restart = false;

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
    26d4:	44 23       	and	r20, r20
    26d6:	91 f7       	brne	.-28     	; 0x26bc <nwkRxDuplicateRejectionTimerHandler+0x8>
      nwkRxDuplicateRejectionTable[i].ttl--;
      restart = true;
    }
  }

  if (restart)
    26d8:	55 23       	and	r21, r21
    26da:	11 f0       	breq	.+4      	; 0x26e0 <nwkRxDuplicateRejectionTimerHandler+0x2c>
    SYS_TimerStart(timer);
    26dc:	0e 94 66 19 	call	0x32cc	; 0x32cc <SYS_TimerStart>
    26e0:	08 95       	ret

000026e2 <nwkRxSeriveDataInd>:

/*****************************************************************************
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
  uint8_t cmd = ind->data[0];
    26e2:	dc 01       	movw	r26, r24
    26e4:	15 96       	adiw	r26, 0x05	; 5
    26e6:	ed 91       	ld	r30, X+
    26e8:	fc 91       	ld	r31, X
    26ea:	16 97       	sbiw	r26, 0x06	; 6
    26ec:	20 81       	ld	r18, Z

  if (NWK_COMMAND_ACK == cmd)
    26ee:	22 23       	and	r18, r18
    26f0:	19 f4       	brne	.+6      	; 0x26f8 <nwkRxSeriveDataInd+0x16>
    nwkTxAckReceived(ind);
    26f2:	0e 94 85 16 	call	0x2d0a	; 0x2d0a <nwkTxAckReceived>
    26f6:	04 c0       	rjmp	.+8      	; 0x2700 <nwkRxSeriveDataInd+0x1e>
#ifdef NWK_ENABLE_ROUTING
  else if (NWK_COMMAND_ROUTE_ERROR == cmd)
    26f8:	21 30       	cpi	r18, 0x01	; 1
    26fa:	21 f4       	brne	.+8      	; 0x2704 <nwkRxSeriveDataInd+0x22>
    nwkRouteErrorReceived(ind);
    26fc:	0e 94 4a 13 	call	0x2694	; 0x2694 <nwkRouteErrorReceived>
#endif
  else
    return false;

  return true;
    2700:	81 e0       	ldi	r24, 0x01	; 1
    2702:	08 95       	ret
#ifdef NWK_ENABLE_ROUTING
  else if (NWK_COMMAND_ROUTE_ERROR == cmd)
    nwkRouteErrorReceived(ind);
#endif
  else
    return false;
    2704:	80 e0       	ldi	r24, 0x00	; 0

  return true;
}
    2706:	08 95       	ret

00002708 <nwkRxInit>:
}

/*****************************************************************************
*****************************************************************************/
void nwkRxInit(void)
{
    2708:	ec ee       	ldi	r30, 0xEC	; 236
    270a:	f8 e0       	ldi	r31, 0x08	; 8
    270c:	8a e0       	ldi	r24, 0x0A	; 10
  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
    nwkRxDuplicateRejectionTable[i].ttl = 0;
    270e:	11 82       	std	Z+1, r1	; 0x01
    2710:	10 82       	st	Z, r1
    2712:	81 50       	subi	r24, 0x01	; 1
    2714:	35 96       	adiw	r30, 0x05	; 5

/*****************************************************************************
*****************************************************************************/
void nwkRxInit(void)
{
  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
    2716:	88 23       	and	r24, r24
    2718:	d1 f7       	brne	.-12     	; 0x270e <nwkRxInit+0x6>
    nwkRxDuplicateRejectionTable[i].ttl = 0;

  nwkRxActiveFrames = 0;
    271a:	10 92 1b 09 	sts	0x091B, r1

  nwkRxDuplicateRejectionTimer.interval = NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    271e:	84 e1       	ldi	r24, 0x14	; 20
    2720:	90 e0       	ldi	r25, 0x00	; 0
    2722:	a0 e0       	ldi	r26, 0x00	; 0
    2724:	b0 e0       	ldi	r27, 0x00	; 0
    2726:	80 93 22 09 	sts	0x0922, r24
    272a:	90 93 23 09 	sts	0x0923, r25
    272e:	a0 93 24 09 	sts	0x0924, r26
    2732:	b0 93 25 09 	sts	0x0925, r27
  nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    2736:	10 92 26 09 	sts	0x0926, r1
  nwkRxDuplicateRejectionTimer.handler = nwkRxDuplicateRejectionTimerHandler;
    273a:	8a e5       	ldi	r24, 0x5A	; 90
    273c:	93 e1       	ldi	r25, 0x13	; 19
    273e:	90 93 28 09 	sts	0x0928, r25
    2742:	80 93 27 09 	sts	0x0927, r24

  NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    2746:	80 e0       	ldi	r24, 0x00	; 0
    2748:	61 e7       	ldi	r22, 0x71	; 113
    274a:	73 e1       	ldi	r23, 0x13	; 19
    274c:	0e 94 c9 10 	call	0x2192	; 0x2192 <NWK_OpenEndpoint>
}
    2750:	08 95       	ret

00002752 <PHY_DataInd>:

/*****************************************************************************
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
    2752:	cf 93       	push	r28
    2754:	df 93       	push	r29
    2756:	ec 01       	movw	r28, r24
  NwkFrame_t *frame;

  if (0x88 != ind->data[1] || (0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    2758:	e8 81       	ld	r30, Y
    275a:	f9 81       	ldd	r31, Y+1	; 0x01
    275c:	81 81       	ldd	r24, Z+1	; 0x01
    275e:	88 38       	cpi	r24, 0x88	; 136
    2760:	29 f5       	brne	.+74     	; 0x27ac <PHY_DataInd+0x5a>
    2762:	80 81       	ld	r24, Z
    2764:	81 36       	cpi	r24, 0x61	; 97
    2766:	11 f0       	breq	.+4      	; 0x276c <PHY_DataInd+0x1a>
    2768:	81 34       	cpi	r24, 0x41	; 65
    276a:	01 f5       	brne	.+64     	; 0x27ac <PHY_DataInd+0x5a>
      ind->size < sizeof(NwkFrameHeader_t))
    276c:	8a 81       	ldd	r24, Y+2	; 0x02
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
  NwkFrame_t *frame;

  if (0x88 != ind->data[1] || (0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    276e:	80 31       	cpi	r24, 0x10	; 16
    2770:	e8 f0       	brcs	.+58     	; 0x27ac <PHY_DataInd+0x5a>
      ind->size < sizeof(NwkFrameHeader_t))
    return;

  if (NULL == (frame = nwkFrameAlloc(ind->size - sizeof(NwkFrameHeader_t))))
    2772:	80 51       	subi	r24, 0x10	; 16
    2774:	0e 94 a6 11 	call	0x234c	; 0x234c <nwkFrameAlloc>
    2778:	00 97       	sbiw	r24, 0x00	; 0
    277a:	c1 f0       	breq	.+48     	; 0x27ac <PHY_DataInd+0x5a>
    return;

  frame->state = NWK_RX_STATE_RECEIVED;
    277c:	20 e2       	ldi	r18, 0x20	; 32
    277e:	fc 01       	movw	r30, r24
    2780:	20 83       	st	Z, r18
  frame->rx.lqi = ind->lqi;
    2782:	2b 81       	ldd	r18, Y+3	; 0x03
    2784:	e1 58       	subi	r30, 0x81	; 129
    2786:	ff 4f       	sbci	r31, 0xFF	; 255
    2788:	20 83       	st	Z, r18
  frame->rx.rssi = ind->rssi;
    278a:	2c 81       	ldd	r18, Y+4	; 0x04
    278c:	fc 01       	movw	r30, r24
    278e:	e0 58       	subi	r30, 0x80	; 128
    2790:	ff 4f       	sbci	r31, 0xFF	; 255
    2792:	20 83       	st	Z, r18

  memcpy((uint8_t *)&frame->data, ind->data, ind->size);
    2794:	02 96       	adiw	r24, 0x02	; 2
    2796:	4a 81       	ldd	r20, Y+2	; 0x02
    2798:	68 81       	ld	r22, Y
    279a:	79 81       	ldd	r23, Y+1	; 0x01
    279c:	50 e0       	ldi	r21, 0x00	; 0
    279e:	0e 94 62 1b 	call	0x36c4	; 0x36c4 <memcpy>

  ++nwkRxActiveFrames;
    27a2:	80 91 1b 09 	lds	r24, 0x091B
    27a6:	8f 5f       	subi	r24, 0xFF	; 255
    27a8:	80 93 1b 09 	sts	0x091B, r24
}
    27ac:	df 91       	pop	r29
    27ae:	cf 91       	pop	r28
    27b0:	08 95       	ret

000027b2 <nwkRxTaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    27b2:	8f 92       	push	r8
    27b4:	9f 92       	push	r9
    27b6:	af 92       	push	r10
    27b8:	bf 92       	push	r11
    27ba:	cf 92       	push	r12
    27bc:	df 92       	push	r13
    27be:	ef 92       	push	r14
    27c0:	ff 92       	push	r15
    27c2:	0f 93       	push	r16
    27c4:	1f 93       	push	r17
    27c6:	cf 93       	push	r28
    27c8:	df 93       	push	r29
    27ca:	cd b7       	in	r28, 0x3d	; 61
    27cc:	de b7       	in	r29, 0x3e	; 62
    27ce:	2a 97       	sbiw	r28, 0x0a	; 10
    27d0:	0f b6       	in	r0, 0x3f	; 63
    27d2:	f8 94       	cli
    27d4:	de bf       	out	0x3e, r29	; 62
    27d6:	0f be       	out	0x3f, r0	; 63
    27d8:	cd bf       	out	0x3d, r28	; 61
  if (0 == nwkRxActiveFrames)
    27da:	80 91 1b 09 	lds	r24, 0x091B
    27de:	88 23       	and	r24, r24
    27e0:	09 f4       	brne	.+2      	; 0x27e4 <nwkRxTaskHandler+0x32>
    27e2:	ad c1       	rjmp	.+858    	; 0x2b3e <nwkRxTaskHandler+0x38c>
    27e4:	dd 24       	eor	r13, r13
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);

        if ((header->nwkFcf.ackRequest && ack) || forceAck)
          nwkRxSendAck(frame);

        frame->state = NWK_RX_STATE_FINISH;
    27e6:	44 e2       	ldi	r20, 0x24	; 36
    27e8:	c4 2e       	mov	r12, r20
  if (NULL == (ack = nwkFrameAlloc(sizeof(NwkAckCommand_t))))
    return;

  nwkFrameCommandInit(ack);

  ack->tx.confirm = nwkRxSendAckConf;
    27ea:	57 e5       	ldi	r21, 0x57	; 87
    27ec:	85 2e       	mov	r8, r21
    27ee:	53 e1       	ldi	r21, 0x13	; 19
    27f0:	95 2e       	mov	r9, r21
#ifdef NWK_ENABLE_SECURITY
    if (header->nwkFcf.securityEnabled)
      frame->state = NWK_RX_STATE_DECRYPT;
    else
#endif
      frame->state = NWK_RX_STATE_INDICATE;
    27f2:	62 e2       	ldi	r22, 0x22	; 34
    27f4:	b6 2e       	mov	r11, r22
  }
#ifdef NWK_ENABLE_ROUTING
  else if (nwkIb.addr == header->macDstAddr && 0xffff != header->macDstPanId)
  {
    frame->state = NWK_RX_STATE_ROUTE;
    27f6:	73 e2       	ldi	r23, 0x23	; 35
    27f8:	a7 2e       	mov	r10, r23
  if (0 == nwkRxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    27fa:	8d 2d       	mov	r24, r13
    27fc:	0e 94 cf 11 	call	0x239e	; 0x239e <nwkFrameByIndex>
    2800:	7c 01       	movw	r14, r24

    switch (frame->state)
    2802:	dc 01       	movw	r26, r24
    2804:	8c 91       	ld	r24, X
    2806:	82 32       	cpi	r24, 0x22	; 34
    2808:	09 f4       	brne	.+2      	; 0x280c <nwkRxTaskHandler+0x5a>
    280a:	d9 c0       	rjmp	.+434    	; 0x29be <nwkRxTaskHandler+0x20c>
    280c:	83 32       	cpi	r24, 0x23	; 35
    280e:	20 f4       	brcc	.+8      	; 0x2818 <nwkRxTaskHandler+0x66>
    2810:	80 32       	cpi	r24, 0x20	; 32
    2812:	09 f0       	breq	.+2      	; 0x2816 <nwkRxTaskHandler+0x64>
    2814:	8f c1       	rjmp	.+798    	; 0x2b34 <nwkRxTaskHandler+0x382>
    2816:	07 c0       	rjmp	.+14     	; 0x2826 <nwkRxTaskHandler+0x74>
    2818:	83 32       	cpi	r24, 0x23	; 35
    281a:	09 f4       	brne	.+2      	; 0x281e <nwkRxTaskHandler+0x6c>
    281c:	7f c1       	rjmp	.+766    	; 0x2b1c <nwkRxTaskHandler+0x36a>
    281e:	84 32       	cpi	r24, 0x24	; 36
    2820:	09 f0       	breq	.+2      	; 0x2824 <nwkRxTaskHandler+0x72>
    2822:	88 c1       	rjmp	.+784    	; 0x2b34 <nwkRxTaskHandler+0x382>
    2824:	7f c1       	rjmp	.+766    	; 0x2b24 <nwkRxTaskHandler+0x372>
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
  NwkFrameHeader_t *header = &frame->data.header;

  frame->state = NWK_RX_STATE_FINISH;
    2826:	f7 01       	movw	r30, r14
    2828:	c0 82       	st	Z, r12

  if ((0xffff == header->nwkDstAddr && header->nwkFcf.ackRequest) ||
    282a:	87 85       	ldd	r24, Z+15	; 0x0f
    282c:	90 89       	ldd	r25, Z+16	; 0x10
    282e:	ff ef       	ldi	r31, 0xFF	; 255
    2830:	8f 3f       	cpi	r24, 0xFF	; 255
    2832:	9f 07       	cpc	r25, r31
    2834:	31 f4       	brne	.+12     	; 0x2842 <nwkRxTaskHandler+0x90>
    2836:	d7 01       	movw	r26, r14
    2838:	1b 96       	adiw	r26, 0x0b	; 11
    283a:	8c 91       	ld	r24, X
    283c:	1b 97       	sbiw	r26, 0x0b	; 11
    283e:	80 fd       	sbrc	r24, 0
    2840:	79 c1       	rjmp	.+754    	; 0x2b34 <nwkRxTaskHandler+0x382>
    2842:	20 91 c3 0b 	lds	r18, 0x0BC3
    2846:	30 91 c4 0b 	lds	r19, 0x0BC4
    284a:	f7 01       	movw	r30, r14
    284c:	85 85       	ldd	r24, Z+13	; 0x0d
    284e:	96 85       	ldd	r25, Z+14	; 0x0e
    2850:	28 17       	cp	r18, r24
    2852:	39 07       	cpc	r19, r25
    2854:	09 f4       	brne	.+2      	; 0x2858 <nwkRxTaskHandler+0xa6>
    2856:	6e c1       	rjmp	.+732    	; 0x2b34 <nwkRxTaskHandler+0x382>
      (nwkIb.addr == header->nwkSrcAddr))
    return;

#ifndef NWK_ENABLE_SECURITY
  if (header->nwkFcf.securityEnabled)
    2858:	83 85       	ldd	r24, Z+11	; 0x0b
    285a:	81 fd       	sbrc	r24, 1
    285c:	6b c1       	rjmp	.+726    	; 0x2b34 <nwkRxTaskHandler+0x382>
    return;
#endif

#ifdef NWK_ENABLE_ROUTING
  nwkRouteFrameReceived(frame);
    285e:	c7 01       	movw	r24, r14
    2860:	0e 94 3f 12 	call	0x247e	; 0x247e <nwkRouteFrameReceived>
    2864:	e9 ee       	ldi	r30, 0xE9	; 233
    2866:	f8 e0       	ldi	r31, 0x08	; 8
    2868:	40 e0       	ldi	r20, 0x00	; 0
    286a:	50 e0       	ldi	r21, 0x00	; 0

/*****************************************************************************
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
  int8_t free = -1;
    286c:	6f ef       	ldi	r22, 0xFF	; 255

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    286e:	23 81       	ldd	r18, Z+3	; 0x03
    2870:	34 81       	ldd	r19, Z+4	; 0x04
    2872:	21 15       	cp	r18, r1
    2874:	31 05       	cpc	r19, r1
    2876:	81 f1       	breq	.+96     	; 0x28d8 <nwkRxTaskHandler+0x126>
    {
      if (header->nwkSrcAddr == nwkRxDuplicateRejectionTable[i].src)
    2878:	d7 01       	movw	r26, r14
    287a:	1d 96       	adiw	r26, 0x0d	; 13
    287c:	8d 91       	ld	r24, X+
    287e:	9c 91       	ld	r25, X
    2880:	1e 97       	sbiw	r26, 0x0e	; 14
    2882:	20 81       	ld	r18, Z
    2884:	31 81       	ldd	r19, Z+1	; 0x01
    2886:	82 17       	cp	r24, r18
    2888:	93 07       	cpc	r25, r19
    288a:	39 f5       	brne	.+78     	; 0x28da <nwkRxTaskHandler+0x128>
      {
        int8_t diff = (int8_t)header->nwkSeq - nwkRxDuplicateRejectionTable[i].seq;
    288c:	1c 96       	adiw	r26, 0x0c	; 12
    288e:	8c 91       	ld	r24, X
    2890:	fa 01       	movw	r30, r20
    2892:	ee 0f       	add	r30, r30
    2894:	ff 1f       	adc	r31, r31
    2896:	ee 0f       	add	r30, r30
    2898:	ff 1f       	adc	r31, r31
    289a:	e4 0f       	add	r30, r20
    289c:	f5 1f       	adc	r31, r21
    289e:	e7 51       	subi	r30, 0x17	; 23
    28a0:	f7 4f       	sbci	r31, 0xF7	; 247
    28a2:	92 81       	ldd	r25, Z+2	; 0x02
    28a4:	b8 2f       	mov	r27, r24
    28a6:	b9 1b       	sub	r27, r25

        if (diff > 0)
    28a8:	1b 16       	cp	r1, r27
    28aa:	34 f4       	brge	.+12     	; 0x28b8 <nwkRxTaskHandler+0x106>
        {
          nwkRxDuplicateRejectionTable[i].seq = header->nwkSeq;
    28ac:	82 83       	std	Z+2, r24	; 0x02
          nwkRxDuplicateRejectionTable[i].ttl = DUPLICATE_REJECTION_TTL;
    28ae:	87 e9       	ldi	r24, 0x97	; 151
    28b0:	90 e0       	ldi	r25, 0x00	; 0
    28b2:	94 83       	std	Z+4, r25	; 0x04
    28b4:	83 83       	std	Z+3, r24	; 0x03
    28b6:	39 c0       	rjmp	.+114    	; 0x292a <nwkRxTaskHandler+0x178>
          return false;
        }
        else
        {
#ifdef NWK_ENABLE_ROUTING
          if (nwkIb.addr == header->macDstAddr)
    28b8:	20 91 c3 0b 	lds	r18, 0x0BC3
    28bc:	30 91 c4 0b 	lds	r19, 0x0BC4
    28c0:	f7 01       	movw	r30, r14
    28c2:	87 81       	ldd	r24, Z+7	; 0x07
    28c4:	90 85       	ldd	r25, Z+8	; 0x08
    28c6:	28 17       	cp	r18, r24
    28c8:	39 07       	cpc	r19, r25
    28ca:	09 f0       	breq	.+2      	; 0x28ce <nwkRxTaskHandler+0x11c>
    28cc:	33 c1       	rjmp	.+614    	; 0x2b34 <nwkRxTaskHandler+0x382>
            nwkRouteRemove(header->nwkDstAddr);
    28ce:	87 85       	ldd	r24, Z+15	; 0x0f
    28d0:	90 89       	ldd	r25, Z+16	; 0x10
    28d2:	0e 94 35 12 	call	0x246a	; 0x246a <nwkRouteRemove>
    28d6:	2e c1       	rjmp	.+604    	; 0x2b34 <nwkRxTaskHandler+0x382>
        }
      }
    }
    else // ttl == 0
    {
      free = i;
    28d8:	64 2f       	mov	r22, r20
    28da:	4f 5f       	subi	r20, 0xFF	; 255
    28dc:	5f 4f       	sbci	r21, 0xFF	; 255
    28de:	35 96       	adiw	r30, 0x05	; 5
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
  int8_t free = -1;

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
    28e0:	4a 30       	cpi	r20, 0x0A	; 10
    28e2:	51 05       	cpc	r21, r1
    28e4:	21 f6       	brne	.-120    	; 0x286e <nwkRxTaskHandler+0xbc>
    {
      free = i;
    }
  }

  if (-1 == free)
    28e6:	6f 3f       	cpi	r22, 0xFF	; 255
    28e8:	09 f4       	brne	.+2      	; 0x28ec <nwkRxTaskHandler+0x13a>
    28ea:	24 c1       	rjmp	.+584    	; 0x2b34 <nwkRxTaskHandler+0x382>
    return true;

  nwkRxDuplicateRejectionTable[free].src = header->nwkSrcAddr;
    28ec:	86 2f       	mov	r24, r22
    28ee:	99 27       	eor	r25, r25
    28f0:	87 fd       	sbrc	r24, 7
    28f2:	90 95       	com	r25
    28f4:	fc 01       	movw	r30, r24
    28f6:	ee 0f       	add	r30, r30
    28f8:	ff 1f       	adc	r31, r31
    28fa:	ee 0f       	add	r30, r30
    28fc:	ff 1f       	adc	r31, r31
    28fe:	e8 0f       	add	r30, r24
    2900:	f9 1f       	adc	r31, r25
    2902:	e7 51       	subi	r30, 0x17	; 23
    2904:	f7 4f       	sbci	r31, 0xF7	; 247
    2906:	d7 01       	movw	r26, r14
    2908:	1d 96       	adiw	r26, 0x0d	; 13
    290a:	8d 91       	ld	r24, X+
    290c:	9c 91       	ld	r25, X
    290e:	1e 97       	sbiw	r26, 0x0e	; 14
    2910:	91 83       	std	Z+1, r25	; 0x01
    2912:	80 83       	st	Z, r24
  nwkRxDuplicateRejectionTable[free].seq = header->nwkSeq;
    2914:	1c 96       	adiw	r26, 0x0c	; 12
    2916:	8c 91       	ld	r24, X
    2918:	82 83       	std	Z+2, r24	; 0x02
  nwkRxDuplicateRejectionTable[free].ttl = DUPLICATE_REJECTION_TTL;
    291a:	87 e9       	ldi	r24, 0x97	; 151
    291c:	90 e0       	ldi	r25, 0x00	; 0
    291e:	94 83       	std	Z+4, r25	; 0x04
    2920:	83 83       	std	Z+3, r24	; 0x03

  SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    2922:	8c e1       	ldi	r24, 0x1C	; 28
    2924:	99 e0       	ldi	r25, 0x09	; 9
    2926:	0e 94 66 19 	call	0x32cc	; 0x32cc <SYS_TimerStart>
#endif

  if (nwkRxRejectDuplicate(header))
    return;

  if (0xffff == header->macDstAddr && nwkIb.addr != header->nwkDstAddr &&
    292a:	f7 01       	movw	r30, r14
    292c:	87 81       	ldd	r24, Z+7	; 0x07
    292e:	90 85       	ldd	r25, Z+8	; 0x08
    2930:	ff ef       	ldi	r31, 0xFF	; 255
    2932:	8f 3f       	cpi	r24, 0xFF	; 255
    2934:	9f 07       	cpc	r25, r31
    2936:	d9 f4       	brne	.+54     	; 0x296e <nwkRxTaskHandler+0x1bc>
    2938:	20 91 c3 0b 	lds	r18, 0x0BC3
    293c:	30 91 c4 0b 	lds	r19, 0x0BC4
    2940:	d7 01       	movw	r26, r14
    2942:	1f 96       	adiw	r26, 0x0f	; 15
    2944:	8d 91       	ld	r24, X+
    2946:	9c 91       	ld	r25, X
    2948:	50 97       	sbiw	r26, 0x10	; 16
    294a:	28 17       	cp	r18, r24
    294c:	39 07       	cpc	r19, r25
    294e:	79 f0       	breq	.+30     	; 0x296e <nwkRxTaskHandler+0x1bc>
    2950:	15 96       	adiw	r26, 0x05	; 5
    2952:	8d 91       	ld	r24, X+
    2954:	9c 91       	ld	r25, X
    2956:	16 97       	sbiw	r26, 0x06	; 6
    2958:	bf ef       	ldi	r27, 0xFF	; 255
    295a:	8f 3f       	cpi	r24, 0xFF	; 255
    295c:	9b 07       	cpc	r25, r27
    295e:	39 f0       	breq	.+14     	; 0x296e <nwkRxTaskHandler+0x1bc>
      0xffff != header->macDstPanId && 0 == header->nwkFcf.linkLocal)
    2960:	f7 01       	movw	r30, r14
    2962:	83 85       	ldd	r24, Z+11	; 0x0b
    2964:	82 fd       	sbrc	r24, 2
    2966:	03 c0       	rjmp	.+6      	; 0x296e <nwkRxTaskHandler+0x1bc>
    nwkTxBroadcastFrame(frame);
    2968:	c7 01       	movw	r24, r14
    296a:	0e 94 3d 16 	call	0x2c7a	; 0x2c7a <nwkTxBroadcastFrame>

  if (nwkIb.addr == header->nwkDstAddr || 0xffff == header->nwkDstAddr)
    296e:	80 91 c3 0b 	lds	r24, 0x0BC3
    2972:	90 91 c4 0b 	lds	r25, 0x0BC4
    2976:	d7 01       	movw	r26, r14
    2978:	1f 96       	adiw	r26, 0x0f	; 15
    297a:	2d 91       	ld	r18, X+
    297c:	3c 91       	ld	r19, X
    297e:	50 97       	sbiw	r26, 0x10	; 16
    2980:	82 17       	cp	r24, r18
    2982:	93 07       	cpc	r25, r19
    2984:	21 f0       	breq	.+8      	; 0x298e <nwkRxTaskHandler+0x1dc>
    2986:	bf ef       	ldi	r27, 0xFF	; 255
    2988:	2f 3f       	cpi	r18, 0xFF	; 255
    298a:	3b 07       	cpc	r19, r27
    298c:	19 f4       	brne	.+6      	; 0x2994 <nwkRxTaskHandler+0x1e2>
#ifdef NWK_ENABLE_SECURITY
    if (header->nwkFcf.securityEnabled)
      frame->state = NWK_RX_STATE_DECRYPT;
    else
#endif
      frame->state = NWK_RX_STATE_INDICATE;
    298e:	f7 01       	movw	r30, r14
    2990:	b0 82       	st	Z, r11
    2992:	d0 c0       	rjmp	.+416    	; 0x2b34 <nwkRxTaskHandler+0x382>
  }
#ifdef NWK_ENABLE_ROUTING
  else if (nwkIb.addr == header->macDstAddr && 0xffff != header->macDstPanId)
    2994:	d7 01       	movw	r26, r14
    2996:	17 96       	adiw	r26, 0x07	; 7
    2998:	2d 91       	ld	r18, X+
    299a:	3c 91       	ld	r19, X
    299c:	18 97       	sbiw	r26, 0x08	; 8
    299e:	82 17       	cp	r24, r18
    29a0:	93 07       	cpc	r25, r19
    29a2:	09 f0       	breq	.+2      	; 0x29a6 <nwkRxTaskHandler+0x1f4>
    29a4:	c7 c0       	rjmp	.+398    	; 0x2b34 <nwkRxTaskHandler+0x382>
    29a6:	15 96       	adiw	r26, 0x05	; 5
    29a8:	8d 91       	ld	r24, X+
    29aa:	9c 91       	ld	r25, X
    29ac:	16 97       	sbiw	r26, 0x06	; 6
    29ae:	bf ef       	ldi	r27, 0xFF	; 255
    29b0:	8f 3f       	cpi	r24, 0xFF	; 255
    29b2:	9b 07       	cpc	r25, r27
    29b4:	09 f4       	brne	.+2      	; 0x29b8 <nwkRxTaskHandler+0x206>
    29b6:	be c0       	rjmp	.+380    	; 0x2b34 <nwkRxTaskHandler+0x382>
  {
    frame->state = NWK_RX_STATE_ROUTE;
    29b8:	f7 01       	movw	r30, r14
    29ba:	a0 82       	st	Z, r10
    29bc:	bb c0       	rjmp	.+374    	; 0x2b34 <nwkRxTaskHandler+0x382>
      case NWK_RX_STATE_INDICATE:
      {
        NwkFrameHeader_t *header = &frame->data.header;
        bool ack, forceAck;

        nwkRxAckControl = NWK_ACK_CONTROL_NONE;
    29be:	10 92 e8 08 	sts	0x08E8, r1
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
  NwkFrameHeader_t *header = &frame->data.header;
  NWK_DataInd_t ind;

  if (header->nwkDstEndpoint > NWK_MAX_ENDPOINTS_AMOUNT || 
    29c2:	d7 01       	movw	r26, r14
    29c4:	51 96       	adiw	r26, 0x11	; 17
    29c6:	8c 91       	ld	r24, X
    29c8:	51 97       	sbiw	r26, 0x11	; 17
    29ca:	82 95       	swap	r24
    29cc:	8f 70       	andi	r24, 0x0F	; 15
    29ce:	e8 2f       	mov	r30, r24
    29d0:	f0 e0       	ldi	r31, 0x00	; 0
    29d2:	e4 30       	cpi	r30, 0x04	; 4
    29d4:	f1 05       	cpc	r31, r1
    29d6:	0c f0       	brlt	.+2      	; 0x29da <nwkRxTaskHandler+0x228>
    29d8:	5e c0       	rjmp	.+188    	; 0x2a96 <nwkRxTaskHandler+0x2e4>
      NULL == nwkIb.endpoint[header->nwkDstEndpoint])
    29da:	ee 0f       	add	r30, r30
    29dc:	ff 1f       	adc	r31, r31
    29de:	e7 53       	subi	r30, 0x37	; 55
    29e0:	f4 4f       	sbci	r31, 0xF4	; 244
    29e2:	40 81       	ld	r20, Z
    29e4:	51 81       	ldd	r21, Z+1	; 0x01
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
  NwkFrameHeader_t *header = &frame->data.header;
  NWK_DataInd_t ind;

  if (header->nwkDstEndpoint > NWK_MAX_ENDPOINTS_AMOUNT || 
    29e6:	41 15       	cp	r20, r1
    29e8:	51 05       	cpc	r21, r1
    29ea:	09 f4       	brne	.+2      	; 0x29ee <nwkRxTaskHandler+0x23c>
    29ec:	54 c0       	rjmp	.+168    	; 0x2a96 <nwkRxTaskHandler+0x2e4>
      NULL == nwkIb.endpoint[header->nwkDstEndpoint])
    return false;

  ind.srcAddr = header->nwkSrcAddr;
    29ee:	1d 96       	adiw	r26, 0x0d	; 13
    29f0:	2d 91       	ld	r18, X+
    29f2:	3c 91       	ld	r19, X
    29f4:	1e 97       	sbiw	r26, 0x0e	; 14
    29f6:	3a 83       	std	Y+2, r19	; 0x02
    29f8:	29 83       	std	Y+1, r18	; 0x01
  ind.srcEndpoint = header->nwkSrcEndpoint;
    29fa:	51 96       	adiw	r26, 0x11	; 17
    29fc:	9c 91       	ld	r25, X
    29fe:	51 97       	sbiw	r26, 0x11	; 17
    2a00:	9f 70       	andi	r25, 0x0F	; 15
    2a02:	9b 83       	std	Y+3, r25	; 0x03
  ind.dstEndpoint = header->nwkDstEndpoint;
    2a04:	8c 83       	std	Y+4, r24	; 0x04
  ind.data = frame->data.payload;
    2a06:	c7 01       	movw	r24, r14
    2a08:	42 96       	adiw	r24, 0x12	; 18
    2a0a:	9f 83       	std	Y+7, r25	; 0x07
    2a0c:	8e 83       	std	Y+6, r24	; 0x06
  ind.size = frame->size - sizeof(NwkFrameHeader_t);
    2a0e:	11 96       	adiw	r26, 0x01	; 1
    2a10:	8c 91       	ld	r24, X
    2a12:	11 97       	sbiw	r26, 0x01	; 1
    2a14:	80 51       	subi	r24, 0x10	; 16
    2a16:	88 87       	std	Y+8, r24	; 0x08
  ind.lqi = frame->rx.lqi;
    2a18:	f7 01       	movw	r30, r14
    2a1a:	e1 58       	subi	r30, 0x81	; 129
    2a1c:	ff 4f       	sbci	r31, 0xFF	; 255
    2a1e:	80 81       	ld	r24, Z
    2a20:	89 87       	std	Y+9, r24	; 0x09
  ind.rssi = frame->rx.rssi;
    2a22:	f7 01       	movw	r30, r14
    2a24:	e0 58       	subi	r30, 0x80	; 128
    2a26:	ff 4f       	sbci	r31, 0xFF	; 255
    2a28:	80 81       	ld	r24, Z
    2a2a:	8a 87       	std	Y+10, r24	; 0x0a

  ind.options  = (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    2a2c:	f7 01       	movw	r30, r14
    2a2e:	73 85       	ldd	r23, Z+11	; 0x0b
  ind.options |= (header->nwkFcf.securityEnabled) ? NWK_IND_OPT_SECURED : 0;
    2a30:	67 2f       	mov	r22, r23
    2a32:	63 70       	andi	r22, 0x03	; 3
  ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    2a34:	72 ff       	sbrs	r23, 2
    2a36:	02 c0       	rjmp	.+4      	; 0x2a3c <nwkRxTaskHandler+0x28a>
    2a38:	80 e2       	ldi	r24, 0x20	; 32
    2a3a:	01 c0       	rjmp	.+2      	; 0x2a3e <nwkRxTaskHandler+0x28c>
    2a3c:	80 e0       	ldi	r24, 0x00	; 0
    2a3e:	76 2f       	mov	r23, r22
    2a40:	78 2b       	or	r23, r24
  ind.options |= (0xffff == header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
    2a42:	d7 01       	movw	r26, r14
    2a44:	1f 96       	adiw	r26, 0x0f	; 15
    2a46:	8d 91       	ld	r24, X+
    2a48:	9c 91       	ld	r25, X
    2a4a:	50 97       	sbiw	r26, 0x10	; 16
    2a4c:	bf ef       	ldi	r27, 0xFF	; 255
    2a4e:	8f 3f       	cpi	r24, 0xFF	; 255
    2a50:	9b 07       	cpc	r25, r27
    2a52:	11 f4       	brne	.+4      	; 0x2a58 <nwkRxTaskHandler+0x2a6>
    2a54:	64 e0       	ldi	r22, 0x04	; 4
    2a56:	01 c0       	rjmp	.+2      	; 0x2a5a <nwkRxTaskHandler+0x2a8>
    2a58:	60 e0       	ldi	r22, 0x00	; 0
    2a5a:	67 2b       	or	r22, r23
  ind.options |= (header->nwkSrcAddr == header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    2a5c:	f7 01       	movw	r30, r14
    2a5e:	81 85       	ldd	r24, Z+9	; 0x09
    2a60:	92 85       	ldd	r25, Z+10	; 0x0a
    2a62:	28 17       	cp	r18, r24
    2a64:	39 07       	cpc	r19, r25
    2a66:	11 f4       	brne	.+4      	; 0x2a6c <nwkRxTaskHandler+0x2ba>
    2a68:	98 e0       	ldi	r25, 0x08	; 8
    2a6a:	01 c0       	rjmp	.+2      	; 0x2a6e <nwkRxTaskHandler+0x2bc>
    2a6c:	90 e0       	ldi	r25, 0x00	; 0
    2a6e:	69 2b       	or	r22, r25
  ind.options |= (0xffff == header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    2a70:	d7 01       	movw	r26, r14
    2a72:	15 96       	adiw	r26, 0x05	; 5
    2a74:	8d 91       	ld	r24, X+
    2a76:	9c 91       	ld	r25, X
    2a78:	16 97       	sbiw	r26, 0x06	; 6
    2a7a:	bf ef       	ldi	r27, 0xFF	; 255
    2a7c:	8f 3f       	cpi	r24, 0xFF	; 255
    2a7e:	9b 07       	cpc	r25, r27
    2a80:	11 f4       	brne	.+4      	; 0x2a86 <nwkRxTaskHandler+0x2d4>
    2a82:	80 e1       	ldi	r24, 0x10	; 16
    2a84:	01 c0       	rjmp	.+2      	; 0x2a88 <nwkRxTaskHandler+0x2d6>
    2a86:	80 e0       	ldi	r24, 0x00	; 0
    2a88:	86 2b       	or	r24, r22
    2a8a:	8d 83       	std	Y+5, r24	; 0x05

  return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    2a8c:	ce 01       	movw	r24, r28
    2a8e:	01 96       	adiw	r24, 0x01	; 1
    2a90:	fa 01       	movw	r30, r20
    2a92:	09 95       	icall
    2a94:	01 c0       	rjmp	.+2      	; 0x2a98 <nwkRxTaskHandler+0x2e6>
  NwkFrameHeader_t *header = &frame->data.header;
  NWK_DataInd_t ind;

  if (header->nwkDstEndpoint > NWK_MAX_ENDPOINTS_AMOUNT || 
      NULL == nwkIb.endpoint[header->nwkDstEndpoint])
    return false;
    2a96:	80 e0       	ldi	r24, 0x00	; 0
        NwkFrameHeader_t *header = &frame->data.header;
        bool ack, forceAck;

        nwkRxAckControl = NWK_ACK_CONTROL_NONE;
        ack = nwkRxIndicateFrame(frame);
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);
    2a98:	f7 01       	movw	r30, r14
    2a9a:	27 81       	ldd	r18, Z+7	; 0x07
    2a9c:	30 85       	ldd	r19, Z+8	; 0x08
    2a9e:	ff ef       	ldi	r31, 0xFF	; 255
    2aa0:	2f 3f       	cpi	r18, 0xFF	; 255
    2aa2:	3f 07       	cpc	r19, r31
    2aa4:	71 f4       	brne	.+28     	; 0x2ac2 <nwkRxTaskHandler+0x310>
#endif
}

/*****************************************************************************
*****************************************************************************/
void nwkRxTaskHandler(void)
    2aa6:	61 e0       	ldi	r22, 0x01	; 1
    2aa8:	70 e0       	ldi	r23, 0x00	; 0
    2aaa:	20 91 c3 0b 	lds	r18, 0x0BC3
    2aae:	30 91 c4 0b 	lds	r19, 0x0BC4
    2ab2:	d7 01       	movw	r26, r14
    2ab4:	1f 96       	adiw	r26, 0x0f	; 15
    2ab6:	4d 91       	ld	r20, X+
    2ab8:	5c 91       	ld	r21, X
    2aba:	50 97       	sbiw	r26, 0x10	; 16
    2abc:	24 17       	cp	r18, r20
    2abe:	35 07       	cpc	r19, r21
    2ac0:	11 f0       	breq	.+4      	; 0x2ac6 <nwkRxTaskHandler+0x314>
        NwkFrameHeader_t *header = &frame->data.header;
        bool ack, forceAck;

        nwkRxAckControl = NWK_ACK_CONTROL_NONE;
        ack = nwkRxIndicateFrame(frame);
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);
    2ac2:	60 e0       	ldi	r22, 0x00	; 0
    2ac4:	70 e0       	ldi	r23, 0x00	; 0

        if ((header->nwkFcf.ackRequest && ack) || forceAck)
    2ac6:	f7 01       	movw	r30, r14
    2ac8:	93 85       	ldd	r25, Z+11	; 0x0b
    2aca:	90 ff       	sbrs	r25, 0
    2acc:	02 c0       	rjmp	.+4      	; 0x2ad2 <nwkRxTaskHandler+0x320>
    2ace:	88 23       	and	r24, r24
    2ad0:	19 f4       	brne	.+6      	; 0x2ad8 <nwkRxTaskHandler+0x326>
    2ad2:	61 15       	cp	r22, r1
    2ad4:	71 05       	cpc	r23, r1
    2ad6:	f9 f0       	breq	.+62     	; 0x2b16 <nwkRxTaskHandler+0x364>
static void nwkRxSendAck(NwkFrame_t *frame)
{
  NwkFrame_t *ack;
  NwkAckCommand_t *command;

  if (NULL == (ack = nwkFrameAlloc(sizeof(NwkAckCommand_t))))
    2ad8:	83 e0       	ldi	r24, 0x03	; 3
    2ada:	0e 94 a6 11 	call	0x234c	; 0x234c <nwkFrameAlloc>
    2ade:	8c 01       	movw	r16, r24
    2ae0:	00 97       	sbiw	r24, 0x00	; 0
    2ae2:	c9 f0       	breq	.+50     	; 0x2b16 <nwkRxTaskHandler+0x364>
    return;

  nwkFrameCommandInit(ack);
    2ae4:	0e 94 dd 11 	call	0x23ba	; 0x23ba <nwkFrameCommandInit>

  ack->tx.confirm = nwkRxSendAckConf;
    2ae8:	f8 01       	movw	r30, r16
    2aea:	ed 57       	subi	r30, 0x7D	; 125
    2aec:	ff 4f       	sbci	r31, 0xFF	; 255
    2aee:	91 82       	std	Z+1, r9	; 0x01
    2af0:	80 82       	st	Z, r8

  ack->data.header.nwkDstAddr = frame->data.header.nwkSrcAddr;
    2af2:	d7 01       	movw	r26, r14
    2af4:	1d 96       	adiw	r26, 0x0d	; 13
    2af6:	8d 91       	ld	r24, X+
    2af8:	9c 91       	ld	r25, X
    2afa:	1e 97       	sbiw	r26, 0x0e	; 14
    2afc:	f8 01       	movw	r30, r16
    2afe:	90 8b       	std	Z+16, r25	; 0x10
    2b00:	87 87       	std	Z+15, r24	; 0x0f

  command = (NwkAckCommand_t *)ack->data.payload;

  command->id = NWK_COMMAND_ACK;
    2b02:	12 8a       	std	Z+18, r1	; 0x12
  command->control = nwkRxAckControl;
    2b04:	80 91 e8 08 	lds	r24, 0x08E8
    2b08:	84 8b       	std	Z+20, r24	; 0x14
  command->seq = frame->data.header.nwkSeq;
    2b0a:	1c 96       	adiw	r26, 0x0c	; 12
    2b0c:	8c 91       	ld	r24, X
    2b0e:	83 8b       	std	Z+19, r24	; 0x13

  nwkTxFrame(ack);
    2b10:	c8 01       	movw	r24, r16
    2b12:	0e 94 00 16 	call	0x2c00	; 0x2c00 <nwkTxFrame>
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);

        if ((header->nwkFcf.ackRequest && ack) || forceAck)
          nwkRxSendAck(frame);

        frame->state = NWK_RX_STATE_FINISH;
    2b16:	d7 01       	movw	r26, r14
    2b18:	cc 92       	st	X, r12
      } break;
    2b1a:	0c c0       	rjmp	.+24     	; 0x2b34 <nwkRxTaskHandler+0x382>

#ifdef NWK_ENABLE_ROUTING
      case NWK_RX_STATE_ROUTE:
      {
        nwkRouteFrame(frame);
    2b1c:	c7 01       	movw	r24, r14
    2b1e:	0e 94 fe 12 	call	0x25fc	; 0x25fc <nwkRouteFrame>
    2b22:	03 c0       	rjmp	.+6      	; 0x2b2a <nwkRxTaskHandler+0x378>
      } break;
#endif

      case NWK_RX_STATE_FINISH:
      {
        nwkFrameFree(frame);
    2b24:	c7 01       	movw	r24, r14
    2b26:	0e 94 cc 11 	call	0x2398	; 0x2398 <nwkFrameFree>
        --nwkRxActiveFrames;
    2b2a:	80 91 1b 09 	lds	r24, 0x091B
    2b2e:	81 50       	subi	r24, 0x01	; 1
    2b30:	80 93 1b 09 	sts	0x091B, r24
      } break;
    2b34:	d3 94       	inc	r13
void nwkRxTaskHandler(void)
{
  if (0 == nwkRxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    2b36:	b3 e0       	ldi	r27, 0x03	; 3
    2b38:	db 16       	cp	r13, r27
    2b3a:	09 f0       	breq	.+2      	; 0x2b3e <nwkRxTaskHandler+0x38c>
    2b3c:	5e ce       	rjmp	.-836    	; 0x27fa <nwkRxTaskHandler+0x48>
        nwkFrameFree(frame);
        --nwkRxActiveFrames;
      } break;
    }
  }
}
    2b3e:	2a 96       	adiw	r28, 0x0a	; 10
    2b40:	0f b6       	in	r0, 0x3f	; 63
    2b42:	f8 94       	cli
    2b44:	de bf       	out	0x3e, r29	; 62
    2b46:	0f be       	out	0x3f, r0	; 63
    2b48:	cd bf       	out	0x3d, r28	; 61
    2b4a:	df 91       	pop	r29
    2b4c:	cf 91       	pop	r28
    2b4e:	1f 91       	pop	r17
    2b50:	0f 91       	pop	r16
    2b52:	ff 90       	pop	r15
    2b54:	ef 90       	pop	r14
    2b56:	df 90       	pop	r13
    2b58:	cf 90       	pop	r12
    2b5a:	bf 90       	pop	r11
    2b5c:	af 90       	pop	r10
    2b5e:	9f 90       	pop	r9
    2b60:	8f 90       	pop	r8
    2b62:	08 95       	ret

00002b64 <nwkTxBroadcastConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkTxBroadcastConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
    2b64:	0e 94 cc 11 	call	0x2398	; 0x2398 <nwkFrameFree>
}
    2b68:	08 95       	ret

00002b6a <nwkTxAckWaitTimerHandler>:
}

/*****************************************************************************
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    2b6a:	ef 92       	push	r14
    2b6c:	ff 92       	push	r15
    2b6e:	1f 93       	push	r17
    2b70:	cf 93       	push	r28
    2b72:	df 93       	push	r29
    2b74:	7c 01       	movw	r14, r24
  if (0 == nwkTxActiveFrames)
    2b76:	80 91 2b 09 	lds	r24, 0x092B
    2b7a:	88 23       	and	r24, r24
    2b7c:	01 f1       	breq	.+64     	; 0x2bbe <nwkTxAckWaitTimerHandler+0x54>
    2b7e:	c0 e0       	ldi	r28, 0x00	; 0
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);

    if (NWK_TX_STATE_WAIT_ACK == frame->state && 0 == --frame->tx.timeout)
    {
      frame->state = NWK_TX_STATE_CONFIRM;
    2b80:	d5 e1       	ldi	r29, 0x15	; 21
      frame->tx.status = NWK_NO_ACK_STATUS;
    2b82:	10 e1       	ldi	r17, 0x10	; 16
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    2b84:	8c 2f       	mov	r24, r28
    2b86:	0e 94 cf 11 	call	0x239e	; 0x239e <nwkFrameByIndex>
    2b8a:	dc 01       	movw	r26, r24

    if (NWK_TX_STATE_WAIT_ACK == frame->state && 0 == --frame->tx.timeout)
    2b8c:	8c 91       	ld	r24, X
    2b8e:	84 31       	cpi	r24, 0x14	; 20
    2b90:	81 f4       	brne	.+32     	; 0x2bb2 <nwkTxAckWaitTimerHandler+0x48>
    2b92:	fd 01       	movw	r30, r26
    2b94:	e0 58       	subi	r30, 0x80	; 128
    2b96:	ff 4f       	sbci	r31, 0xFF	; 255
    2b98:	20 81       	ld	r18, Z
    2b9a:	31 81       	ldd	r19, Z+1	; 0x01
    2b9c:	21 50       	subi	r18, 0x01	; 1
    2b9e:	30 40       	sbci	r19, 0x00	; 0
    2ba0:	31 83       	std	Z+1, r19	; 0x01
    2ba2:	20 83       	st	Z, r18
    2ba4:	21 15       	cp	r18, r1
    2ba6:	31 05       	cpc	r19, r1
    2ba8:	21 f4       	brne	.+8      	; 0x2bb2 <nwkTxAckWaitTimerHandler+0x48>
    {
      frame->state = NWK_TX_STATE_CONFIRM;
    2baa:	dc 93       	st	X, r29
      frame->tx.status = NWK_NO_ACK_STATUS;
    2bac:	a1 58       	subi	r26, 0x81	; 129
    2bae:	bf 4f       	sbci	r27, 0xFF	; 255
    2bb0:	1c 93       	st	X, r17
    2bb2:	cf 5f       	subi	r28, 0xFF	; 255
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    2bb4:	c3 30       	cpi	r28, 0x03	; 3
    2bb6:	31 f7       	brne	.-52     	; 0x2b84 <nwkTxAckWaitTimerHandler+0x1a>
      frame->state = NWK_TX_STATE_CONFIRM;
      frame->tx.status = NWK_NO_ACK_STATUS;
    }
  }

  SYS_TimerStart(timer);
    2bb8:	c7 01       	movw	r24, r14
    2bba:	0e 94 66 19 	call	0x32cc	; 0x32cc <SYS_TimerStart>
}
    2bbe:	df 91       	pop	r29
    2bc0:	cf 91       	pop	r28
    2bc2:	1f 91       	pop	r17
    2bc4:	ff 90       	pop	r15
    2bc6:	ef 90       	pop	r14
    2bc8:	08 95       	ret

00002bca <nwkTxInit>:

/*****************************************************************************
*****************************************************************************/
void nwkTxInit(void)
{
  nwkTxPhyActiveFrame = NULL;
    2bca:	10 92 2a 09 	sts	0x092A, r1
    2bce:	10 92 29 09 	sts	0x0929, r1
  nwkTxActiveFrames = 0;
    2bd2:	10 92 2b 09 	sts	0x092B, r1

  nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    2bd6:	82 e3       	ldi	r24, 0x32	; 50
    2bd8:	90 e0       	ldi	r25, 0x00	; 0
    2bda:	a0 e0       	ldi	r26, 0x00	; 0
    2bdc:	b0 e0       	ldi	r27, 0x00	; 0
    2bde:	80 93 32 09 	sts	0x0932, r24
    2be2:	90 93 33 09 	sts	0x0933, r25
    2be6:	a0 93 34 09 	sts	0x0934, r26
    2bea:	b0 93 35 09 	sts	0x0935, r27
  nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    2bee:	10 92 36 09 	sts	0x0936, r1
  nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    2bf2:	85 eb       	ldi	r24, 0xB5	; 181
    2bf4:	95 e1       	ldi	r25, 0x15	; 21
    2bf6:	90 93 38 09 	sts	0x0938, r25
    2bfa:	80 93 37 09 	sts	0x0937, r24
}
    2bfe:	08 95       	ret

00002c00 <nwkTxFrame>:

/*****************************************************************************
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    2c00:	cf 93       	push	r28
    2c02:	df 93       	push	r29
    2c04:	ec 01       	movw	r28, r24
  NwkFrameHeader_t *header = &frame->data.header;

  if (frame->tx.control & NWK_TX_CONTROL_ROUTING)
    2c06:	fc 01       	movw	r30, r24
    2c08:	ee 57       	subi	r30, 0x7E	; 126
    2c0a:	ff 4f       	sbci	r31, 0xFF	; 255
    2c0c:	80 81       	ld	r24, Z
  {
    frame->state = NWK_TX_STATE_SEND;
    2c0e:	91 e1       	ldi	r25, 0x11	; 17
    2c10:	98 83       	st	Y, r25
    else
#endif
      frame->state = NWK_TX_STATE_SEND;
  }

  frame->tx.status = NWK_SUCCESS_STATUS;
    2c12:	fe 01       	movw	r30, r28
    2c14:	e1 58       	subi	r30, 0x81	; 129
    2c16:	ff 4f       	sbci	r31, 0xFF	; 255
    2c18:	10 82       	st	Z, r1

  if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)
    2c1a:	80 ff       	sbrs	r24, 0
    2c1c:	03 c0       	rjmp	.+6      	; 0x2c24 <nwkTxFrame+0x24>
    frame->data.header.macDstPanId = 0xffff;
    2c1e:	8f ef       	ldi	r24, 0xFF	; 255
    2c20:	9f ef       	ldi	r25, 0xFF	; 255
    2c22:	04 c0       	rjmp	.+8      	; 0x2c2c <nwkTxFrame+0x2c>
  else
    frame->data.header.macDstPanId = nwkIb.panId;
    2c24:	80 91 c5 0b 	lds	r24, 0x0BC5
    2c28:	90 91 c6 0b 	lds	r25, 0x0BC6
    2c2c:	9e 83       	std	Y+6, r25	; 0x06
    2c2e:	8d 83       	std	Y+5, r24	; 0x05

#ifdef NWK_ENABLE_ROUTING
  header->macDstAddr = nwkRouteNextHop(header->nwkDstAddr);
    2c30:	8f 85       	ldd	r24, Y+15	; 0x0f
    2c32:	98 89       	ldd	r25, Y+16	; 0x10
    2c34:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <nwkRouteNextHop>
    2c38:	98 87       	std	Y+8, r25	; 0x08
    2c3a:	8f 83       	std	Y+7, r24	; 0x07
#else
  header->macDstAddr = header->nwkDstAddr;
#endif
  header->macSrcAddr = nwkIb.addr;
    2c3c:	20 91 c3 0b 	lds	r18, 0x0BC3
    2c40:	30 91 c4 0b 	lds	r19, 0x0BC4
    2c44:	3a 87       	std	Y+10, r19	; 0x0a
    2c46:	29 87       	std	Y+9, r18	; 0x09
  header->macSeq = ++nwkIb.macSeqNum;
    2c48:	20 91 c8 0b 	lds	r18, 0x0BC8
    2c4c:	2f 5f       	subi	r18, 0xFF	; 255
    2c4e:	20 93 c8 0b 	sts	0x0BC8, r18
    2c52:	2c 83       	std	Y+4, r18	; 0x04

  if (0xffff == header->macDstAddr)
    2c54:	2f ef       	ldi	r18, 0xFF	; 255
    2c56:	8f 3f       	cpi	r24, 0xFF	; 255
    2c58:	92 07       	cpc	r25, r18
    2c5a:	19 f4       	brne	.+6      	; 0x2c62 <nwkTxFrame+0x62>
    header->macFcf = 0x8841;
    2c5c:	81 e4       	ldi	r24, 0x41	; 65
    2c5e:	98 e8       	ldi	r25, 0x88	; 136
    2c60:	02 c0       	rjmp	.+4      	; 0x2c66 <nwkTxFrame+0x66>
  else
    header->macFcf = 0x8861;
    2c62:	81 e6       	ldi	r24, 0x61	; 97
    2c64:	98 e8       	ldi	r25, 0x88	; 136
    2c66:	9b 83       	std	Y+3, r25	; 0x03
    2c68:	8a 83       	std	Y+2, r24	; 0x02

  ++nwkTxActiveFrames;
    2c6a:	80 91 2b 09 	lds	r24, 0x092B
    2c6e:	8f 5f       	subi	r24, 0xFF	; 255
    2c70:	80 93 2b 09 	sts	0x092B, r24
}
    2c74:	df 91       	pop	r29
    2c76:	cf 91       	pop	r28
    2c78:	08 95       	ret

00002c7a <nwkTxBroadcastFrame>:

/*****************************************************************************
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    2c7a:	0f 93       	push	r16
    2c7c:	1f 93       	push	r17
    2c7e:	cf 93       	push	r28
    2c80:	df 93       	push	r29
    2c82:	8c 01       	movw	r16, r24
  NwkFrame_t *newFrame;

  if (NULL == (newFrame = nwkFrameAlloc(frame->size - sizeof(NwkFrameHeader_t))))
    2c84:	fc 01       	movw	r30, r24
    2c86:	81 81       	ldd	r24, Z+1	; 0x01
    2c88:	80 51       	subi	r24, 0x10	; 16
    2c8a:	0e 94 a6 11 	call	0x234c	; 0x234c <nwkFrameAlloc>
    2c8e:	ec 01       	movw	r28, r24
    2c90:	00 97       	sbiw	r24, 0x00	; 0
    2c92:	b1 f1       	breq	.+108    	; 0x2d00 <nwkTxBroadcastFrame+0x86>
    return;

  newFrame->tx.confirm = nwkTxBroadcastConf;
    2c94:	fc 01       	movw	r30, r24
    2c96:	ed 57       	subi	r30, 0x7D	; 125
    2c98:	ff 4f       	sbci	r31, 0xFF	; 255
    2c9a:	82 eb       	ldi	r24, 0xB2	; 178
    2c9c:	95 e1       	ldi	r25, 0x15	; 21
    2c9e:	91 83       	std	Z+1, r25	; 0x01
    2ca0:	80 83       	st	Z, r24
  memcpy((uint8_t *)&newFrame->data, (uint8_t *)&frame->data, frame->size);
    2ca2:	ce 01       	movw	r24, r28
    2ca4:	02 96       	adiw	r24, 0x02	; 2
    2ca6:	f8 01       	movw	r30, r16
    2ca8:	41 81       	ldd	r20, Z+1	; 0x01
    2caa:	b8 01       	movw	r22, r16
    2cac:	6e 5f       	subi	r22, 0xFE	; 254
    2cae:	7f 4f       	sbci	r23, 0xFF	; 255
    2cb0:	50 e0       	ldi	r21, 0x00	; 0
    2cb2:	0e 94 62 1b 	call	0x36c4	; 0x36c4 <memcpy>

  newFrame->state = NWK_TX_STATE_SEND;
    2cb6:	81 e1       	ldi	r24, 0x11	; 17
    2cb8:	88 83       	st	Y, r24
  newFrame->tx.status = NWK_SUCCESS_STATUS;
    2cba:	fe 01       	movw	r30, r28
    2cbc:	e1 58       	subi	r30, 0x81	; 129
    2cbe:	ff 4f       	sbci	r31, 0xFF	; 255
    2cc0:	10 82       	st	Z, r1

  newFrame->data.header.macFcf = 0x8841;
    2cc2:	81 e4       	ldi	r24, 0x41	; 65
    2cc4:	98 e8       	ldi	r25, 0x88	; 136
    2cc6:	9b 83       	std	Y+3, r25	; 0x03
    2cc8:	8a 83       	std	Y+2, r24	; 0x02
  newFrame->data.header.macDstAddr = 0xffff;
    2cca:	8f ef       	ldi	r24, 0xFF	; 255
    2ccc:	9f ef       	ldi	r25, 0xFF	; 255
    2cce:	98 87       	std	Y+8, r25	; 0x08
    2cd0:	8f 83       	std	Y+7, r24	; 0x07
  newFrame->data.header.macDstPanId = nwkIb.panId;
    2cd2:	80 91 c5 0b 	lds	r24, 0x0BC5
    2cd6:	90 91 c6 0b 	lds	r25, 0x0BC6
    2cda:	9e 83       	std	Y+6, r25	; 0x06
    2cdc:	8d 83       	std	Y+5, r24	; 0x05
  newFrame->data.header.macSrcAddr = nwkIb.addr;
    2cde:	80 91 c3 0b 	lds	r24, 0x0BC3
    2ce2:	90 91 c4 0b 	lds	r25, 0x0BC4
    2ce6:	9a 87       	std	Y+10, r25	; 0x0a
    2ce8:	89 87       	std	Y+9, r24	; 0x09
  newFrame->data.header.macSeq = ++nwkIb.macSeqNum;
    2cea:	80 91 c8 0b 	lds	r24, 0x0BC8
    2cee:	8f 5f       	subi	r24, 0xFF	; 255
    2cf0:	80 93 c8 0b 	sts	0x0BC8, r24
    2cf4:	8c 83       	std	Y+4, r24	; 0x04

  ++nwkTxActiveFrames;
    2cf6:	80 91 2b 09 	lds	r24, 0x092B
    2cfa:	8f 5f       	subi	r24, 0xFF	; 255
    2cfc:	80 93 2b 09 	sts	0x092B, r24
}
    2d00:	df 91       	pop	r29
    2d02:	cf 91       	pop	r28
    2d04:	1f 91       	pop	r17
    2d06:	0f 91       	pop	r16
    2d08:	08 95       	ret

00002d0a <nwkTxAckReceived>:
}

/*****************************************************************************
*****************************************************************************/
void nwkTxAckReceived(NWK_DataInd_t *ind)
{
    2d0a:	1f 93       	push	r17
    2d0c:	cf 93       	push	r28
    2d0e:	df 93       	push	r29
  NwkAckCommand_t *command = (NwkAckCommand_t *)ind->data;
    2d10:	fc 01       	movw	r30, r24
    2d12:	c5 81       	ldd	r28, Z+5	; 0x05
    2d14:	d6 81       	ldd	r29, Z+6	; 0x06

  if (0 == nwkTxActiveFrames)
    2d16:	80 91 2b 09 	lds	r24, 0x092B
    2d1a:	88 23       	and	r24, r24
    2d1c:	b1 f0       	breq	.+44     	; 0x2d4a <nwkTxAckReceived+0x40>
    2d1e:	10 e0       	ldi	r17, 0x00	; 0
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    2d20:	81 2f       	mov	r24, r17
    2d22:	0e 94 cf 11 	call	0x239e	; 0x239e <nwkFrameByIndex>
    2d26:	fc 01       	movw	r30, r24

    if (NWK_TX_STATE_WAIT_ACK == frame->state && frame->data.header.nwkSeq == command->seq)
    2d28:	80 81       	ld	r24, Z
    2d2a:	84 31       	cpi	r24, 0x14	; 20
    2d2c:	59 f4       	brne	.+22     	; 0x2d44 <nwkTxAckReceived+0x3a>
    2d2e:	94 85       	ldd	r25, Z+12	; 0x0c
    2d30:	89 81       	ldd	r24, Y+1	; 0x01
    2d32:	98 17       	cp	r25, r24
    2d34:	39 f4       	brne	.+14     	; 0x2d44 <nwkTxAckReceived+0x3a>
    {
      frame->state = NWK_TX_STATE_CONFIRM;
    2d36:	85 e1       	ldi	r24, 0x15	; 21
    2d38:	80 83       	st	Z, r24
      frame->tx.control = command->control;
    2d3a:	8a 81       	ldd	r24, Y+2	; 0x02
    2d3c:	ee 57       	subi	r30, 0x7E	; 126
    2d3e:	ff 4f       	sbci	r31, 0xFF	; 255
    2d40:	80 83       	st	Z, r24
      return;
    2d42:	03 c0       	rjmp	.+6      	; 0x2d4a <nwkTxAckReceived+0x40>
    2d44:	1f 5f       	subi	r17, 0xFF	; 255
  NwkAckCommand_t *command = (NwkAckCommand_t *)ind->data;

  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    2d46:	13 30       	cpi	r17, 0x03	; 3
    2d48:	59 f7       	brne	.-42     	; 0x2d20 <nwkTxAckReceived+0x16>
      frame->state = NWK_TX_STATE_CONFIRM;
      frame->tx.control = command->control;
      return;
    }
  }
}
    2d4a:	df 91       	pop	r29
    2d4c:	cf 91       	pop	r28
    2d4e:	1f 91       	pop	r17
    2d50:	08 95       	ret

00002d52 <PHY_DataConf>:

/*****************************************************************************
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
  nwkTxPhyActiveFrame->tx.status = convertPhyStatus(status);
    2d52:	e0 91 29 09 	lds	r30, 0x0929
    2d56:	f0 91 2a 09 	lds	r31, 0x092A

/*****************************************************************************
*****************************************************************************/
static uint8_t convertPhyStatus(uint8_t status)
{
  if (TRAC_STATUS_SUCCESS == status ||
    2d5a:	83 30       	cpi	r24, 0x03	; 3
    2d5c:	30 f0       	brcs	.+12     	; 0x2d6a <PHY_DataConf+0x18>
      TRAC_STATUS_SUCCESS_DATA_PENDING == status ||
      TRAC_STATUS_SUCCESS_WAIT_FOR_ACK == status)
    return NWK_SUCCESS_STATUS;

  else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    2d5e:	83 30       	cpi	r24, 0x03	; 3
    2d60:	31 f0       	breq	.+12     	; 0x2d6e <PHY_DataConf+0x1c>
    return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;

  else if (TRAC_STATUS_NO_ACK == status)
    2d62:	85 30       	cpi	r24, 0x05	; 5
    2d64:	31 f4       	brne	.+12     	; 0x2d72 <PHY_DataConf+0x20>
    return NWK_PHY_NO_ACK_STATUS;
    2d66:	81 e2       	ldi	r24, 0x21	; 33
    2d68:	05 c0       	rjmp	.+10     	; 0x2d74 <PHY_DataConf+0x22>
static uint8_t convertPhyStatus(uint8_t status)
{
  if (TRAC_STATUS_SUCCESS == status ||
      TRAC_STATUS_SUCCESS_DATA_PENDING == status ||
      TRAC_STATUS_SUCCESS_WAIT_FOR_ACK == status)
    return NWK_SUCCESS_STATUS;
    2d6a:	80 e0       	ldi	r24, 0x00	; 0
    2d6c:	03 c0       	rjmp	.+6      	; 0x2d74 <PHY_DataConf+0x22>

  else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    2d6e:	80 e2       	ldi	r24, 0x20	; 32
    2d70:	01 c0       	rjmp	.+2      	; 0x2d74 <PHY_DataConf+0x22>

  else if (TRAC_STATUS_NO_ACK == status)
    return NWK_PHY_NO_ACK_STATUS;

  else
    return NWK_ERROR_STATUS;
    2d72:	81 e0       	ldi	r24, 0x01	; 1

/*****************************************************************************
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
  nwkTxPhyActiveFrame->tx.status = convertPhyStatus(status);
    2d74:	df 01       	movw	r26, r30
    2d76:	a1 58       	subi	r26, 0x81	; 129
    2d78:	bf 4f       	sbci	r27, 0xFF	; 255
    2d7a:	8c 93       	st	X, r24
  nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    2d7c:	83 e1       	ldi	r24, 0x13	; 19
    2d7e:	80 83       	st	Z, r24
  nwkTxPhyActiveFrame = NULL;
    2d80:	10 92 2a 09 	sts	0x092A, r1
    2d84:	10 92 29 09 	sts	0x0929, r1
}
    2d88:	08 95       	ret

00002d8a <nwkTxTaskHandler>:

/*****************************************************************************
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    2d8a:	cf 92       	push	r12
    2d8c:	df 92       	push	r13
    2d8e:	ef 92       	push	r14
    2d90:	ff 92       	push	r15
    2d92:	0f 93       	push	r16
    2d94:	1f 93       	push	r17
    2d96:	cf 93       	push	r28
    2d98:	df 93       	push	r29
  if (0 == nwkTxActiveFrames)
    2d9a:	80 91 2b 09 	lds	r24, 0x092B
    2d9e:	88 23       	and	r24, r24
    2da0:	09 f4       	brne	.+2      	; 0x2da4 <nwkTxTaskHandler+0x1a>
    2da2:	55 c0       	rjmp	.+170    	; 0x2e4e <nwkTxTaskHandler+0xc4>
    2da4:	10 e0       	ldi	r17, 0x00	; 0
            frame->state = NWK_TX_STATE_CONFIRM;
          }
        }
        else
        {
          frame->state = NWK_TX_STATE_CONFIRM;
    2da6:	05 e1       	ldi	r16, 0x15	; 21
        if (NWK_SUCCESS_STATUS == frame->tx.status)
        {
          if (frame->data.header.nwkSrcAddr == nwkIb.addr &&
              frame->data.header.nwkFcf.ackRequest)
          {
            frame->state = NWK_TX_STATE_WAIT_ACK;
    2da8:	84 e1       	ldi	r24, 0x14	; 20
    2daa:	f8 2e       	mov	r15, r24
            frame->tx.timeout = NWK_ACK_WAIT_TIME / NWK_TX_ACK_WAIT_TIMER_INTERVAL + 1;
    2dac:	95 e1       	ldi	r25, 0x15	; 21
    2dae:	c9 2e       	mov	r12, r25
    2db0:	d1 2c       	mov	r13, r1
      case NWK_TX_STATE_SEND:
      {
        if (!PHY_Busy())
        {
          nwkTxPhyActiveFrame = frame;
          frame->state = NWK_TX_STATE_WAIT_CONF;
    2db2:	22 e1       	ldi	r18, 0x12	; 18
    2db4:	e2 2e       	mov	r14, r18
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    2db6:	81 2f       	mov	r24, r17
    2db8:	0e 94 cf 11 	call	0x239e	; 0x239e <nwkFrameByIndex>
    2dbc:	ec 01       	movw	r28, r24

    switch (frame->state)
    2dbe:	88 81       	ld	r24, Y
    2dc0:	83 31       	cpi	r24, 0x13	; 19
    2dc2:	99 f0       	breq	.+38     	; 0x2dea <nwkTxTaskHandler+0x60>
    2dc4:	85 31       	cpi	r24, 0x15	; 21
    2dc6:	79 f1       	breq	.+94     	; 0x2e26 <nwkTxTaskHandler+0x9c>
    2dc8:	81 31       	cpi	r24, 0x11	; 17
    2dca:	e9 f5       	brne	.+122    	; 0x2e46 <nwkTxTaskHandler+0xbc>
      } break;
#endif

      case NWK_TX_STATE_SEND:
      {
        if (!PHY_Busy())
    2dcc:	0e 94 cd 17 	call	0x2f9a	; 0x2f9a <PHY_Busy>
    2dd0:	88 23       	and	r24, r24
    2dd2:	c9 f5       	brne	.+114    	; 0x2e46 <nwkTxTaskHandler+0xbc>
        {
          nwkTxPhyActiveFrame = frame;
    2dd4:	d0 93 2a 09 	sts	0x092A, r29
    2dd8:	c0 93 29 09 	sts	0x0929, r28
          frame->state = NWK_TX_STATE_WAIT_CONF;
    2ddc:	e8 82       	st	Y, r14
          PHY_DataReq((uint8_t *)&frame->data, frame->size);
    2dde:	ce 01       	movw	r24, r28
    2de0:	02 96       	adiw	r24, 0x02	; 2
    2de2:	69 81       	ldd	r22, Y+1	; 0x01
    2de4:	0e 94 dd 17 	call	0x2fba	; 0x2fba <PHY_DataReq>
    2de8:	2e c0       	rjmp	.+92     	; 0x2e46 <nwkTxTaskHandler+0xbc>
      case NWK_TX_STATE_WAIT_CONF:
        break;

      case NWK_TX_STATE_SENT:
      {
        if (NWK_SUCCESS_STATUS == frame->tx.status)
    2dea:	fe 01       	movw	r30, r28
    2dec:	e1 58       	subi	r30, 0x81	; 129
    2dee:	ff 4f       	sbci	r31, 0xFF	; 255
    2df0:	80 81       	ld	r24, Z
    2df2:	88 23       	and	r24, r24
    2df4:	b1 f4       	brne	.+44     	; 0x2e22 <nwkTxTaskHandler+0x98>
        {
          if (frame->data.header.nwkSrcAddr == nwkIb.addr &&
    2df6:	2d 85       	ldd	r18, Y+13	; 0x0d
    2df8:	3e 85       	ldd	r19, Y+14	; 0x0e
    2dfa:	80 91 c3 0b 	lds	r24, 0x0BC3
    2dfe:	90 91 c4 0b 	lds	r25, 0x0BC4
    2e02:	28 17       	cp	r18, r24
    2e04:	39 07       	cpc	r19, r25
    2e06:	69 f4       	brne	.+26     	; 0x2e22 <nwkTxTaskHandler+0x98>
    2e08:	8b 85       	ldd	r24, Y+11	; 0x0b
    2e0a:	80 ff       	sbrs	r24, 0
    2e0c:	0a c0       	rjmp	.+20     	; 0x2e22 <nwkTxTaskHandler+0x98>
              frame->data.header.nwkFcf.ackRequest)
          {
            frame->state = NWK_TX_STATE_WAIT_ACK;
    2e0e:	f8 82       	st	Y, r15
            frame->tx.timeout = NWK_ACK_WAIT_TIME / NWK_TX_ACK_WAIT_TIMER_INTERVAL + 1;
    2e10:	c0 58       	subi	r28, 0x80	; 128
    2e12:	df 4f       	sbci	r29, 0xFF	; 255
    2e14:	d9 82       	std	Y+1, r13	; 0x01
    2e16:	c8 82       	st	Y, r12
            SYS_TimerStart(&nwkTxAckWaitTimer);
    2e18:	8c e2       	ldi	r24, 0x2C	; 44
    2e1a:	99 e0       	ldi	r25, 0x09	; 9
    2e1c:	0e 94 66 19 	call	0x32cc	; 0x32cc <SYS_TimerStart>
    2e20:	12 c0       	rjmp	.+36     	; 0x2e46 <nwkTxTaskHandler+0xbc>
            frame->state = NWK_TX_STATE_CONFIRM;
          }
        }
        else
        {
          frame->state = NWK_TX_STATE_CONFIRM;
    2e22:	08 83       	st	Y, r16
    2e24:	10 c0       	rjmp	.+32     	; 0x2e46 <nwkTxTaskHandler+0xbc>
        break;

      case NWK_TX_STATE_CONFIRM:
      {
#ifdef NWK_ENABLE_ROUTING
        nwkRouteFrameSent(frame);
    2e26:	ce 01       	movw	r24, r28
    2e28:	0e 94 80 12 	call	0x2500	; 0x2500 <nwkRouteFrameSent>
#endif
        frame->tx.confirm(frame);
    2e2c:	fe 01       	movw	r30, r28
    2e2e:	ed 57       	subi	r30, 0x7D	; 125
    2e30:	ff 4f       	sbci	r31, 0xFF	; 255
    2e32:	01 90       	ld	r0, Z+
    2e34:	f0 81       	ld	r31, Z
    2e36:	e0 2d       	mov	r30, r0
    2e38:	ce 01       	movw	r24, r28
    2e3a:	09 95       	icall
        --nwkTxActiveFrames;
    2e3c:	80 91 2b 09 	lds	r24, 0x092B
    2e40:	81 50       	subi	r24, 0x01	; 1
    2e42:	80 93 2b 09 	sts	0x092B, r24
      } break;
    2e46:	1f 5f       	subi	r17, 0xFF	; 255
void nwkTxTaskHandler(void)
{
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    2e48:	13 30       	cpi	r17, 0x03	; 3
    2e4a:	09 f0       	breq	.+2      	; 0x2e4e <nwkTxTaskHandler+0xc4>
    2e4c:	b4 cf       	rjmp	.-152    	; 0x2db6 <nwkTxTaskHandler+0x2c>

      default:
        break;
    };
  }
}
    2e4e:	df 91       	pop	r29
    2e50:	cf 91       	pop	r28
    2e52:	1f 91       	pop	r17
    2e54:	0f 91       	pop	r16
    2e56:	ff 90       	pop	r15
    2e58:	ef 90       	pop	r14
    2e5a:	df 90       	pop	r13
    2e5c:	cf 90       	pop	r12
    2e5e:	08 95       	ret

00002e60 <phyTrxSetState>:

/*****************************************************************************
*****************************************************************************/
static inline void phyTrxSetState(uint8_t state)
{
  TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
    2e60:	93 e0       	ldi	r25, 0x03	; 3
    2e62:	90 93 42 01 	sts	0x0142, r25
  TRX_STATE_REG = state;
    2e66:	80 93 42 01 	sts	0x0142, r24
  while (state != TRX_STATUS_REG_s.trxStatus);
    2e6a:	90 91 41 01 	lds	r25, 0x0141
    2e6e:	9f 71       	andi	r25, 0x1F	; 31
    2e70:	89 17       	cp	r24, r25
    2e72:	d9 f7       	brne	.-10     	; 0x2e6a <phyTrxSetState+0xa>
}
    2e74:	08 95       	ret

00002e76 <phySetRxState>:

/*****************************************************************************
*****************************************************************************/
static void phySetRxState(void)
{
  if (phyIb.rx)
    2e76:	80 91 43 09 	lds	r24, 0x0943
    2e7a:	88 23       	and	r24, r24
    2e7c:	11 f0       	breq	.+4      	; 0x2e82 <phySetRxState+0xc>
    phyTrxSetState(TRX_CMD_RX_AACK_ON);
    2e7e:	86 e1       	ldi	r24, 0x16	; 22
    2e80:	01 c0       	rjmp	.+2      	; 0x2e84 <phySetRxState+0xe>
  else
    phyTrxSetState(TRX_CMD_TRX_OFF);
    2e82:	88 e0       	ldi	r24, 0x08	; 8
    2e84:	0e 94 30 17 	call	0x2e60	; 0x2e60 <phyTrxSetState>
    2e88:	08 95       	ret

00002e8a <phyGetRandomNumber>:

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
static uint16_t phyGetRandomNumber(void)
{
    2e8a:	0f 93       	push	r16
    2e8c:	1f 93       	push	r17
    2e8e:	cf 93       	push	r28
    2e90:	df 93       	push	r29
  uint16_t rnd = 0;

  IRQ_MASK_REG = 0x00;
    2e92:	10 92 4e 01 	sts	0x014E, r1
  phyTrxSetState(TRX_CMD_RX_ON);
    2e96:	86 e0       	ldi	r24, 0x06	; 6
    2e98:	0e 94 30 17 	call	0x2e60	; 0x2e60 <phyTrxSetState>
    2e9c:	c0 e0       	ldi	r28, 0x00	; 0
    2e9e:	d0 e0       	ldi	r29, 0x00	; 0
#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
static uint16_t phyGetRandomNumber(void)
{
  uint16_t rnd = 0;
    2ea0:	00 e0       	ldi	r16, 0x00	; 0
    2ea2:	10 e0       	ldi	r17, 0x00	; 0
  IRQ_MASK_REG = 0x00;
  phyTrxSetState(TRX_CMD_RX_ON);

  for (uint8_t i = 0; i < 16; i += 2)
  {
    HAL_Delay(RANDOM_NUMBER_UPDATE_INTERVAL);
    2ea4:	81 e0       	ldi	r24, 0x01	; 1
    2ea6:	0e 94 88 0e 	call	0x1d10	; 0x1d10 <HAL_Delay>
    rnd |= PHY_RSSI_REG_s.rndValue << i;
    2eaa:	80 91 46 01 	lds	r24, 0x0146
    2eae:	82 95       	swap	r24
    2eb0:	86 95       	lsr	r24
    2eb2:	83 70       	andi	r24, 0x03	; 3
    2eb4:	90 e0       	ldi	r25, 0x00	; 0
    2eb6:	0c 2e       	mov	r0, r28
    2eb8:	02 c0       	rjmp	.+4      	; 0x2ebe <phyGetRandomNumber+0x34>
    2eba:	88 0f       	add	r24, r24
    2ebc:	99 1f       	adc	r25, r25
    2ebe:	0a 94       	dec	r0
    2ec0:	e2 f7       	brpl	.-8      	; 0x2eba <phyGetRandomNumber+0x30>
    2ec2:	08 2b       	or	r16, r24
    2ec4:	19 2b       	or	r17, r25
    2ec6:	22 96       	adiw	r28, 0x02	; 2
  uint16_t rnd = 0;

  IRQ_MASK_REG = 0x00;
  phyTrxSetState(TRX_CMD_RX_ON);

  for (uint8_t i = 0; i < 16; i += 2)
    2ec8:	c0 31       	cpi	r28, 0x10	; 16
    2eca:	d1 05       	cpc	r29, r1
    2ecc:	59 f7       	brne	.-42     	; 0x2ea4 <phyGetRandomNumber+0x1a>
  {
    HAL_Delay(RANDOM_NUMBER_UPDATE_INTERVAL);
    rnd |= PHY_RSSI_REG_s.rndValue << i;
  }

  phyTrxSetState(TRX_CMD_TRX_OFF);
    2ece:	88 e0       	ldi	r24, 0x08	; 8
    2ed0:	0e 94 30 17 	call	0x2e60	; 0x2e60 <phyTrxSetState>

  IRQ_STATUS_REG = IRQ_STATUS_CLEAR_VALUE;
    2ed4:	8f ef       	ldi	r24, 0xFF	; 255
    2ed6:	80 93 4f 01 	sts	0x014F, r24
  IRQ_MASK_REG_s.rxEndEn = 1;
    2eda:	80 91 4e 01 	lds	r24, 0x014E
    2ede:	88 60       	ori	r24, 0x08	; 8
    2ee0:	80 93 4e 01 	sts	0x014E, r24
  IRQ_MASK_REG_s.txEndEn = 1;
    2ee4:	80 91 4e 01 	lds	r24, 0x014E
    2ee8:	80 64       	ori	r24, 0x40	; 64
    2eea:	80 93 4e 01 	sts	0x014E, r24

  return rnd;
}
    2eee:	c8 01       	movw	r24, r16
    2ef0:	df 91       	pop	r29
    2ef2:	cf 91       	pop	r28
    2ef4:	1f 91       	pop	r17
    2ef6:	0f 91       	pop	r16
    2ef8:	08 95       	ret

00002efa <PHY_Init>:

/*****************************************************************************
*****************************************************************************/
void PHY_Init(void)
{
  TRXPR_REG_s.trxrst = 1;
    2efa:	e9 e3       	ldi	r30, 0x39	; 57
    2efc:	f1 e0       	ldi	r31, 0x01	; 1
    2efe:	80 81       	ld	r24, Z
    2f00:	81 60       	ori	r24, 0x01	; 1
    2f02:	80 83       	st	Z, r24

  phyTrxSetState(TRX_CMD_TRX_OFF);
    2f04:	88 e0       	ldi	r24, 0x08	; 8
    2f06:	0e 94 30 17 	call	0x2e60	; 0x2e60 <phyTrxSetState>

  CSMA_SEED_1_REG_s.aackSetPd = 1;
    2f0a:	ee e6       	ldi	r30, 0x6E	; 110
    2f0c:	f1 e0       	ldi	r31, 0x01	; 1
    2f0e:	80 81       	ld	r24, Z
    2f10:	80 62       	ori	r24, 0x20	; 32
    2f12:	80 83       	st	Z, r24
  CSMA_SEED_1_REG_s.aackDisAck = 0;
    2f14:	80 81       	ld	r24, Z
    2f16:	8f 7e       	andi	r24, 0xEF	; 239
    2f18:	80 83       	st	Z, r24

  IRQ_STATUS_REG = IRQ_STATUS_CLEAR_VALUE;
    2f1a:	8f ef       	ldi	r24, 0xFF	; 255
    2f1c:	80 93 4f 01 	sts	0x014F, r24
  IRQ_MASK_REG_s.rxEndEn = 1;
    2f20:	ee e4       	ldi	r30, 0x4E	; 78
    2f22:	f1 e0       	ldi	r31, 0x01	; 1
    2f24:	80 81       	ld	r24, Z
    2f26:	88 60       	ori	r24, 0x08	; 8
    2f28:	80 83       	st	Z, r24
  IRQ_MASK_REG_s.txEndEn = 1;
    2f2a:	80 81       	ld	r24, Z
    2f2c:	80 64       	ori	r24, 0x40	; 64
    2f2e:	80 83       	st	Z, r24

  TRX_CTRL_2_REG_s.rxSafeMode = 1;
    2f30:	ec e4       	ldi	r30, 0x4C	; 76
    2f32:	f1 e0       	ldi	r31, 0x01	; 1
    2f34:	80 81       	ld	r24, Z
    2f36:	80 68       	ori	r24, 0x80	; 128
    2f38:	80 83       	st	Z, r24

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
  CSMA_SEED_0_REG = (uint8_t)phyGetRandomNumber();
    2f3a:	0e 94 45 17 	call	0x2e8a	; 0x2e8a <phyGetRandomNumber>
    2f3e:	80 93 6d 01 	sts	0x016D, r24
#else
  CSMA_SEED_0_REG = 0x11;
#endif

  phyIb.request = PHY_REQ_NONE;
    2f42:	10 92 3d 09 	sts	0x093D, r1
  phyIb.rx = false;
    2f46:	10 92 43 09 	sts	0x0943, r1
  phyState = PHY_STATE_IDLE;
    2f4a:	81 e0       	ldi	r24, 0x01	; 1
    2f4c:	80 93 3c 09 	sts	0x093C, r24
}
    2f50:	08 95       	ret

00002f52 <PHY_SetRxState>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
  phyIb.request |= PHY_REQ_RX;
    2f52:	90 91 3d 09 	lds	r25, 0x093D
    2f56:	98 60       	ori	r25, 0x08	; 8
    2f58:	90 93 3d 09 	sts	0x093D, r25
  phyIb.rx = rx;
    2f5c:	80 93 43 09 	sts	0x0943, r24
}
    2f60:	08 95       	ret

00002f62 <PHY_SetChannel>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
  phyIb.request |= PHY_REQ_CHANNEL;
    2f62:	90 91 3d 09 	lds	r25, 0x093D
    2f66:	91 60       	ori	r25, 0x01	; 1
    2f68:	90 93 3d 09 	sts	0x093D, r25
  phyIb.channel = channel;
    2f6c:	80 93 3e 09 	sts	0x093E, r24
}
    2f70:	08 95       	ret

00002f72 <PHY_SetPanId>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
  phyIb.request |= PHY_REQ_PANID;
    2f72:	20 91 3d 09 	lds	r18, 0x093D
    2f76:	22 60       	ori	r18, 0x02	; 2
    2f78:	20 93 3d 09 	sts	0x093D, r18
  phyIb.panId = panId;
    2f7c:	90 93 40 09 	sts	0x0940, r25
    2f80:	80 93 3f 09 	sts	0x093F, r24
}
    2f84:	08 95       	ret

00002f86 <PHY_SetShortAddr>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
  phyIb.request |= PHY_REQ_ADDR;
    2f86:	20 91 3d 09 	lds	r18, 0x093D
    2f8a:	24 60       	ori	r18, 0x04	; 4
    2f8c:	20 93 3d 09 	sts	0x093D, r18
  phyIb.addr = addr;
    2f90:	90 93 42 09 	sts	0x0942, r25
    2f94:	80 93 41 09 	sts	0x0941, r24
}
    2f98:	08 95       	ret

00002f9a <PHY_Busy>:

/*****************************************************************************
*****************************************************************************/
bool PHY_Busy(void)
{
  return PHY_STATE_IDLE != phyState || PHY_REQ_NONE != phyIb.request;
    2f9a:	80 91 3c 09 	lds	r24, 0x093C
    2f9e:	81 30       	cpi	r24, 0x01	; 1
    2fa0:	49 f4       	brne	.+18     	; 0x2fb4 <PHY_Busy+0x1a>
    2fa2:	81 e0       	ldi	r24, 0x01	; 1
    2fa4:	90 e0       	ldi	r25, 0x00	; 0
    2fa6:	20 91 3d 09 	lds	r18, 0x093D
    2faa:	22 23       	and	r18, r18
    2fac:	29 f4       	brne	.+10     	; 0x2fb8 <PHY_Busy+0x1e>
    2fae:	80 e0       	ldi	r24, 0x00	; 0
    2fb0:	90 e0       	ldi	r25, 0x00	; 0
    2fb2:	08 95       	ret
    2fb4:	81 e0       	ldi	r24, 0x01	; 1
    2fb6:	90 e0       	ldi	r25, 0x00	; 0
}
    2fb8:	08 95       	ret

00002fba <PHY_DataReq>:
}

/*****************************************************************************
*****************************************************************************/
void PHY_DataReq(uint8_t *data, uint8_t size)
{
    2fba:	1f 93       	push	r17
    2fbc:	cf 93       	push	r28
    2fbe:	df 93       	push	r29
    2fc0:	00 d0       	rcall	.+0      	; 0x2fc2 <PHY_DataReq+0x8>
    2fc2:	cd b7       	in	r28, 0x3d	; 61
    2fc4:	de b7       	in	r29, 0x3e	; 62
    2fc6:	18 2f       	mov	r17, r24
  phyTrxSetState(TRX_CMD_TX_ARET_ON);
    2fc8:	89 e1       	ldi	r24, 0x19	; 25
    2fca:	69 83       	std	Y+1, r22	; 0x01
    2fcc:	9a 83       	std	Y+2, r25	; 0x02
    2fce:	0e 94 30 17 	call	0x2e60	; 0x2e60 <phyTrxSetState>

  TRX_FRAME_BUFFER(0) = size + 2/*crc*/;
    2fd2:	69 81       	ldd	r22, Y+1	; 0x01
    2fd4:	86 2f       	mov	r24, r22
    2fd6:	8e 5f       	subi	r24, 0xFE	; 254
    2fd8:	80 93 80 01 	sts	0x0180, r24
  for (uint8_t i = 0; i < size; i++)
    2fdc:	e1 2f       	mov	r30, r17
    2fde:	9a 81       	ldd	r25, Y+2	; 0x02
    2fe0:	f9 2f       	mov	r31, r25
    2fe2:	a1 e8       	ldi	r26, 0x81	; 129
    2fe4:	b1 e0       	ldi	r27, 0x01	; 1
    2fe6:	02 c0       	rjmp	.+4      	; 0x2fec <PHY_DataReq+0x32>
    TRX_FRAME_BUFFER(i+1) = data[i];
    2fe8:	81 91       	ld	r24, Z+
    2fea:	8d 93       	st	X+, r24
void PHY_DataReq(uint8_t *data, uint8_t size)
{
  phyTrxSetState(TRX_CMD_TX_ARET_ON);

  TRX_FRAME_BUFFER(0) = size + 2/*crc*/;
  for (uint8_t i = 0; i < size; i++)
    2fec:	8e 2f       	mov	r24, r30
    2fee:	81 1b       	sub	r24, r17
    2ff0:	86 17       	cp	r24, r22
    2ff2:	d0 f3       	brcs	.-12     	; 0x2fe8 <PHY_DataReq+0x2e>
    TRX_FRAME_BUFFER(i+1) = data[i];

  TRX_STATE_REG = TRX_CMD_TX_START;
    2ff4:	82 e0       	ldi	r24, 0x02	; 2
    2ff6:	80 93 42 01 	sts	0x0142, r24

  phyState = PHY_STATE_TX_WAIT_END;
    2ffa:	83 e0       	ldi	r24, 0x03	; 3
    2ffc:	80 93 3c 09 	sts	0x093C, r24
}
    3000:	0f 90       	pop	r0
    3002:	0f 90       	pop	r0
    3004:	df 91       	pop	r29
    3006:	cf 91       	pop	r28
    3008:	1f 91       	pop	r17
    300a:	08 95       	ret

0000300c <__vector_63>:
#endif

/*****************************************************************************
*****************************************************************************/
ISR(TRX24_TX_END_vect)
{
    300c:	1f 92       	push	r1
    300e:	0f 92       	push	r0
    3010:	0f b6       	in	r0, 0x3f	; 63
    3012:	0f 92       	push	r0
    3014:	0b b6       	in	r0, 0x3b	; 59
    3016:	0f 92       	push	r0
    3018:	11 24       	eor	r1, r1
    301a:	2f 93       	push	r18
    301c:	3f 93       	push	r19
    301e:	4f 93       	push	r20
    3020:	5f 93       	push	r21
    3022:	6f 93       	push	r22
    3024:	7f 93       	push	r23
    3026:	8f 93       	push	r24
    3028:	9f 93       	push	r25
    302a:	af 93       	push	r26
    302c:	bf 93       	push	r27
    302e:	ef 93       	push	r30
    3030:	ff 93       	push	r31
  if (TRX_STATUS_TX_ARET_ON == TRX_STATUS_REG_s.trxStatus)
    3032:	80 91 41 01 	lds	r24, 0x0141
    3036:	8f 71       	andi	r24, 0x1F	; 31
    3038:	89 31       	cpi	r24, 0x19	; 25
    303a:	69 f4       	brne	.+26     	; 0x3056 <__vector_63+0x4a>
  {
    //TRX_STATE_REG = TRX_CMD_PLL_ON; // Don't wait for this to complete
    phyTrxSetState(TRX_CMD_PLL_ON);
    303c:	89 e0       	ldi	r24, 0x09	; 9
    303e:	0e 94 30 17 	call	0x2e60	; 0x2e60 <phyTrxSetState>

    phyState = PHY_STATE_TX_CONFIRM;
    3042:	84 e0       	ldi	r24, 0x04	; 4
    3044:	80 93 3c 09 	sts	0x093C, r24
    phyTxStatus = TRX_STATE_REG_s.tracStatus;
    3048:	80 91 42 01 	lds	r24, 0x0142
    304c:	82 95       	swap	r24
    304e:	86 95       	lsr	r24
    3050:	87 70       	andi	r24, 0x07	; 7
    3052:	80 93 3b 09 	sts	0x093B, r24
  }
  else
  {
    // Auto ACK transmission completed
  }
}
    3056:	ff 91       	pop	r31
    3058:	ef 91       	pop	r30
    305a:	bf 91       	pop	r27
    305c:	af 91       	pop	r26
    305e:	9f 91       	pop	r25
    3060:	8f 91       	pop	r24
    3062:	7f 91       	pop	r23
    3064:	6f 91       	pop	r22
    3066:	5f 91       	pop	r21
    3068:	4f 91       	pop	r20
    306a:	3f 91       	pop	r19
    306c:	2f 91       	pop	r18
    306e:	0f 90       	pop	r0
    3070:	0b be       	out	0x3b, r0	; 59
    3072:	0f 90       	pop	r0
    3074:	0f be       	out	0x3f, r0	; 63
    3076:	0f 90       	pop	r0
    3078:	1f 90       	pop	r1
    307a:	18 95       	reti

0000307c <__vector_60>:
#endif

/*****************************************************************************
*****************************************************************************/
ISR(TRX24_RX_END_vect)
{
    307c:	1f 92       	push	r1
    307e:	0f 92       	push	r0
    3080:	0f b6       	in	r0, 0x3f	; 63
    3082:	0f 92       	push	r0
    3084:	11 24       	eor	r1, r1
    3086:	8f 93       	push	r24
  TRX_STATE_REG = TRX_CMD_PLL_ON; // Don't wait for this to complete
    3088:	89 e0       	ldi	r24, 0x09	; 9
    308a:	80 93 42 01 	sts	0x0142, r24
  phyRxRssi = (int8_t)PHY_ED_LEVEL_REG;
    308e:	80 91 47 01 	lds	r24, 0x0147
    3092:	80 93 3a 09 	sts	0x093A, r24
  phyRxSize = TST_RX_LENGTH_REG;
    3096:	80 91 7b 01 	lds	r24, 0x017B
    309a:	80 93 39 09 	sts	0x0939, r24
  phyState = PHY_STATE_RX_IND;
    309e:	85 e0       	ldi	r24, 0x05	; 5
    30a0:	80 93 3c 09 	sts	0x093C, r24
}
    30a4:	8f 91       	pop	r24
    30a6:	0f 90       	pop	r0
    30a8:	0f be       	out	0x3f, r0	; 63
    30aa:	0f 90       	pop	r0
    30ac:	1f 90       	pop	r1
    30ae:	18 95       	reti

000030b0 <PHY_TaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void PHY_TaskHandler(void)
{
    30b0:	1f 93       	push	r17
    30b2:	cf 93       	push	r28
    30b4:	df 93       	push	r29
    30b6:	00 d0       	rcall	.+0      	; 0x30b8 <PHY_TaskHandler+0x8>
    30b8:	00 d0       	rcall	.+0      	; 0x30ba <PHY_TaskHandler+0xa>
    30ba:	0f 92       	push	r0
    30bc:	cd b7       	in	r28, 0x3d	; 61
    30be:	de b7       	in	r29, 0x3e	; 62
  switch (phyState)
    30c0:	80 91 3c 09 	lds	r24, 0x093C
    30c4:	84 30       	cpi	r24, 0x04	; 4
    30c6:	f1 f1       	breq	.+124    	; 0x3144 <PHY_TaskHandler+0x94>
    30c8:	85 30       	cpi	r24, 0x05	; 5
    30ca:	09 f4       	brne	.+2      	; 0x30ce <PHY_TaskHandler+0x1e>
    30cc:	4f c0       	rjmp	.+158    	; 0x316c <PHY_TaskHandler+0xbc>
    30ce:	81 30       	cpi	r24, 0x01	; 1
    30d0:	09 f0       	breq	.+2      	; 0x30d4 <PHY_TaskHandler+0x24>
    30d2:	76 c0       	rjmp	.+236    	; 0x31c0 <PHY_TaskHandler+0x110>
  {
    case PHY_STATE_IDLE:
    {
      if (phyIb.request)
    30d4:	10 91 3d 09 	lds	r17, 0x093D
    30d8:	11 23       	and	r17, r17
    30da:	09 f4       	brne	.+2      	; 0x30de <PHY_TaskHandler+0x2e>
    30dc:	71 c0       	rjmp	.+226    	; 0x31c0 <PHY_TaskHandler+0x110>

/*****************************************************************************
*****************************************************************************/
static void phyHandleSetRequests(void)
{
  phyTrxSetState(TRX_CMD_TRX_OFF);
    30de:	88 e0       	ldi	r24, 0x08	; 8
    30e0:	0e 94 30 17 	call	0x2e60	; 0x2e60 <phyTrxSetState>

  if (phyIb.request & PHY_REQ_CHANNEL)
    30e4:	10 ff       	sbrs	r17, 0
    30e6:	09 c0       	rjmp	.+18     	; 0x30fa <PHY_TaskHandler+0x4a>
  {
    PHY_CC_CCA_REG_s.channel = phyIb.channel;
    30e8:	90 91 3e 09 	lds	r25, 0x093E
    30ec:	9f 71       	andi	r25, 0x1F	; 31
    30ee:	80 91 48 01 	lds	r24, 0x0148
    30f2:	80 7e       	andi	r24, 0xE0	; 224
    30f4:	89 2b       	or	r24, r25
    30f6:	80 93 48 01 	sts	0x0148, r24
  }

  if (phyIb.request & PHY_REQ_PANID)
    30fa:	80 91 3d 09 	lds	r24, 0x093D
    30fe:	81 ff       	sbrs	r24, 1
    3100:	08 c0       	rjmp	.+16     	; 0x3112 <PHY_TaskHandler+0x62>
  {
    uint8_t *d = (uint8_t *)&phyIb.panId;
    PAN_ID_0_REG = d[0];
    3102:	80 91 3f 09 	lds	r24, 0x093F
    3106:	80 93 62 01 	sts	0x0162, r24
    PAN_ID_1_REG = d[1];
    310a:	80 91 40 09 	lds	r24, 0x0940
    310e:	80 93 63 01 	sts	0x0163, r24
  }

  if (phyIb.request & PHY_REQ_ADDR)
    3112:	80 91 3d 09 	lds	r24, 0x093D
    3116:	82 ff       	sbrs	r24, 2
    3118:	08 c0       	rjmp	.+16     	; 0x312a <PHY_TaskHandler+0x7a>
  {
    uint8_t *d = (uint8_t *)&phyIb.addr;
    SHORT_ADDR_0_REG = d[0];
    311a:	80 91 41 09 	lds	r24, 0x0941
    311e:	80 93 60 01 	sts	0x0160, r24
    SHORT_ADDR_1_REG = d[1];
    3122:	80 91 42 09 	lds	r24, 0x0942
    3126:	80 93 61 01 	sts	0x0161, r24
  }

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
  if (phyIb.request & PHY_REQ_RANDOM)
    312a:	80 91 3d 09 	lds	r24, 0x093D
    312e:	84 ff       	sbrs	r24, 4
    3130:	04 c0       	rjmp	.+8      	; 0x313a <PHY_TaskHandler+0x8a>
  {
    uint16_t rnd = phyGetRandomNumber();
    3132:	0e 94 45 17 	call	0x2e8a	; 0x2e8a <phyGetRandomNumber>
    PHY_RandomConf(rnd);
    3136:	0e 94 dc 19 	call	0x33b8	; 0x33b8 <PHY_RandomConf>

#ifdef PHY_ENABLE_ENERGY_DETECTION
  if (!(phyIb.request & PHY_REQ_ED))
    phySetRxState();
#else
  phySetRxState();
    313a:	0e 94 3b 17 	call	0x2e76	; 0x2e76 <phySetRxState>
#endif

  phyIb.request = PHY_REQ_NONE;
    313e:	10 92 3d 09 	sts	0x093D, r1
    3142:	3e c0       	rjmp	.+124    	; 0x31c0 <PHY_TaskHandler+0x110>
        phyHandleSetRequests();
    } break;

    case PHY_STATE_TX_CONFIRM:
    {
      PHY_DataConf(phyTxStatus);
    3144:	80 91 3b 09 	lds	r24, 0x093B
    3148:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <PHY_DataConf>

      while (TRX_CMD_PLL_ON != TRX_STATUS_REG_s.trxStatus);
    314c:	80 91 41 01 	lds	r24, 0x0141
    3150:	8f 71       	andi	r24, 0x1F	; 31
    3152:	89 30       	cpi	r24, 0x09	; 9
    3154:	d9 f7       	brne	.-10     	; 0x314c <PHY_TaskHandler+0x9c>
    3156:	2f c0       	rjmp	.+94     	; 0x31b6 <PHY_TaskHandler+0x106>
    case PHY_STATE_RX_IND:
    {
      PHY_DataInd_t ind;

      for (uint8_t i = 0; i < phyRxSize + 1/*lqi*/; i++)
        phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
    3158:	fc 01       	movw	r30, r24
    315a:	e0 58       	subi	r30, 0x80	; 128
    315c:	fe 4f       	sbci	r31, 0xFE	; 254
    315e:	20 81       	ld	r18, Z
    3160:	8c 5b       	subi	r24, 0xBC	; 188
    3162:	96 4f       	sbci	r25, 0xF6	; 246
    3164:	fc 01       	movw	r30, r24
    3166:	20 83       	st	Z, r18

    case PHY_STATE_RX_IND:
    {
      PHY_DataInd_t ind;

      for (uint8_t i = 0; i < phyRxSize + 1/*lqi*/; i++)
    3168:	4f 5f       	subi	r20, 0xFF	; 255
    316a:	01 c0       	rjmp	.+2      	; 0x316e <PHY_TaskHandler+0xbe>

/*****************************************************************************
*****************************************************************************/
void PHY_TaskHandler(void)
{
  switch (phyState)
    316c:	40 e0       	ldi	r20, 0x00	; 0

    case PHY_STATE_RX_IND:
    {
      PHY_DataInd_t ind;

      for (uint8_t i = 0; i < phyRxSize + 1/*lqi*/; i++)
    316e:	20 91 39 09 	lds	r18, 0x0939
    3172:	84 2f       	mov	r24, r20
    3174:	90 e0       	ldi	r25, 0x00	; 0
    3176:	30 e0       	ldi	r19, 0x00	; 0
    3178:	28 17       	cp	r18, r24
    317a:	39 07       	cpc	r19, r25
    317c:	6c f7       	brge	.-38     	; 0x3158 <PHY_TaskHandler+0xa8>
        phyRxBuffer[i] = TRX_FRAME_BUFFER(i);

      ind.data = phyRxBuffer;
    317e:	84 e4       	ldi	r24, 0x44	; 68
    3180:	99 e0       	ldi	r25, 0x09	; 9
    3182:	9a 83       	std	Y+2, r25	; 0x02
    3184:	89 83       	std	Y+1, r24	; 0x01
      ind.size = phyRxSize - 2/*crc*/;
    3186:	80 91 39 09 	lds	r24, 0x0939
    318a:	82 50       	subi	r24, 0x02	; 2
    318c:	8b 83       	std	Y+3, r24	; 0x03
      ind.lqi  = phyRxBuffer[phyRxSize];
    318e:	e0 91 39 09 	lds	r30, 0x0939
    3192:	f0 e0       	ldi	r31, 0x00	; 0
    3194:	ec 5b       	subi	r30, 0xBC	; 188
    3196:	f6 4f       	sbci	r31, 0xF6	; 246
    3198:	80 81       	ld	r24, Z
    319a:	8c 83       	std	Y+4, r24	; 0x04
      ind.rssi = phyRxRssi + PHY_RSSI_BASE_VAL;
    319c:	80 91 3a 09 	lds	r24, 0x093A
    31a0:	8a 55       	subi	r24, 0x5A	; 90
    31a2:	8d 83       	std	Y+5, r24	; 0x05
      PHY_DataInd(&ind);
    31a4:	ce 01       	movw	r24, r28
    31a6:	01 96       	adiw	r24, 0x01	; 1
    31a8:	0e 94 a9 13 	call	0x2752	; 0x2752 <PHY_DataInd>

      while (TRX_CMD_PLL_ON != TRX_STATUS_REG_s.trxStatus);
    31ac:	80 91 41 01 	lds	r24, 0x0141
    31b0:	8f 71       	andi	r24, 0x1F	; 31
    31b2:	89 30       	cpi	r24, 0x09	; 9
    31b4:	d9 f7       	brne	.-10     	; 0x31ac <PHY_TaskHandler+0xfc>
      phyState = PHY_STATE_IDLE;
    31b6:	81 e0       	ldi	r24, 0x01	; 1
    31b8:	80 93 3c 09 	sts	0x093C, r24
      phySetRxState();
    31bc:	0e 94 3b 17 	call	0x2e76	; 0x2e76 <phySetRxState>
#endif

    default:
      break;
  }
}
    31c0:	0f 90       	pop	r0
    31c2:	0f 90       	pop	r0
    31c4:	0f 90       	pop	r0
    31c6:	0f 90       	pop	r0
    31c8:	0f 90       	pop	r0
    31ca:	df 91       	pop	r29
    31cc:	cf 91       	pop	r28
    31ce:	1f 91       	pop	r17
    31d0:	08 95       	ret

000031d2 <SYS_Init>:

/*****************************************************************************
*****************************************************************************/
void SYS_Init(void)
{
  HAL_Init();
    31d2:	0e 94 7b 0e 	call	0x1cf6	; 0x1cf6 <HAL_Init>
  SYS_TimerInit();
    31d6:	0e 94 50 19 	call	0x32a0	; 0x32a0 <SYS_TimerInit>
  PHY_Init();
    31da:	0e 94 7d 17 	call	0x2efa	; 0x2efa <PHY_Init>
  NWK_Init();
    31de:	0e 94 a2 10 	call	0x2144	; 0x2144 <NWK_Init>
}
    31e2:	08 95       	ret

000031e4 <SYS_TaskHandler>:

/*****************************************************************************
*****************************************************************************/
void SYS_TaskHandler(void)
{
  PHY_TaskHandler();
    31e4:	0e 94 58 18 	call	0x30b0	; 0x30b0 <PHY_TaskHandler>
  NWK_TaskHandler();
    31e8:	0e 94 d2 10 	call	0x21a4	; 0x21a4 <NWK_TaskHandler>
  SYS_TimerTaskHandler();
    31ec:	0e 94 73 19 	call	0x32e6	; 0x32e6 <SYS_TimerTaskHandler>
}
    31f0:	08 95       	ret

000031f2 <placeTimer>:
}

/*****************************************************************************
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    31f2:	0f 93       	push	r16
    31f4:	1f 93       	push	r17
    31f6:	cf 93       	push	r28
    31f8:	df 93       	push	r29
    31fa:	fc 01       	movw	r30, r24
  if (timers)
    31fc:	00 91 c4 09 	lds	r16, 0x09C4
    3200:	10 91 c5 09 	lds	r17, 0x09C5
    3204:	36 81       	ldd	r19, Z+6	; 0x06
    3206:	27 81       	ldd	r18, Z+7	; 0x07
    3208:	90 85       	ldd	r25, Z+8	; 0x08
    320a:	81 85       	ldd	r24, Z+9	; 0x09
    320c:	01 15       	cp	r16, r1
    320e:	11 05       	cpc	r17, r1
    3210:	c1 f1       	breq	.+112    	; 0x3282 <placeTimer+0x90>
  {
    SYS_Timer_t *prev = NULL;
    uint32_t timeout = timer->interval;
    3212:	43 2f       	mov	r20, r19
    3214:	52 2f       	mov	r21, r18
    3216:	69 2f       	mov	r22, r25
    3218:	78 2f       	mov	r23, r24
    321a:	e8 01       	movw	r28, r16
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
  if (timers)
  {
    SYS_Timer_t *prev = NULL;
    321c:	20 e0       	ldi	r18, 0x00	; 0
    321e:	30 e0       	ldi	r19, 0x00	; 0
    3220:	01 c0       	rjmp	.+2      	; 0x3224 <placeTimer+0x32>
    uint32_t timeout = timer->interval;

    for (SYS_Timer_t *t = timers; t; t = t->next)
    3222:	ec 01       	movw	r28, r24
    {
      if (timeout < t->timeout)
    3224:	8a 81       	ldd	r24, Y+2	; 0x02
    3226:	9b 81       	ldd	r25, Y+3	; 0x03
    3228:	ac 81       	ldd	r26, Y+4	; 0x04
    322a:	bd 81       	ldd	r27, Y+5	; 0x05
    322c:	48 17       	cp	r20, r24
    322e:	59 07       	cpc	r21, r25
    3230:	6a 07       	cpc	r22, r26
    3232:	7b 07       	cpc	r23, r27
    3234:	48 f4       	brcc	.+18     	; 0x3248 <placeTimer+0x56>
      {
         t->timeout -= timeout;
    3236:	84 1b       	sub	r24, r20
    3238:	95 0b       	sbc	r25, r21
    323a:	a6 0b       	sbc	r26, r22
    323c:	b7 0b       	sbc	r27, r23
    323e:	8a 83       	std	Y+2, r24	; 0x02
    3240:	9b 83       	std	Y+3, r25	; 0x03
    3242:	ac 83       	std	Y+4, r26	; 0x04
    3244:	bd 83       	std	Y+5, r27	; 0x05
         break;
    3246:	09 c0       	rjmp	.+18     	; 0x325a <placeTimer+0x68>
      }
      else
        timeout -= t->timeout;
    3248:	48 1b       	sub	r20, r24
    324a:	59 0b       	sbc	r21, r25
    324c:	6a 0b       	sbc	r22, r26
    324e:	7b 0b       	sbc	r23, r27
  if (timers)
  {
    SYS_Timer_t *prev = NULL;
    uint32_t timeout = timer->interval;

    for (SYS_Timer_t *t = timers; t; t = t->next)
    3250:	88 81       	ld	r24, Y
    3252:	99 81       	ldd	r25, Y+1	; 0x01
    3254:	9e 01       	movw	r18, r28
    3256:	00 97       	sbiw	r24, 0x00	; 0
    3258:	21 f7       	brne	.-56     	; 0x3222 <placeTimer+0x30>
        timeout -= t->timeout;

      prev = t;
    }

    timer->timeout = timeout;
    325a:	42 83       	std	Z+2, r20	; 0x02
    325c:	53 83       	std	Z+3, r21	; 0x03
    325e:	64 83       	std	Z+4, r22	; 0x04
    3260:	75 83       	std	Z+5, r23	; 0x05

    if (prev)
    3262:	21 15       	cp	r18, r1
    3264:	31 05       	cpc	r19, r1
    3266:	51 f0       	breq	.+20     	; 0x327c <placeTimer+0x8a>
    {
      timer->next = prev->next;
    3268:	d9 01       	movw	r26, r18
    326a:	8d 91       	ld	r24, X+
    326c:	9c 91       	ld	r25, X
    326e:	11 97       	sbiw	r26, 0x01	; 1
    3270:	91 83       	std	Z+1, r25	; 0x01
    3272:	80 83       	st	Z, r24
      prev->next = timer;
    3274:	11 96       	adiw	r26, 0x01	; 1
    3276:	fc 93       	st	X, r31
    3278:	ee 93       	st	-X, r30
    327a:	0d c0       	rjmp	.+26     	; 0x3296 <placeTimer+0xa4>
    }
    else
    {
      timer->next = timers;
    327c:	11 83       	std	Z+1, r17	; 0x01
    327e:	00 83       	st	Z, r16
    3280:	06 c0       	rjmp	.+12     	; 0x328e <placeTimer+0x9c>
      timers = timer;
    }
  }
  else
  {
    timer->next = NULL;
    3282:	11 82       	std	Z+1, r1	; 0x01
    3284:	10 82       	st	Z, r1
    timer->timeout = timer->interval;
    3286:	32 83       	std	Z+2, r19	; 0x02
    3288:	23 83       	std	Z+3, r18	; 0x03
    328a:	94 83       	std	Z+4, r25	; 0x04
    328c:	85 83       	std	Z+5, r24	; 0x05
    timers = timer;
    328e:	f0 93 c5 09 	sts	0x09C5, r31
    3292:	e0 93 c4 09 	sts	0x09C4, r30
  }
}
    3296:	df 91       	pop	r29
    3298:	cf 91       	pop	r28
    329a:	1f 91       	pop	r17
    329c:	0f 91       	pop	r16
    329e:	08 95       	ret

000032a0 <SYS_TimerInit>:

/*****************************************************************************
*****************************************************************************/
void SYS_TimerInit(void)
{
  timers = NULL;
    32a0:	10 92 c5 09 	sts	0x09C5, r1
    32a4:	10 92 c4 09 	sts	0x09C4, r1
}
    32a8:	08 95       	ret

000032aa <SYS_TimerStarted>:

/*****************************************************************************
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
  for (SYS_Timer_t *t = timers; t; t = t->next)
    32aa:	e0 91 c4 09 	lds	r30, 0x09C4
    32ae:	f0 91 c5 09 	lds	r31, 0x09C5
    32b2:	06 c0       	rjmp	.+12     	; 0x32c0 <SYS_TimerStarted+0x16>
    if (t == timer)
    32b4:	e8 17       	cp	r30, r24
    32b6:	f9 07       	cpc	r31, r25
    32b8:	39 f0       	breq	.+14     	; 0x32c8 <SYS_TimerStarted+0x1e>

/*****************************************************************************
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
  for (SYS_Timer_t *t = timers; t; t = t->next)
    32ba:	01 90       	ld	r0, Z+
    32bc:	f0 81       	ld	r31, Z
    32be:	e0 2d       	mov	r30, r0
    32c0:	30 97       	sbiw	r30, 0x00	; 0
    32c2:	c1 f7       	brne	.-16     	; 0x32b4 <SYS_TimerStarted+0xa>
    if (t == timer)
      return true;
  return false;
    32c4:	80 e0       	ldi	r24, 0x00	; 0
    32c6:	08 95       	ret
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
  for (SYS_Timer_t *t = timers; t; t = t->next)
    if (t == timer)
      return true;
    32c8:	81 e0       	ldi	r24, 0x01	; 1
  return false;
}
    32ca:	08 95       	ret

000032cc <SYS_TimerStart>:
}

/*****************************************************************************
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    32cc:	cf 93       	push	r28
    32ce:	df 93       	push	r29
    32d0:	ec 01       	movw	r28, r24
  if (!SYS_TimerStarted(timer))
    32d2:	0e 94 55 19 	call	0x32aa	; 0x32aa <SYS_TimerStarted>
    32d6:	88 23       	and	r24, r24
    32d8:	19 f4       	brne	.+6      	; 0x32e0 <SYS_TimerStart+0x14>
    placeTimer(timer);
    32da:	ce 01       	movw	r24, r28
    32dc:	0e 94 f9 18 	call	0x31f2	; 0x31f2 <placeTimer>
}
    32e0:	df 91       	pop	r29
    32e2:	cf 91       	pop	r28
    32e4:	08 95       	ret

000032e6 <SYS_TimerTaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    32e6:	cf 92       	push	r12
    32e8:	df 92       	push	r13
    32ea:	ef 92       	push	r14
    32ec:	ff 92       	push	r15
    32ee:	cf 93       	push	r28
    32f0:	df 93       	push	r29
  uint32_t elapsed;
  uint8_t cnt;

  if (0 == halTimerIrqCount)
    32f2:	80 91 c2 0b 	lds	r24, 0x0BC2
    32f6:	88 23       	and	r24, r24
    32f8:	09 f4       	brne	.+2      	; 0x32fc <SYS_TimerTaskHandler+0x16>
    32fa:	3e c0       	rjmp	.+124    	; 0x3378 <SYS_TimerTaskHandler+0x92>
    return;

  ATOMIC_SECTION_ENTER
    32fc:	8f b7       	in	r24, 0x3f	; 63
    32fe:	f8 94       	cli
    cnt = halTimerIrqCount;
    3300:	60 91 c2 0b 	lds	r22, 0x0BC2
    halTimerIrqCount = 0;
    3304:	10 92 c2 0b 	sts	0x0BC2, r1
  ATOMIC_SECTION_LEAVE
    3308:	8f bf       	out	0x3f, r24	; 63

  elapsed = cnt * HAL_TIMER_INTERVAL;
    330a:	70 e0       	ldi	r23, 0x00	; 0
    330c:	80 e0       	ldi	r24, 0x00	; 0
    330e:	90 e0       	ldi	r25, 0x00	; 0
    3310:	2a e0       	ldi	r18, 0x0A	; 10
    3312:	30 e0       	ldi	r19, 0x00	; 0
    3314:	40 e0       	ldi	r20, 0x00	; 0
    3316:	50 e0       	ldi	r21, 0x00	; 0
    3318:	0e 94 71 1a 	call	0x34e2	; 0x34e2 <__mulsi3>
    331c:	6b 01       	movw	r12, r22
    331e:	7c 01       	movw	r14, r24

  while (timers && (timers->timeout <= elapsed))
    3320:	14 c0       	rjmp	.+40     	; 0x334a <SYS_TimerTaskHandler+0x64>
  {
    SYS_Timer_t *timer = timers;

    elapsed -= timers->timeout;
    3322:	c8 1a       	sub	r12, r24
    3324:	d9 0a       	sbc	r13, r25
    3326:	ea 0a       	sbc	r14, r26
    3328:	fb 0a       	sbc	r15, r27
    timers = timers->next;
    332a:	88 81       	ld	r24, Y
    332c:	99 81       	ldd	r25, Y+1	; 0x01
    332e:	90 93 c5 09 	sts	0x09C5, r25
    3332:	80 93 c4 09 	sts	0x09C4, r24
    if (SYS_TIMER_PERIODIC_MODE == timer->mode)
    3336:	8a 85       	ldd	r24, Y+10	; 0x0a
    3338:	81 30       	cpi	r24, 0x01	; 1
    333a:	19 f4       	brne	.+6      	; 0x3342 <SYS_TimerTaskHandler+0x5c>
      placeTimer(timer);
    333c:	ce 01       	movw	r24, r28
    333e:	0e 94 f9 18 	call	0x31f2	; 0x31f2 <placeTimer>
    timer->handler(timer);
    3342:	eb 85       	ldd	r30, Y+11	; 0x0b
    3344:	fc 85       	ldd	r31, Y+12	; 0x0c
    3346:	ce 01       	movw	r24, r28
    3348:	09 95       	icall
    halTimerIrqCount = 0;
  ATOMIC_SECTION_LEAVE

  elapsed = cnt * HAL_TIMER_INTERVAL;

  while (timers && (timers->timeout <= elapsed))
    334a:	c0 91 c4 09 	lds	r28, 0x09C4
    334e:	d0 91 c5 09 	lds	r29, 0x09C5
    3352:	20 97       	sbiw	r28, 0x00	; 0
    3354:	89 f0       	breq	.+34     	; 0x3378 <SYS_TimerTaskHandler+0x92>
    3356:	8a 81       	ldd	r24, Y+2	; 0x02
    3358:	9b 81       	ldd	r25, Y+3	; 0x03
    335a:	ac 81       	ldd	r26, Y+4	; 0x04
    335c:	bd 81       	ldd	r27, Y+5	; 0x05
    335e:	c8 16       	cp	r12, r24
    3360:	d9 06       	cpc	r13, r25
    3362:	ea 06       	cpc	r14, r26
    3364:	fb 06       	cpc	r15, r27
    3366:	e8 f6       	brcc	.-70     	; 0x3322 <SYS_TimerTaskHandler+0x3c>
      placeTimer(timer);
    timer->handler(timer);
  }

  if (timers)
    timers->timeout -= elapsed;
    3368:	8c 19       	sub	r24, r12
    336a:	9d 09       	sbc	r25, r13
    336c:	ae 09       	sbc	r26, r14
    336e:	bf 09       	sbc	r27, r15
    3370:	8a 83       	std	Y+2, r24	; 0x02
    3372:	9b 83       	std	Y+3, r25	; 0x03
    3374:	ac 83       	std	Y+4, r26	; 0x04
    3376:	bd 83       	std	Y+5, r27	; 0x05
}
    3378:	df 91       	pop	r29
    337a:	cf 91       	pop	r28
    337c:	ff 90       	pop	r15
    337e:	ef 90       	pop	r14
    3380:	df 90       	pop	r13
    3382:	cf 90       	pop	r12
    3384:	08 95       	ret

00003386 <HAL_UartBytesReceived>:

/*****************************************************************************
*****************************************************************************/
//TODO: MOVE TO THE RIGHT FILE (UART_MANAGER COMPONENT)
void HAL_UartBytesReceived(uint16_t bytes)
{
    3386:	0f 93       	push	r16
    3388:	1f 93       	push	r17
    338a:	cf 93       	push	r28
    338c:	df 93       	push	r29
    338e:	8c 01       	movw	r16, r24
	for (uint16_t i = 0; i < bytes; i++)
    3390:	c0 e0       	ldi	r28, 0x00	; 0
    3392:	d0 e0       	ldi	r29, 0x00	; 0
    3394:	05 c0       	rjmp	.+10     	; 0x33a0 <HAL_UartBytesReceived+0x1a>
	{
		HAL_UartWriteByte(HAL_UartReadByte());
    3396:	0e 94 b9 0f 	call	0x1f72	; 0x1f72 <HAL_UartReadByte>
    339a:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <HAL_UartWriteByte>
/*****************************************************************************
*****************************************************************************/
//TODO: MOVE TO THE RIGHT FILE (UART_MANAGER COMPONENT)
void HAL_UartBytesReceived(uint16_t bytes)
{
	for (uint16_t i = 0; i < bytes; i++)
    339e:	21 96       	adiw	r28, 0x01	; 1
    33a0:	c0 17       	cp	r28, r16
    33a2:	d1 07       	cpc	r29, r17
    33a4:	c1 f7       	brne	.-16     	; 0x3396 <HAL_UartBytesReceived+0x10>
#include "halGpio.h"

#if APP_ADDR < 0x4003
HAL_GPIO_PIN(LED0, B, 4);
#else
HAL_GPIO_PIN(LED0, D, 6);
    33a6:	8b b1       	in	r24, 0x0b	; 11
    33a8:	90 e4       	ldi	r25, 0x40	; 64
    33aa:	89 27       	eor	r24, r25
    33ac:	8b b9       	out	0x0b, r24	; 11
	{
		HAL_UartWriteByte(HAL_UartReadByte());
	}
	ledToggle(2);
}
    33ae:	df 91       	pop	r29
    33b0:	cf 91       	pop	r28
    33b2:	1f 91       	pop	r17
    33b4:	0f 91       	pop	r16
    33b6:	08 95       	ret

000033b8 <PHY_RandomConf>:
#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
void PHY_RandomConf(uint16_t rnd)
{
	srand(rnd);
    33b8:	0e 94 57 1b 	call	0x36ae	; 0x36ae <srand>
}
    33bc:	08 95       	ret

000033be <main>:

/*****************************************************************************
*****************************************************************************/
int main(void)
{
	SYS_Init();
    33be:	0e 94 e9 18 	call	0x31d2	; 0x31d2 <SYS_Init>
	
	HAL_UartInit(38400);
    33c2:	60 e0       	ldi	r22, 0x00	; 0
    33c4:	76 e9       	ldi	r23, 0x96	; 150
    33c6:	80 e0       	ldi	r24, 0x00	; 0
    33c8:	90 e0       	ldi	r25, 0x00	; 0
    33ca:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <HAL_UartInit>
	
	RTC_Init();
    33ce:	0e 94 43 0b 	call	0x1686	; 0x1686 <RTC_Init>
	currentTime.hour = 11;
    33d2:	8b e0       	ldi	r24, 0x0B	; 11
    33d4:	80 93 d3 1b 	sts	0x1BD3, r24
	currentTime.minute = 11;
    33d8:	80 93 d4 1b 	sts	0x1BD4, r24
	currentTime.second = 00;
    33dc:	10 92 d5 1b 	sts	0x1BD5, r1
	
	EEPROM_Init();
    33e0:	0e 94 29 0a 	call	0x1452	; 0x1452 <EEPROM_Init>
	
	RTC_ValidateTime(&currentTime);
    33e4:	83 ed       	ldi	r24, 0xD3	; 211
    33e6:	9b e1       	ldi	r25, 0x1B	; 27
    33e8:	0e 94 67 0b 	call	0x16ce	; 0x16ce <RTC_ValidateTime>
	
	if(DS2401_Init())
    33ec:	0e 94 8c 09 	call	0x1318	; 0x1318 <DS2401_Init>
    33f0:	88 23       	and	r24, r24
    33f2:	e9 f0       	breq	.+58     	; 0x342e <main+0x70>
	{
		HAL_UartPrint("SERIAL NUMBER: ");
    33f4:	82 e4       	ldi	r24, 0x42	; 66
    33f6:	92 e0       	ldi	r25, 0x02	; 2
    33f8:	0e 94 8a 0f 	call	0x1f14	; 0x1f14 <HAL_UartPrint>
    33fc:	05 eb       	ldi	r16, 0xB5	; 181
    33fe:	1b e0       	ldi	r17, 0x0B	; 11
		for(int i = 0; i < SERIAL_NUMBER_SIZE - 1; i++)
    3400:	c0 e0       	ldi	r28, 0x00	; 0
    3402:	d0 e0       	ldi	r29, 0x00	; 0
		{
			numWriteHEX(serialNumber[i]);
    3404:	f8 01       	movw	r30, r16
    3406:	81 91       	ld	r24, Z+
    3408:	8f 01       	movw	r16, r30
    340a:	90 e0       	ldi	r25, 0x00	; 0
    340c:	0e 94 97 0c 	call	0x192e	; 0x192e <numWriteHEX>
			HAL_UartWriteByte('-');
    3410:	8d e2       	ldi	r24, 0x2D	; 45
    3412:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <HAL_UartWriteByte>
	RTC_ValidateTime(&currentTime);
	
	if(DS2401_Init())
	{
		HAL_UartPrint("SERIAL NUMBER: ");
		for(int i = 0; i < SERIAL_NUMBER_SIZE - 1; i++)
    3416:	21 96       	adiw	r28, 0x01	; 1
    3418:	c5 30       	cpi	r28, 0x05	; 5
    341a:	d1 05       	cpc	r29, r1
    341c:	99 f7       	brne	.-26     	; 0x3404 <main+0x46>
		{
			numWriteHEX(serialNumber[i]);
			HAL_UartWriteByte('-');
		}
		numWriteHEX(serialNumber[SERIAL_NUMBER_SIZE - 1]);
    341e:	80 91 ba 0b 	lds	r24, 0x0BBA
    3422:	90 e0       	ldi	r25, 0x00	; 0
    3424:	0e 94 97 0c 	call	0x192e	; 0x192e <numWriteHEX>
		HAL_UartPrint("\r\n\r\n");
    3428:	82 e5       	ldi	r24, 0x52	; 82
    342a:	92 e0       	ldi	r25, 0x02	; 2
    342c:	02 c0       	rjmp	.+4      	; 0x3432 <main+0x74>
	}else
	{
		HAL_UartPrint("SERIAL NUMBER: NOT DETECTED!\r\n");
    342e:	87 e5       	ldi	r24, 0x57	; 87
    3430:	92 e0       	ldi	r25, 0x02	; 2
    3432:	0e 94 8a 0f 	call	0x1f14	; 0x1f14 <HAL_UartPrint>
	#endif
	#ifdef APP_ENABLE_OTA_CLIENT
	OTA_ClientInit();
	#endif
	
	Radio_Init();
    3436:	0e 94 39 08 	call	0x1072	; 0x1072 <Radio_Init>
	
	initializeLCD();
    343a:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <initializeLCD>

	while (1)
	{
		SYS_TaskHandler();
    343e:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <SYS_TaskHandler>
		HAL_UartTaskHandler();
    3442:	0e 94 5b 10 	call	0x20b6	; 0x20b6 <HAL_UartTaskHandler>
static void APP_TaskHandler(void)
{
	if(counter>ITERATIONS_BW_SEND)
	{
		appInit();
	}else if(counter==ITERATIONS_BW_SEND){
    3446:	80 91 df 03 	lds	r24, 0x03DF
    344a:	88 23       	and	r24, r24
    344c:	09 f4       	brne	.+2      	; 0x3450 <main+0x92>
    344e:	46 c0       	rjmp	.+140    	; 0x34dc <main+0x11e>
/*****************************************************************************
*****************************************************************************/
unsigned int adcVal;
static void appSendData(void)
{
	numWrite(currentTime.hour);
    3450:	80 91 d3 1b 	lds	r24, 0x1BD3
    3454:	90 e0       	ldi	r25, 0x00	; 0
    3456:	0e 94 57 0c 	call	0x18ae	; 0x18ae <numWrite>
	HAL_UartWriteByte(':');
    345a:	8a e3       	ldi	r24, 0x3A	; 58
    345c:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <HAL_UartWriteByte>
	numWrite(currentTime.minute);
    3460:	80 91 d4 1b 	lds	r24, 0x1BD4
    3464:	90 e0       	ldi	r25, 0x00	; 0
    3466:	0e 94 57 0c 	call	0x18ae	; 0x18ae <numWrite>
	HAL_UartWriteByte(':');
    346a:	8a e3       	ldi	r24, 0x3A	; 58
    346c:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <HAL_UartWriteByte>
	numWrite(currentTime.second);
    3470:	80 91 d5 1b 	lds	r24, 0x1BD5
    3474:	90 e0       	ldi	r25, 0x00	; 0
    3476:	0e 94 57 0c 	call	0x18ae	; 0x18ae <numWrite>
	HAL_UartPrint("\r\n");
    347a:	86 e7       	ldi	r24, 0x76	; 118
    347c:	92 e0       	ldi	r25, 0x02	; 2
    347e:	0e 94 8a 0f 	call	0x1f14	; 0x1f14 <HAL_UartPrint>
	
	//ADC_Reference(REF_DEFAULT);
	//adcVal = ADC_Read(ADC4);
	ADC_Reference(REF_INTERNAL_16);
    3482:	83 e0       	ldi	r24, 0x03	; 3
    3484:	0e 94 f6 09 	call	0x13ec	; 0x13ec <ADC_Reference>
	adcVal = ADC_Read(INTERNAL_TEMP);
    3488:	89 e2       	ldi	r24, 0x29	; 41
    348a:	0e 94 f9 09 	call	0x13f2	; 0x13f2 <ADC_Read>
	adcVal = 1.13 * adcVal - 272.8;
    348e:	bc 01       	movw	r22, r24
    3490:	80 e0       	ldi	r24, 0x00	; 0
    3492:	90 e0       	ldi	r25, 0x00	; 0
    3494:	0e 94 21 04 	call	0x842	; 0x842 <__floatunsisf>
    3498:	27 ed       	ldi	r18, 0xD7	; 215
    349a:	33 ea       	ldi	r19, 0xA3	; 163
    349c:	40 e9       	ldi	r20, 0x90	; 144
    349e:	5f e3       	ldi	r21, 0x3F	; 63
    34a0:	0e 94 9e 02 	call	0x53c	; 0x53c <__mulsf3>
    34a4:	26 e6       	ldi	r18, 0x66	; 102
    34a6:	36 e6       	ldi	r19, 0x66	; 102
    34a8:	48 e8       	ldi	r20, 0x88	; 136
    34aa:	53 e4       	ldi	r21, 0x43	; 67
    34ac:	0e 94 66 02 	call	0x4cc	; 0x4cc <__subsf3>
    34b0:	0e 94 b1 00 	call	0x162	; 0x162 <__fixunssfsi>
    34b4:	dc 01       	movw	r26, r24
    34b6:	cb 01       	movw	r24, r22
    34b8:	90 93 d1 0b 	sts	0x0BD1, r25
    34bc:	80 93 d0 0b 	sts	0x0BD0, r24
	HAL_UartPrint("TEMP: ");
    34c0:	89 e7       	ldi	r24, 0x79	; 121
    34c2:	92 e0       	ldi	r25, 0x02	; 2
    34c4:	0e 94 8a 0f 	call	0x1f14	; 0x1f14 <HAL_UartPrint>
	numWrite(adcVal);
    34c8:	80 91 d0 0b 	lds	r24, 0x0BD0
    34cc:	90 91 d1 0b 	lds	r25, 0x0BD1
    34d0:	0e 94 57 0c 	call	0x18ae	; 0x18ae <numWrite>
	//itoa(adcVal, buf, 10);
	//HAL_UartPrint(buf);
	HAL_UartPrint("C\r\n");
    34d4:	80 e8       	ldi	r24, 0x80	; 128
    34d6:	92 e0       	ldi	r25, 0x02	; 2
    34d8:	0e 94 8a 0f 	call	0x1f14	; 0x1f14 <HAL_UartPrint>
		#endif
		#ifdef APP_ENABLE_OTA_CLIENT
		OTA_ClientTaskHandler();
		#endif
		APP_TaskHandler();
		PortMonitor_TaskHandler();
    34dc:	0e 94 03 07 	call	0xe06	; 0xe06 <PortMonitor_TaskHandler>
	}
    34e0:	ae cf       	rjmp	.-164    	; 0x343e <main+0x80>

000034e2 <__mulsi3>:
    34e2:	62 9f       	mul	r22, r18
    34e4:	d0 01       	movw	r26, r0
    34e6:	73 9f       	mul	r23, r19
    34e8:	f0 01       	movw	r30, r0
    34ea:	82 9f       	mul	r24, r18
    34ec:	e0 0d       	add	r30, r0
    34ee:	f1 1d       	adc	r31, r1
    34f0:	64 9f       	mul	r22, r20
    34f2:	e0 0d       	add	r30, r0
    34f4:	f1 1d       	adc	r31, r1
    34f6:	92 9f       	mul	r25, r18
    34f8:	f0 0d       	add	r31, r0
    34fa:	83 9f       	mul	r24, r19
    34fc:	f0 0d       	add	r31, r0
    34fe:	74 9f       	mul	r23, r20
    3500:	f0 0d       	add	r31, r0
    3502:	65 9f       	mul	r22, r21
    3504:	f0 0d       	add	r31, r0
    3506:	99 27       	eor	r25, r25
    3508:	72 9f       	mul	r23, r18
    350a:	b0 0d       	add	r27, r0
    350c:	e1 1d       	adc	r30, r1
    350e:	f9 1f       	adc	r31, r25
    3510:	63 9f       	mul	r22, r19
    3512:	b0 0d       	add	r27, r0
    3514:	e1 1d       	adc	r30, r1
    3516:	f9 1f       	adc	r31, r25
    3518:	bd 01       	movw	r22, r26
    351a:	cf 01       	movw	r24, r30
    351c:	11 24       	eor	r1, r1
    351e:	08 95       	ret

00003520 <__udivmodhi4>:
    3520:	aa 1b       	sub	r26, r26
    3522:	bb 1b       	sub	r27, r27
    3524:	51 e1       	ldi	r21, 0x11	; 17
    3526:	07 c0       	rjmp	.+14     	; 0x3536 <__udivmodhi4_ep>

00003528 <__udivmodhi4_loop>:
    3528:	aa 1f       	adc	r26, r26
    352a:	bb 1f       	adc	r27, r27
    352c:	a6 17       	cp	r26, r22
    352e:	b7 07       	cpc	r27, r23
    3530:	10 f0       	brcs	.+4      	; 0x3536 <__udivmodhi4_ep>
    3532:	a6 1b       	sub	r26, r22
    3534:	b7 0b       	sbc	r27, r23

00003536 <__udivmodhi4_ep>:
    3536:	88 1f       	adc	r24, r24
    3538:	99 1f       	adc	r25, r25
    353a:	5a 95       	dec	r21
    353c:	a9 f7       	brne	.-22     	; 0x3528 <__udivmodhi4_loop>
    353e:	80 95       	com	r24
    3540:	90 95       	com	r25
    3542:	bc 01       	movw	r22, r24
    3544:	cd 01       	movw	r24, r26
    3546:	08 95       	ret

00003548 <__udivmodsi4>:
    3548:	a1 e2       	ldi	r26, 0x21	; 33
    354a:	1a 2e       	mov	r1, r26
    354c:	aa 1b       	sub	r26, r26
    354e:	bb 1b       	sub	r27, r27
    3550:	fd 01       	movw	r30, r26
    3552:	0d c0       	rjmp	.+26     	; 0x356e <__udivmodsi4_ep>

00003554 <__udivmodsi4_loop>:
    3554:	aa 1f       	adc	r26, r26
    3556:	bb 1f       	adc	r27, r27
    3558:	ee 1f       	adc	r30, r30
    355a:	ff 1f       	adc	r31, r31
    355c:	a2 17       	cp	r26, r18
    355e:	b3 07       	cpc	r27, r19
    3560:	e4 07       	cpc	r30, r20
    3562:	f5 07       	cpc	r31, r21
    3564:	20 f0       	brcs	.+8      	; 0x356e <__udivmodsi4_ep>
    3566:	a2 1b       	sub	r26, r18
    3568:	b3 0b       	sbc	r27, r19
    356a:	e4 0b       	sbc	r30, r20
    356c:	f5 0b       	sbc	r31, r21

0000356e <__udivmodsi4_ep>:
    356e:	66 1f       	adc	r22, r22
    3570:	77 1f       	adc	r23, r23
    3572:	88 1f       	adc	r24, r24
    3574:	99 1f       	adc	r25, r25
    3576:	1a 94       	dec	r1
    3578:	69 f7       	brne	.-38     	; 0x3554 <__udivmodsi4_loop>
    357a:	60 95       	com	r22
    357c:	70 95       	com	r23
    357e:	80 95       	com	r24
    3580:	90 95       	com	r25
    3582:	9b 01       	movw	r18, r22
    3584:	ac 01       	movw	r20, r24
    3586:	bd 01       	movw	r22, r26
    3588:	cf 01       	movw	r24, r30
    358a:	08 95       	ret

0000358c <__prologue_saves__>:
    358c:	2f 92       	push	r2
    358e:	3f 92       	push	r3
    3590:	4f 92       	push	r4
    3592:	5f 92       	push	r5
    3594:	6f 92       	push	r6
    3596:	7f 92       	push	r7
    3598:	8f 92       	push	r8
    359a:	9f 92       	push	r9
    359c:	af 92       	push	r10
    359e:	bf 92       	push	r11
    35a0:	cf 92       	push	r12
    35a2:	df 92       	push	r13
    35a4:	ef 92       	push	r14
    35a6:	ff 92       	push	r15
    35a8:	0f 93       	push	r16
    35aa:	1f 93       	push	r17
    35ac:	cf 93       	push	r28
    35ae:	df 93       	push	r29
    35b0:	cd b7       	in	r28, 0x3d	; 61
    35b2:	de b7       	in	r29, 0x3e	; 62
    35b4:	ca 1b       	sub	r28, r26
    35b6:	db 0b       	sbc	r29, r27
    35b8:	0f b6       	in	r0, 0x3f	; 63
    35ba:	f8 94       	cli
    35bc:	de bf       	out	0x3e, r29	; 62
    35be:	0f be       	out	0x3f, r0	; 63
    35c0:	cd bf       	out	0x3d, r28	; 61
    35c2:	09 94       	ijmp

000035c4 <__epilogue_restores__>:
    35c4:	2a 88       	ldd	r2, Y+18	; 0x12
    35c6:	39 88       	ldd	r3, Y+17	; 0x11
    35c8:	48 88       	ldd	r4, Y+16	; 0x10
    35ca:	5f 84       	ldd	r5, Y+15	; 0x0f
    35cc:	6e 84       	ldd	r6, Y+14	; 0x0e
    35ce:	7d 84       	ldd	r7, Y+13	; 0x0d
    35d0:	8c 84       	ldd	r8, Y+12	; 0x0c
    35d2:	9b 84       	ldd	r9, Y+11	; 0x0b
    35d4:	aa 84       	ldd	r10, Y+10	; 0x0a
    35d6:	b9 84       	ldd	r11, Y+9	; 0x09
    35d8:	c8 84       	ldd	r12, Y+8	; 0x08
    35da:	df 80       	ldd	r13, Y+7	; 0x07
    35dc:	ee 80       	ldd	r14, Y+6	; 0x06
    35de:	fd 80       	ldd	r15, Y+5	; 0x05
    35e0:	0c 81       	ldd	r16, Y+4	; 0x04
    35e2:	1b 81       	ldd	r17, Y+3	; 0x03
    35e4:	aa 81       	ldd	r26, Y+2	; 0x02
    35e6:	b9 81       	ldd	r27, Y+1	; 0x01
    35e8:	ce 0f       	add	r28, r30
    35ea:	d1 1d       	adc	r29, r1
    35ec:	0f b6       	in	r0, 0x3f	; 63
    35ee:	f8 94       	cli
    35f0:	de bf       	out	0x3e, r29	; 62
    35f2:	0f be       	out	0x3f, r0	; 63
    35f4:	cd bf       	out	0x3d, r28	; 61
    35f6:	ed 01       	movw	r28, r26
    35f8:	08 95       	ret

000035fa <do_rand>:
    35fa:	8f 92       	push	r8
    35fc:	9f 92       	push	r9
    35fe:	af 92       	push	r10
    3600:	bf 92       	push	r11
    3602:	cf 92       	push	r12
    3604:	df 92       	push	r13
    3606:	ef 92       	push	r14
    3608:	ff 92       	push	r15
    360a:	cf 93       	push	r28
    360c:	df 93       	push	r29
    360e:	ec 01       	movw	r28, r24
    3610:	88 81       	ld	r24, Y
    3612:	99 81       	ldd	r25, Y+1	; 0x01
    3614:	aa 81       	ldd	r26, Y+2	; 0x02
    3616:	bb 81       	ldd	r27, Y+3	; 0x03
    3618:	00 97       	sbiw	r24, 0x00	; 0
    361a:	a1 05       	cpc	r26, r1
    361c:	b1 05       	cpc	r27, r1
    361e:	21 f4       	brne	.+8      	; 0x3628 <do_rand+0x2e>
    3620:	84 e2       	ldi	r24, 0x24	; 36
    3622:	99 ed       	ldi	r25, 0xD9	; 217
    3624:	ab e5       	ldi	r26, 0x5B	; 91
    3626:	b7 e0       	ldi	r27, 0x07	; 7
    3628:	bc 01       	movw	r22, r24
    362a:	cd 01       	movw	r24, r26
    362c:	2d e1       	ldi	r18, 0x1D	; 29
    362e:	33 ef       	ldi	r19, 0xF3	; 243
    3630:	41 e0       	ldi	r20, 0x01	; 1
    3632:	50 e0       	ldi	r21, 0x00	; 0
    3634:	0e 94 7b 1b 	call	0x36f6	; 0x36f6 <__divmodsi4>
    3638:	49 01       	movw	r8, r18
    363a:	5a 01       	movw	r10, r20
    363c:	27 ea       	ldi	r18, 0xA7	; 167
    363e:	31 e4       	ldi	r19, 0x41	; 65
    3640:	40 e0       	ldi	r20, 0x00	; 0
    3642:	50 e0       	ldi	r21, 0x00	; 0
    3644:	0e 94 71 1a 	call	0x34e2	; 0x34e2 <__mulsi3>
    3648:	6b 01       	movw	r12, r22
    364a:	7c 01       	movw	r14, r24
    364c:	c5 01       	movw	r24, r10
    364e:	b4 01       	movw	r22, r8
    3650:	2c ee       	ldi	r18, 0xEC	; 236
    3652:	34 ef       	ldi	r19, 0xF4	; 244
    3654:	4f ef       	ldi	r20, 0xFF	; 255
    3656:	5f ef       	ldi	r21, 0xFF	; 255
    3658:	0e 94 71 1a 	call	0x34e2	; 0x34e2 <__mulsi3>
    365c:	dc 01       	movw	r26, r24
    365e:	cb 01       	movw	r24, r22
    3660:	c8 0e       	add	r12, r24
    3662:	d9 1e       	adc	r13, r25
    3664:	ea 1e       	adc	r14, r26
    3666:	fb 1e       	adc	r15, r27
    3668:	f7 fe       	sbrs	r15, 7
    366a:	08 c0       	rjmp	.+16     	; 0x367c <do_rand+0x82>
    366c:	8f ef       	ldi	r24, 0xFF	; 255
    366e:	9f ef       	ldi	r25, 0xFF	; 255
    3670:	af ef       	ldi	r26, 0xFF	; 255
    3672:	bf e7       	ldi	r27, 0x7F	; 127
    3674:	c8 0e       	add	r12, r24
    3676:	d9 1e       	adc	r13, r25
    3678:	ea 1e       	adc	r14, r26
    367a:	fb 1e       	adc	r15, r27
    367c:	c8 82       	st	Y, r12
    367e:	d9 82       	std	Y+1, r13	; 0x01
    3680:	ea 82       	std	Y+2, r14	; 0x02
    3682:	fb 82       	std	Y+3, r15	; 0x03
    3684:	c6 01       	movw	r24, r12
    3686:	9f 77       	andi	r25, 0x7F	; 127
    3688:	df 91       	pop	r29
    368a:	cf 91       	pop	r28
    368c:	ff 90       	pop	r15
    368e:	ef 90       	pop	r14
    3690:	df 90       	pop	r13
    3692:	cf 90       	pop	r12
    3694:	bf 90       	pop	r11
    3696:	af 90       	pop	r10
    3698:	9f 90       	pop	r9
    369a:	8f 90       	pop	r8
    369c:	08 95       	ret

0000369e <rand_r>:
    369e:	0e 94 fd 1a 	call	0x35fa	; 0x35fa <do_rand>
    36a2:	08 95       	ret

000036a4 <rand>:
    36a4:	8d e8       	ldi	r24, 0x8D	; 141
    36a6:	93 e0       	ldi	r25, 0x03	; 3
    36a8:	0e 94 fd 1a 	call	0x35fa	; 0x35fa <do_rand>
    36ac:	08 95       	ret

000036ae <srand>:
    36ae:	a0 e0       	ldi	r26, 0x00	; 0
    36b0:	b0 e0       	ldi	r27, 0x00	; 0
    36b2:	80 93 8d 03 	sts	0x038D, r24
    36b6:	90 93 8e 03 	sts	0x038E, r25
    36ba:	a0 93 8f 03 	sts	0x038F, r26
    36be:	b0 93 90 03 	sts	0x0390, r27
    36c2:	08 95       	ret

000036c4 <memcpy>:
    36c4:	fb 01       	movw	r30, r22
    36c6:	dc 01       	movw	r26, r24
    36c8:	02 c0       	rjmp	.+4      	; 0x36ce <memcpy+0xa>
    36ca:	01 90       	ld	r0, Z+
    36cc:	0d 92       	st	X+, r0
    36ce:	41 50       	subi	r20, 0x01	; 1
    36d0:	50 40       	sbci	r21, 0x00	; 0
    36d2:	d8 f7       	brcc	.-10     	; 0x36ca <memcpy+0x6>
    36d4:	08 95       	ret

000036d6 <__eerd_block_m128rfa1>:
    36d6:	dc 01       	movw	r26, r24
    36d8:	cb 01       	movw	r24, r22

000036da <__eerd_blraw_m128rfa1>:
    36da:	fc 01       	movw	r30, r24
    36dc:	f9 99       	sbic	0x1f, 1	; 31
    36de:	fe cf       	rjmp	.-4      	; 0x36dc <__eerd_blraw_m128rfa1+0x2>
    36e0:	06 c0       	rjmp	.+12     	; 0x36ee <__eerd_blraw_m128rfa1+0x14>
    36e2:	f2 bd       	out	0x22, r31	; 34
    36e4:	e1 bd       	out	0x21, r30	; 33
    36e6:	f8 9a       	sbi	0x1f, 0	; 31
    36e8:	31 96       	adiw	r30, 0x01	; 1
    36ea:	00 b4       	in	r0, 0x20	; 32
    36ec:	0d 92       	st	X+, r0
    36ee:	41 50       	subi	r20, 0x01	; 1
    36f0:	50 40       	sbci	r21, 0x00	; 0
    36f2:	b8 f7       	brcc	.-18     	; 0x36e2 <__eerd_blraw_m128rfa1+0x8>
    36f4:	08 95       	ret

000036f6 <__divmodsi4>:
    36f6:	97 fb       	bst	r25, 7
    36f8:	09 2e       	mov	r0, r25
    36fa:	05 26       	eor	r0, r21
    36fc:	0e d0       	rcall	.+28     	; 0x371a <__divmodsi4_neg1>
    36fe:	57 fd       	sbrc	r21, 7
    3700:	04 d0       	rcall	.+8      	; 0x370a <__divmodsi4_neg2>
    3702:	22 df       	rcall	.-444    	; 0x3548 <__udivmodsi4>
    3704:	0a d0       	rcall	.+20     	; 0x371a <__divmodsi4_neg1>
    3706:	00 1c       	adc	r0, r0
    3708:	38 f4       	brcc	.+14     	; 0x3718 <__divmodsi4_exit>

0000370a <__divmodsi4_neg2>:
    370a:	50 95       	com	r21
    370c:	40 95       	com	r20
    370e:	30 95       	com	r19
    3710:	21 95       	neg	r18
    3712:	3f 4f       	sbci	r19, 0xFF	; 255
    3714:	4f 4f       	sbci	r20, 0xFF	; 255
    3716:	5f 4f       	sbci	r21, 0xFF	; 255

00003718 <__divmodsi4_exit>:
    3718:	08 95       	ret

0000371a <__divmodsi4_neg1>:
    371a:	f6 f7       	brtc	.-4      	; 0x3718 <__divmodsi4_exit>
    371c:	90 95       	com	r25
    371e:	80 95       	com	r24
    3720:	70 95       	com	r23
    3722:	61 95       	neg	r22
    3724:	7f 4f       	sbci	r23, 0xFF	; 255
    3726:	8f 4f       	sbci	r24, 0xFF	; 255
    3728:	9f 4f       	sbci	r25, 0xFF	; 255
    372a:	08 95       	ret

0000372c <_exit>:
    372c:	f8 94       	cli

0000372e <__stop_program>:
    372e:	ff cf       	rjmp	.-2      	; 0x372e <__stop_program>
