#platform=xilinx_u200_xdma_201830_2
#platform=xilinx_u250_xdma_201830_2
debug=1
save-temps=1

[connectivity]
sp=add4d_1.strides_offsets_out:PLRAM[0]
sp=add4d_1.A:DDR[0]
sp=add4d_1.B:DDR[1]
sp=add4d_1.out:DDR[2]
