// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "04/14/2022 13:38:09"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SCOMP (
	clock,
	resetn,
	IO_WRITE,
	IO_CYCLE,
	IO_ADDR,
	IO_DATA,
	dbg_FETCH,
	dbg_AC,
	dbg_PC,
	dbg_MA,
	dbg_MD,
	dbg_IR);
input 	clock;
input 	resetn;
output 	IO_WRITE;
output 	IO_CYCLE;
output 	[10:0] IO_ADDR;
inout 	[15:0] IO_DATA;
output 	dbg_FETCH;
output 	[15:0] dbg_AC;
output 	[10:0] dbg_PC;
output 	[10:0] dbg_MA;
output 	[15:0] dbg_MD;
output 	[15:0] dbg_IR;

// Design Ports Information
// IO_WRITE	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_CYCLE	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[0]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[1]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[2]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[3]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[4]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[5]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[6]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[7]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[8]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[9]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_ADDR[10]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_FETCH	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[0]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[1]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[2]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[3]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[4]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[5]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[6]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[7]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[8]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[9]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[10]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[11]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[12]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[13]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[14]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_AC[15]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[0]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[1]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[3]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[4]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[5]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[6]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[7]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[8]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[9]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_PC[10]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[0]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[1]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[2]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[4]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[5]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[6]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[7]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[8]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[9]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MA[10]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[0]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[2]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[3]	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[4]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[5]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[6]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[7]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[8]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[9]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[10]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[11]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[12]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[13]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[14]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_MD[15]	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[0]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[2]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[3]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[4]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[5]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[6]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[7]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[8]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[9]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[10]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[11]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[12]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[13]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[14]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dbg_IR[15]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[0]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[1]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[2]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[3]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[4]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[5]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[6]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[7]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[8]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[9]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[10]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[11]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[12]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[13]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[14]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IO_DATA[15]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clock	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// resetn	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \resetn~input_o ;
wire \state.decode~q ;
wire \state~32_combout ;
wire \state~50_combout ;
wire \state.ex_return~q ;
wire \PC_stack[9][3]~q ;
wire \PC_stack[8][3]~feeder_combout ;
wire \PC_stack[0][0]~0_combout ;
wire \PC_stack[8][3]~q ;
wire \PC_stack[7][3]~feeder_combout ;
wire \PC_stack[7][3]~q ;
wire \PC_stack[6][3]~feeder_combout ;
wire \PC_stack[6][3]~q ;
wire \PC_stack[5][3]~feeder_combout ;
wire \PC_stack[5][3]~q ;
wire \PC_stack[4][3]~feeder_combout ;
wire \PC_stack[4][3]~q ;
wire \PC_stack[3][3]~feeder_combout ;
wire \PC_stack[3][3]~q ;
wire \PC_stack[2][3]~feeder_combout ;
wire \PC_stack[2][3]~q ;
wire \PC_stack[1][3]~feeder_combout ;
wire \PC_stack[1][3]~q ;
wire \PC_stack[0][3]~feeder_combout ;
wire \PC_stack[0][3]~q ;
wire \state.ex_istore2~q ;
wire \state.ex_iload~DUPLICATE_q ;
wire \Selector8~0_combout ;
wire \PC_stack[9][0]~q ;
wire \PC_stack[8][0]~feeder_combout ;
wire \PC_stack[8][0]~q ;
wire \PC_stack[7][0]~feeder_combout ;
wire \PC_stack[7][0]~q ;
wire \PC_stack[6][0]~feeder_combout ;
wire \PC_stack[6][0]~q ;
wire \PC_stack[5][0]~feeder_combout ;
wire \PC_stack[5][0]~q ;
wire \PC_stack[4][0]~feeder_combout ;
wire \PC_stack[4][0]~q ;
wire \PC_stack[3][0]~feeder_combout ;
wire \PC_stack[3][0]~q ;
wire \PC_stack[2][0]~feeder_combout ;
wire \PC_stack[2][0]~q ;
wire \PC_stack[1][0]~feeder_combout ;
wire \PC_stack[1][0]~q ;
wire \PC_stack[0][0]~feeder_combout ;
wire \PC_stack[0][0]~q ;
wire \Add0~1_sumout ;
wire \PC_stack[9][4]~feeder_combout ;
wire \PC_stack[9][4]~q ;
wire \PC_stack[8][4]~feeder_combout ;
wire \PC_stack[8][4]~q ;
wire \PC_stack[7][4]~feeder_combout ;
wire \PC_stack[7][4]~q ;
wire \PC_stack[6][4]~feeder_combout ;
wire \PC_stack[6][4]~q ;
wire \PC_stack[5][4]~feeder_combout ;
wire \PC_stack[5][4]~q ;
wire \PC_stack[4][4]~feeder_combout ;
wire \PC_stack[4][4]~q ;
wire \PC_stack[3][4]~feeder_combout ;
wire \PC_stack[3][4]~q ;
wire \PC_stack[2][4]~feeder_combout ;
wire \PC_stack[2][4]~q ;
wire \PC_stack[1][4]~feeder_combout ;
wire \PC_stack[1][4]~q ;
wire \PC_stack[0][4]~feeder_combout ;
wire \PC_stack[0][4]~q ;
wire \Selector7~0_combout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Selector7~1_combout ;
wire \state.init~feeder_combout ;
wire \state.init~q ;
wire \state~38_combout ;
wire \state~51_combout ;
wire \state.ex_jneg~q ;
wire \state~52_combout ;
wire \state.ex_jzero~q ;
wire \state.fetch~q ;
wire \Selector30~0_combout ;
wire \state~53_combout ;
wire \state.ex_jpos~q ;
wire \state~55_combout ;
wire \state.ex_jump~q ;
wire \WideOr2~0_combout ;
wire \WideOr2~1_combout ;
wire \PC_stack[9][5]~feeder_combout ;
wire \PC_stack[9][5]~q ;
wire \PC_stack[8][5]~feeder_combout ;
wire \PC_stack[8][5]~q ;
wire \PC_stack[7][5]~feeder_combout ;
wire \PC_stack[7][5]~q ;
wire \PC_stack[6][5]~feeder_combout ;
wire \PC_stack[6][5]~q ;
wire \PC_stack[5][5]~feeder_combout ;
wire \PC_stack[5][5]~q ;
wire \PC_stack[4][5]~feeder_combout ;
wire \PC_stack[4][5]~q ;
wire \PC_stack[3][5]~feeder_combout ;
wire \PC_stack[3][5]~q ;
wire \PC_stack[2][5]~feeder_combout ;
wire \PC_stack[2][5]~q ;
wire \PC_stack[1][5]~feeder_combout ;
wire \PC_stack[1][5]~q ;
wire \PC_stack[0][5]~feeder_combout ;
wire \PC_stack[0][5]~q ;
wire \Selector30~1_combout ;
wire \state.ex_load~q ;
wire \state~46_combout ;
wire \state.ex_or~q ;
wire \state~48_combout ;
wire \state.ex_xor~q ;
wire \Selector22~3_combout ;
wire \state~47_combout ;
wire \state.ex_loadi~q ;
wire \state~45_combout ;
wire \state.ex_shift~q ;
wire \WideOr3~1_combout ;
wire \state~37_combout ;
wire \state.ex_in~q ;
wire \state.ex_in2~q ;
wire \state~42_combout ;
wire \state.ex_sub~q ;
wire \state~44_combout ;
wire \state.ex_add~q ;
wire \state~43_combout ;
wire \state.ex_addi~q ;
wire \WideOr3~0_combout ;
wire \Selector26~2_combout ;
wire \IO_DATA[5]~input_o ;
wire \IR[4]~0_combout ;
wire \Selector22~2_combout ;
wire \Selector22~4_combout ;
wire \Add0~18 ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \PC_stack[9][6]~feeder_combout ;
wire \PC_stack[9][6]~q ;
wire \PC_stack[8][6]~feeder_combout ;
wire \PC_stack[8][6]~q ;
wire \PC_stack[7][6]~feeder_combout ;
wire \PC_stack[7][6]~q ;
wire \PC_stack[6][6]~feeder_combout ;
wire \PC_stack[6][6]~q ;
wire \PC_stack[5][6]~feeder_combout ;
wire \PC_stack[5][6]~q ;
wire \PC_stack[4][6]~feeder_combout ;
wire \PC_stack[4][6]~q ;
wire \PC_stack[3][6]~feeder_combout ;
wire \PC_stack[3][6]~q ;
wire \PC_stack[2][6]~feeder_combout ;
wire \PC_stack[2][6]~q ;
wire \PC_stack[1][6]~feeder_combout ;
wire \PC_stack[1][6]~q ;
wire \PC_stack[0][6]~feeder_combout ;
wire \PC_stack[0][6]~q ;
wire \PC_stack[9][7]~q ;
wire \PC_stack[8][7]~feeder_combout ;
wire \PC_stack[8][7]~q ;
wire \PC_stack[7][7]~feeder_combout ;
wire \PC_stack[7][7]~q ;
wire \PC_stack[6][7]~feeder_combout ;
wire \PC_stack[6][7]~q ;
wire \PC_stack[5][7]~feeder_combout ;
wire \PC_stack[5][7]~q ;
wire \PC_stack[4][7]~feeder_combout ;
wire \PC_stack[4][7]~q ;
wire \PC_stack[3][7]~feeder_combout ;
wire \PC_stack[3][7]~q ;
wire \PC_stack[2][7]~feeder_combout ;
wire \PC_stack[2][7]~q ;
wire \PC_stack[1][7]~feeder_combout ;
wire \PC_stack[1][7]~q ;
wire \PC_stack[0][7]~feeder_combout ;
wire \PC_stack[0][7]~q ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \PC_stack[9][8]~q ;
wire \PC_stack[8][8]~feeder_combout ;
wire \PC_stack[8][8]~q ;
wire \PC_stack[7][8]~feeder_combout ;
wire \PC_stack[7][8]~q ;
wire \PC_stack[6][8]~feeder_combout ;
wire \PC_stack[6][8]~q ;
wire \PC_stack[5][8]~feeder_combout ;
wire \PC_stack[5][8]~q ;
wire \PC_stack[4][8]~feeder_combout ;
wire \PC_stack[4][8]~q ;
wire \PC_stack[3][8]~feeder_combout ;
wire \PC_stack[3][8]~q ;
wire \PC_stack[2][8]~feeder_combout ;
wire \PC_stack[2][8]~q ;
wire \PC_stack[1][8]~feeder_combout ;
wire \PC_stack[1][8]~q ;
wire \PC_stack[0][8]~feeder_combout ;
wire \PC_stack[0][8]~q ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \PC_stack[9][9]~q ;
wire \PC_stack[8][9]~feeder_combout ;
wire \PC_stack[8][9]~q ;
wire \PC_stack[7][9]~feeder_combout ;
wire \PC_stack[7][9]~q ;
wire \PC_stack[6][9]~feeder_combout ;
wire \PC_stack[6][9]~q ;
wire \PC_stack[5][9]~feeder_combout ;
wire \PC_stack[5][9]~q ;
wire \PC_stack[4][9]~feeder_combout ;
wire \PC_stack[4][9]~q ;
wire \PC_stack[3][9]~feeder_combout ;
wire \PC_stack[3][9]~q ;
wire \PC_stack[2][9]~feeder_combout ;
wire \PC_stack[2][9]~q ;
wire \PC_stack[1][9]~feeder_combout ;
wire \PC_stack[1][9]~q ;
wire \PC_stack[0][9]~feeder_combout ;
wire \PC_stack[0][9]~q ;
wire \Selector26~0_combout ;
wire \shifter|auto_generated|sbit_w[26]~1_combout ;
wire \Selector19~1_combout ;
wire \IO_DATA[8]~input_o ;
wire \Selector19~0_combout ;
wire \IO_DATA[12]~input_o ;
wire \Selector15~2_combout ;
wire \Selector15~3_combout ;
wire \Selector15~4_combout ;
wire \state.ex_sub~DUPLICATE_q ;
wire \state.ex_add~DUPLICATE_q ;
wire \Add1~75_combout ;
wire \state.ex_addi~DUPLICATE_q ;
wire \Add1~74_combout ;
wire \Add1~73_combout ;
wire \Add1~72_combout ;
wire \shifter|auto_generated|sbit_w[32]~36_combout ;
wire \IO_DATA[2]~input_o ;
wire \Selector25~1_combout ;
wire \shifter|auto_generated|sbit_w[25]~12_combout ;
wire \shifter|auto_generated|sbit_w[23]~14_combout ;
wire \shifter|auto_generated|sbit_w[39]~32_combout ;
wire \shifter|auto_generated|sbit_w[59]~33_combout ;
wire \shifter|auto_generated|sbit_w[17]~22_combout ;
wire \shifter|auto_generated|sbit_w[19]~19_combout ;
wire \shifter|auto_generated|sbit_w[35]~34_combout ;
wire \Selector24~0_combout ;
wire \Add1~71_combout ;
wire \Add1~70_combout ;
wire \Add1~69_combout ;
wire \Add1~64_combout ;
wire \Add1~67_cout ;
wire \Add1~2 ;
wire \Add1~6 ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Selector24~2_combout ;
wire \IO_DATA[3]~input_o ;
wire \Selector24~1_combout ;
wire \Selector24~3_combout ;
wire \Selector24~4_combout ;
wire \shifter|auto_generated|sbit_w[20]~7_combout ;
wire \shifter|auto_generated|sbit_w[34]~28_combout ;
wire \shifter|auto_generated|sbit_w[38]~26_combout ;
wire \Selector25~0_combout ;
wire \Selector13~1_combout ;
wire \Selector13~0_combout ;
wire \Add1~82_combout ;
wire \Add1~81_combout ;
wire \Add1~80_combout ;
wire \Add1~79_combout ;
wire \Add1~78_combout ;
wire \Add1~77_combout ;
wire \Add1~76_combout ;
wire \Add1~30 ;
wire \Add1~34 ;
wire \Add1~38 ;
wire \Add1~42 ;
wire \Add1~46 ;
wire \Add1~50 ;
wire \Add1~54 ;
wire \Add1~57_sumout ;
wire \IO_DATA[14]~input_o ;
wire \Selector13~2_combout ;
wire \Selector13~3_combout ;
wire \Selector13~4_combout ;
wire \Selector13~5_combout ;
wire \shifter|auto_generated|sbit_w[30]~5_combout ;
wire \shifter|auto_generated|sbit_w[28]~4_combout ;
wire \shifter|auto_generated|sbit_w[46]~25_combout ;
wire \shifter|auto_generated|sbit_w[58]~27_combout ;
wire \Selector25~3_combout ;
wire \Selector25~4_combout ;
wire \Add1~9_sumout ;
wire \Selector25~2_combout ;
wire \shifter|auto_generated|sbit_w[18]~8_combout ;
wire \shifter|auto_generated|sbit_w[36]~9_combout ;
wire \Selector23~0_combout ;
wire \shifter|auto_generated|sbit_w[44]~6_combout ;
wire \shifter|auto_generated|sbit_w[60]~35_combout ;
wire \IO_DATA[4]~input_o ;
wire \Selector23~1_combout ;
wire \Selector23~2_combout ;
wire \Selector23~3_combout ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \Selector23~4_combout ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \shifter|auto_generated|sbit_w[55]~41_combout ;
wire \shifter|auto_generated|sbit_w[29]~16_combout ;
wire \shifter|auto_generated|sbit_w[55]~40_combout ;
wire \shifter|auto_generated|sbit_w[55]~39_combout ;
wire \Selector20~0_combout ;
wire \Selector20~2_combout ;
wire \Selector20~1_combout ;
wire \IO_DATA[7]~input_o ;
wire \Selector20~3_combout ;
wire \Selector20~4_combout ;
wire \Selector20~5_combout ;
wire \Selector20~6_combout ;
wire \shifter|auto_generated|sbit_w[22]~2_combout ;
wire \shifter|auto_generated|sbit_w[40]~3_combout ;
wire \Selector15~0_combout ;
wire \Selector15~1_combout ;
wire \Add1~49_sumout ;
wire \Selector15~5_combout ;
wire \shifter|auto_generated|sbit_w[27]~13_combout ;
wire \shifter|auto_generated|sbit_w[41]~15_combout ;
wire \shifter|auto_generated|sbit_w[57]~21_combout ;
wire \IO_DATA[1]~input_o ;
wire \Selector26~4_combout ;
wire \Selector26~5_combout ;
wire \Selector26~6_combout ;
wire \shifter|auto_generated|sbit_w[49]~23_combout ;
wire \Selector26~3_combout ;
wire \Add1~5_sumout ;
wire \Selector26~7_combout ;
wire \shifter|auto_generated|sbit_w[48]~11_combout ;
wire \Selector19~5_combout ;
wire \shifter|auto_generated|sbit_w[56]~10_combout ;
wire \Selector19~3_combout ;
wire \Selector19~4_combout ;
wire \Add1~33_sumout ;
wire \Selector19~2_combout ;
wire \shifter|auto_generated|sbit_w[24]~0_combout ;
wire \shifter|auto_generated|sbit_w[42]~24_combout ;
wire \shifter|auto_generated|sbit_w[62]~38_combout ;
wire \Selector21~0_combout ;
wire \IO_DATA[6]~input_o ;
wire \Selector21~1_combout ;
wire \Selector21~2_combout ;
wire \Selector21~3_combout ;
wire \Add1~25_sumout ;
wire \Selector21~4_combout ;
wire \shifter|auto_generated|sbit_w[21]~18_combout ;
wire \shifter|auto_generated|sbit_w[37]~20_combout ;
wire \shifter|auto_generated|sbit_w[53]~37_combout ;
wire \Selector14~0_combout ;
wire \IO_DATA[13]~input_o ;
wire \Selector14~2_combout ;
wire \Selector14~3_combout ;
wire \Selector14~4_combout ;
wire \Add1~53_sumout ;
wire \Selector14~1_combout ;
wire \Selector14~5_combout ;
wire \shifter|auto_generated|sbit_w[43]~29_combout ;
wire \shifter|auto_generated|sbit_w[43]~30_combout ;
wire \shifter|auto_generated|sbit_w[43]~31_combout ;
wire \Selector16~0_combout ;
wire \IO_DATA[11]~input_o ;
wire \Selector16~2_combout ;
wire \Selector16~3_combout ;
wire \Selector16~4_combout ;
wire \Selector16~1_combout ;
wire \Add1~45_sumout ;
wire \Selector16~5_combout ;
wire \PC_stack[9][10]~feeder_combout ;
wire \PC_stack[9][10]~q ;
wire \PC_stack[8][10]~feeder_combout ;
wire \PC_stack[8][10]~q ;
wire \PC_stack[7][10]~feeder_combout ;
wire \PC_stack[7][10]~q ;
wire \PC_stack[6][10]~feeder_combout ;
wire \PC_stack[6][10]~q ;
wire \PC_stack[5][10]~feeder_combout ;
wire \PC_stack[5][10]~q ;
wire \PC_stack[4][10]~feeder_combout ;
wire \PC_stack[4][10]~q ;
wire \PC_stack[3][10]~feeder_combout ;
wire \PC_stack[3][10]~q ;
wire \PC_stack[2][10]~feeder_combout ;
wire \PC_stack[2][10]~q ;
wire \PC_stack[1][10]~feeder_combout ;
wire \PC_stack[1][10]~q ;
wire \PC_stack[0][10]~feeder_combout ;
wire \PC_stack[0][10]~q ;
wire \Selector1~0_combout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Selector1~1_combout ;
wire \next_mem_addr[10]~10_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \next_mem_addr[9]~9_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \next_mem_addr[8]~8_combout ;
wire \next_mem_addr[7]~7_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \next_mem_addr[6]~6_combout ;
wire \shifter|auto_generated|sbit_w[45]~17_combout ;
wire \Selector22~1_combout ;
wire \Selector22~0_combout ;
wire \Add1~21_sumout ;
wire \Selector22~5_combout ;
wire \Selector6~0_combout ;
wire \Add0~21_sumout ;
wire \Selector6~1_combout ;
wire \next_mem_addr[5]~5_combout ;
wire \Selector18~0_combout ;
wire \Selector18~2_combout ;
wire \IO_DATA[9]~input_o ;
wire \Selector18~1_combout ;
wire \Selector18~3_combout ;
wire \Add1~37_sumout ;
wire \Selector18~4_combout ;
wire \Equal0~2_combout ;
wire \Equal0~1_combout ;
wire \Equal0~0_combout ;
wire \PC[1]~1_combout ;
wire \PC[1]~0_combout ;
wire \PC[0]~2_combout ;
wire \next_mem_addr[4]~4_combout ;
wire \Selector11~0_combout ;
wire \Selector11~1_combout ;
wire \Add0~2 ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \PC_stack[9][2]~q ;
wire \PC_stack[8][2]~feeder_combout ;
wire \PC_stack[8][2]~q ;
wire \PC_stack[7][2]~feeder_combout ;
wire \PC_stack[7][2]~q ;
wire \PC_stack[6][2]~feeder_combout ;
wire \PC_stack[6][2]~q ;
wire \PC_stack[5][2]~feeder_combout ;
wire \PC_stack[5][2]~q ;
wire \PC_stack[4][2]~feeder_combout ;
wire \PC_stack[4][2]~q ;
wire \PC_stack[3][2]~feeder_combout ;
wire \PC_stack[3][2]~q ;
wire \PC_stack[2][2]~feeder_combout ;
wire \PC_stack[2][2]~q ;
wire \PC_stack[1][2]~feeder_combout ;
wire \PC_stack[1][2]~q ;
wire \PC_stack[0][2]~feeder_combout ;
wire \PC_stack[0][2]~q ;
wire \Selector9~0_combout ;
wire \Selector9~1_combout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Selector8~1_combout ;
wire \next_mem_addr[3]~3_combout ;
wire \state~34_combout ;
wire \state~35_combout ;
wire \state.ex_iload~q ;
wire \WideNor0~combout ;
wire \next_mem_addr[2]~2_combout ;
wire \state~36_combout ;
wire \state~54_combout ;
wire \state.ex_call~q ;
wire \PC_stack[9][0]~1_combout ;
wire \PC_stack[9][1]~q ;
wire \PC_stack[8][1]~feeder_combout ;
wire \PC_stack[8][1]~q ;
wire \PC_stack[7][1]~feeder_combout ;
wire \PC_stack[7][1]~q ;
wire \PC_stack[6][1]~feeder_combout ;
wire \PC_stack[6][1]~q ;
wire \PC_stack[5][1]~feeder_combout ;
wire \PC_stack[5][1]~q ;
wire \PC_stack[4][1]~feeder_combout ;
wire \PC_stack[4][1]~q ;
wire \PC_stack[3][1]~feeder_combout ;
wire \PC_stack[3][1]~q ;
wire \PC_stack[2][1]~feeder_combout ;
wire \PC_stack[2][1]~q ;
wire \PC_stack[1][1]~feeder_combout ;
wire \PC_stack[1][1]~q ;
wire \PC_stack[0][1]~feeder_combout ;
wire \PC_stack[0][1]~q ;
wire \Add0~5_sumout ;
wire \Selector10~0_combout ;
wire \Selector10~1_combout ;
wire \next_mem_addr[1]~1_combout ;
wire \Selector12~0_combout ;
wire \Selector12~1_combout ;
wire \Selector12~2_combout ;
wire \Selector12~3_combout ;
wire \IO_DATA[15]~input_o ;
wire \Selector12~4_combout ;
wire \Selector12~5_combout ;
wire \Selector12~6_combout ;
wire \Add1~83_combout ;
wire \Add1~58 ;
wire \Add1~61_sumout ;
wire \Selector12~7_combout ;
wire \state~40_combout ;
wire \state~41_combout ;
wire \state.ex_istore~q ;
wire \state~33_combout ;
wire \state.ex_out~q ;
wire \WideOr7~0_combout ;
wire \WideOr7~combout ;
wire \state.fetch~DUPLICATE_q ;
wire \next_mem_addr[0]~0_combout ;
wire \state~49_combout ;
wire \state.ex_and~q ;
wire \IO_DATA[10]~input_o ;
wire \Selector17~2_combout ;
wire \Selector17~3_combout ;
wire \Selector17~4_combout ;
wire \Selector17~0_combout ;
wire \Selector17~1_combout ;
wire \Add1~41_sumout ;
wire \Selector17~5_combout ;
wire \state~39_combout ;
wire \state.ex_store~q ;
wire \state.ex_store2~q ;
wire \Selector0~0_combout ;
wire \MW~q ;
wire \Selector26~1_combout ;
wire \Selector27~7_combout ;
wire \Add1~1_sumout ;
wire \Selector27~0_combout ;
wire \IO_DATA[0]~input_o ;
wire \Selector27~1_combout ;
wire \Selector27~3_combout ;
wire \Selector27~2_combout ;
wire \Selector28~0_combout ;
wire \IO_WRITE_int~q ;
wire \state.ex_out2~q ;
wire \Selector29~0_combout ;
wire \Selector29~1_combout ;
wire \IO_CYCLE~reg0_q ;
wire [10:0] PC;
wire [15:0] \altsyncram_component|auto_generated|q_a ;
wire [15:0] IR;
wire [15:0] AC;

wire [4:0] \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [4:0] \altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;

assign \altsyncram_component|auto_generated|q_a [0] = \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_a [1] = \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \altsyncram_component|auto_generated|q_a [2] = \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \altsyncram_component|auto_generated|q_a [3] = \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \altsyncram_component|auto_generated|q_a [4] = \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \altsyncram_component|auto_generated|q_a [5] = \altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_a [6] = \altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \altsyncram_component|auto_generated|q_a [7] = \altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \altsyncram_component|auto_generated|q_a [8] = \altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \altsyncram_component|auto_generated|q_a [9] = \altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \altsyncram_component|auto_generated|q_a [10] = \altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_a [11] = \altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];
assign \altsyncram_component|auto_generated|q_a [12] = \altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [2];
assign \altsyncram_component|auto_generated|q_a [13] = \altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [3];
assign \altsyncram_component|auto_generated|q_a [14] = \altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [4];

assign \altsyncram_component|auto_generated|q_a [15] = \altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \IO_WRITE~output (
	.i(\IO_WRITE_int~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_WRITE),
	.obar());
// synopsys translate_off
defparam \IO_WRITE~output .bus_hold = "false";
defparam \IO_WRITE~output .open_drain_output = "false";
defparam \IO_WRITE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \IO_CYCLE~output (
	.i(\IO_CYCLE~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_CYCLE),
	.obar());
// synopsys translate_off
defparam \IO_CYCLE~output .bus_hold = "false";
defparam \IO_CYCLE~output .open_drain_output = "false";
defparam \IO_CYCLE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \IO_ADDR[0]~output (
	.i(IR[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[0]~output .bus_hold = "false";
defparam \IO_ADDR[0]~output .open_drain_output = "false";
defparam \IO_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \IO_ADDR[1]~output (
	.i(IR[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[1]~output .bus_hold = "false";
defparam \IO_ADDR[1]~output .open_drain_output = "false";
defparam \IO_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \IO_ADDR[2]~output (
	.i(IR[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[2]~output .bus_hold = "false";
defparam \IO_ADDR[2]~output .open_drain_output = "false";
defparam \IO_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \IO_ADDR[3]~output (
	.i(IR[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[3]~output .bus_hold = "false";
defparam \IO_ADDR[3]~output .open_drain_output = "false";
defparam \IO_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \IO_ADDR[4]~output (
	.i(IR[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[4]~output .bus_hold = "false";
defparam \IO_ADDR[4]~output .open_drain_output = "false";
defparam \IO_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \IO_ADDR[5]~output (
	.i(IR[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[5]~output .bus_hold = "false";
defparam \IO_ADDR[5]~output .open_drain_output = "false";
defparam \IO_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \IO_ADDR[6]~output (
	.i(IR[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[6]~output .bus_hold = "false";
defparam \IO_ADDR[6]~output .open_drain_output = "false";
defparam \IO_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \IO_ADDR[7]~output (
	.i(IR[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[7]~output .bus_hold = "false";
defparam \IO_ADDR[7]~output .open_drain_output = "false";
defparam \IO_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \IO_ADDR[8]~output (
	.i(IR[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[8]~output .bus_hold = "false";
defparam \IO_ADDR[8]~output .open_drain_output = "false";
defparam \IO_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \IO_ADDR[9]~output (
	.i(IR[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[9]~output .bus_hold = "false";
defparam \IO_ADDR[9]~output .open_drain_output = "false";
defparam \IO_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \IO_ADDR[10]~output (
	.i(IR[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[10]~output .bus_hold = "false";
defparam \IO_ADDR[10]~output .open_drain_output = "false";
defparam \IO_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \dbg_FETCH~output (
	.i(\state.fetch~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_FETCH),
	.obar());
// synopsys translate_off
defparam \dbg_FETCH~output .bus_hold = "false";
defparam \dbg_FETCH~output .open_drain_output = "false";
defparam \dbg_FETCH~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \dbg_AC[0]~output (
	.i(AC[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[0]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[0]~output .bus_hold = "false";
defparam \dbg_AC[0]~output .open_drain_output = "false";
defparam \dbg_AC[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \dbg_AC[1]~output (
	.i(AC[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[1]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[1]~output .bus_hold = "false";
defparam \dbg_AC[1]~output .open_drain_output = "false";
defparam \dbg_AC[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \dbg_AC[2]~output (
	.i(AC[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[2]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[2]~output .bus_hold = "false";
defparam \dbg_AC[2]~output .open_drain_output = "false";
defparam \dbg_AC[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \dbg_AC[3]~output (
	.i(AC[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[3]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[3]~output .bus_hold = "false";
defparam \dbg_AC[3]~output .open_drain_output = "false";
defparam \dbg_AC[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \dbg_AC[4]~output (
	.i(AC[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[4]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[4]~output .bus_hold = "false";
defparam \dbg_AC[4]~output .open_drain_output = "false";
defparam \dbg_AC[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \dbg_AC[5]~output (
	.i(AC[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[5]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[5]~output .bus_hold = "false";
defparam \dbg_AC[5]~output .open_drain_output = "false";
defparam \dbg_AC[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \dbg_AC[6]~output (
	.i(AC[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[6]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[6]~output .bus_hold = "false";
defparam \dbg_AC[6]~output .open_drain_output = "false";
defparam \dbg_AC[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \dbg_AC[7]~output (
	.i(AC[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[7]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[7]~output .bus_hold = "false";
defparam \dbg_AC[7]~output .open_drain_output = "false";
defparam \dbg_AC[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \dbg_AC[8]~output (
	.i(AC[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[8]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[8]~output .bus_hold = "false";
defparam \dbg_AC[8]~output .open_drain_output = "false";
defparam \dbg_AC[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \dbg_AC[9]~output (
	.i(AC[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[9]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[9]~output .bus_hold = "false";
defparam \dbg_AC[9]~output .open_drain_output = "false";
defparam \dbg_AC[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \dbg_AC[10]~output (
	.i(AC[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[10]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[10]~output .bus_hold = "false";
defparam \dbg_AC[10]~output .open_drain_output = "false";
defparam \dbg_AC[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \dbg_AC[11]~output (
	.i(AC[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[11]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[11]~output .bus_hold = "false";
defparam \dbg_AC[11]~output .open_drain_output = "false";
defparam \dbg_AC[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \dbg_AC[12]~output (
	.i(AC[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[12]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[12]~output .bus_hold = "false";
defparam \dbg_AC[12]~output .open_drain_output = "false";
defparam \dbg_AC[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \dbg_AC[13]~output (
	.i(AC[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[13]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[13]~output .bus_hold = "false";
defparam \dbg_AC[13]~output .open_drain_output = "false";
defparam \dbg_AC[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \dbg_AC[14]~output (
	.i(AC[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[14]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[14]~output .bus_hold = "false";
defparam \dbg_AC[14]~output .open_drain_output = "false";
defparam \dbg_AC[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \dbg_AC[15]~output (
	.i(AC[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_AC[15]),
	.obar());
// synopsys translate_off
defparam \dbg_AC[15]~output .bus_hold = "false";
defparam \dbg_AC[15]~output .open_drain_output = "false";
defparam \dbg_AC[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \dbg_PC[0]~output (
	.i(PC[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[0]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[0]~output .bus_hold = "false";
defparam \dbg_PC[0]~output .open_drain_output = "false";
defparam \dbg_PC[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \dbg_PC[1]~output (
	.i(PC[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[1]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[1]~output .bus_hold = "false";
defparam \dbg_PC[1]~output .open_drain_output = "false";
defparam \dbg_PC[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \dbg_PC[2]~output (
	.i(PC[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[2]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[2]~output .bus_hold = "false";
defparam \dbg_PC[2]~output .open_drain_output = "false";
defparam \dbg_PC[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \dbg_PC[3]~output (
	.i(PC[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[3]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[3]~output .bus_hold = "false";
defparam \dbg_PC[3]~output .open_drain_output = "false";
defparam \dbg_PC[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \dbg_PC[4]~output (
	.i(PC[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[4]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[4]~output .bus_hold = "false";
defparam \dbg_PC[4]~output .open_drain_output = "false";
defparam \dbg_PC[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \dbg_PC[5]~output (
	.i(PC[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[5]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[5]~output .bus_hold = "false";
defparam \dbg_PC[5]~output .open_drain_output = "false";
defparam \dbg_PC[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \dbg_PC[6]~output (
	.i(PC[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[6]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[6]~output .bus_hold = "false";
defparam \dbg_PC[6]~output .open_drain_output = "false";
defparam \dbg_PC[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \dbg_PC[7]~output (
	.i(PC[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[7]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[7]~output .bus_hold = "false";
defparam \dbg_PC[7]~output .open_drain_output = "false";
defparam \dbg_PC[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \dbg_PC[8]~output (
	.i(PC[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[8]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[8]~output .bus_hold = "false";
defparam \dbg_PC[8]~output .open_drain_output = "false";
defparam \dbg_PC[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \dbg_PC[9]~output (
	.i(PC[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[9]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[9]~output .bus_hold = "false";
defparam \dbg_PC[9]~output .open_drain_output = "false";
defparam \dbg_PC[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \dbg_PC[10]~output (
	.i(PC[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_PC[10]),
	.obar());
// synopsys translate_off
defparam \dbg_PC[10]~output .bus_hold = "false";
defparam \dbg_PC[10]~output .open_drain_output = "false";
defparam \dbg_PC[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \dbg_MA[0]~output (
	.i(\next_mem_addr[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[0]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[0]~output .bus_hold = "false";
defparam \dbg_MA[0]~output .open_drain_output = "false";
defparam \dbg_MA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \dbg_MA[1]~output (
	.i(\next_mem_addr[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[1]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[1]~output .bus_hold = "false";
defparam \dbg_MA[1]~output .open_drain_output = "false";
defparam \dbg_MA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \dbg_MA[2]~output (
	.i(\next_mem_addr[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[2]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[2]~output .bus_hold = "false";
defparam \dbg_MA[2]~output .open_drain_output = "false";
defparam \dbg_MA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \dbg_MA[3]~output (
	.i(\next_mem_addr[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[3]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[3]~output .bus_hold = "false";
defparam \dbg_MA[3]~output .open_drain_output = "false";
defparam \dbg_MA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \dbg_MA[4]~output (
	.i(\next_mem_addr[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[4]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[4]~output .bus_hold = "false";
defparam \dbg_MA[4]~output .open_drain_output = "false";
defparam \dbg_MA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \dbg_MA[5]~output (
	.i(\next_mem_addr[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[5]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[5]~output .bus_hold = "false";
defparam \dbg_MA[5]~output .open_drain_output = "false";
defparam \dbg_MA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \dbg_MA[6]~output (
	.i(\next_mem_addr[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[6]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[6]~output .bus_hold = "false";
defparam \dbg_MA[6]~output .open_drain_output = "false";
defparam \dbg_MA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \dbg_MA[7]~output (
	.i(\next_mem_addr[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[7]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[7]~output .bus_hold = "false";
defparam \dbg_MA[7]~output .open_drain_output = "false";
defparam \dbg_MA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \dbg_MA[8]~output (
	.i(\next_mem_addr[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[8]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[8]~output .bus_hold = "false";
defparam \dbg_MA[8]~output .open_drain_output = "false";
defparam \dbg_MA[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \dbg_MA[9]~output (
	.i(\next_mem_addr[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[9]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[9]~output .bus_hold = "false";
defparam \dbg_MA[9]~output .open_drain_output = "false";
defparam \dbg_MA[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \dbg_MA[10]~output (
	.i(\next_mem_addr[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MA[10]),
	.obar());
// synopsys translate_off
defparam \dbg_MA[10]~output .bus_hold = "false";
defparam \dbg_MA[10]~output .open_drain_output = "false";
defparam \dbg_MA[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \dbg_MD[0]~output (
	.i(\altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[0]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[0]~output .bus_hold = "false";
defparam \dbg_MD[0]~output .open_drain_output = "false";
defparam \dbg_MD[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \dbg_MD[1]~output (
	.i(\altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[1]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[1]~output .bus_hold = "false";
defparam \dbg_MD[1]~output .open_drain_output = "false";
defparam \dbg_MD[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \dbg_MD[2]~output (
	.i(\altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[2]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[2]~output .bus_hold = "false";
defparam \dbg_MD[2]~output .open_drain_output = "false";
defparam \dbg_MD[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \dbg_MD[3]~output (
	.i(\altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[3]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[3]~output .bus_hold = "false";
defparam \dbg_MD[3]~output .open_drain_output = "false";
defparam \dbg_MD[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \dbg_MD[4]~output (
	.i(\altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[4]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[4]~output .bus_hold = "false";
defparam \dbg_MD[4]~output .open_drain_output = "false";
defparam \dbg_MD[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \dbg_MD[5]~output (
	.i(\altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[5]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[5]~output .bus_hold = "false";
defparam \dbg_MD[5]~output .open_drain_output = "false";
defparam \dbg_MD[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \dbg_MD[6]~output (
	.i(\altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[6]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[6]~output .bus_hold = "false";
defparam \dbg_MD[6]~output .open_drain_output = "false";
defparam \dbg_MD[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \dbg_MD[7]~output (
	.i(\altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[7]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[7]~output .bus_hold = "false";
defparam \dbg_MD[7]~output .open_drain_output = "false";
defparam \dbg_MD[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \dbg_MD[8]~output (
	.i(\altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[8]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[8]~output .bus_hold = "false";
defparam \dbg_MD[8]~output .open_drain_output = "false";
defparam \dbg_MD[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \dbg_MD[9]~output (
	.i(\altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[9]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[9]~output .bus_hold = "false";
defparam \dbg_MD[9]~output .open_drain_output = "false";
defparam \dbg_MD[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \dbg_MD[10]~output (
	.i(\altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[10]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[10]~output .bus_hold = "false";
defparam \dbg_MD[10]~output .open_drain_output = "false";
defparam \dbg_MD[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \dbg_MD[11]~output (
	.i(\altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[11]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[11]~output .bus_hold = "false";
defparam \dbg_MD[11]~output .open_drain_output = "false";
defparam \dbg_MD[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \dbg_MD[12]~output (
	.i(\altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[12]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[12]~output .bus_hold = "false";
defparam \dbg_MD[12]~output .open_drain_output = "false";
defparam \dbg_MD[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \dbg_MD[13]~output (
	.i(\altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[13]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[13]~output .bus_hold = "false";
defparam \dbg_MD[13]~output .open_drain_output = "false";
defparam \dbg_MD[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \dbg_MD[14]~output (
	.i(\altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[14]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[14]~output .bus_hold = "false";
defparam \dbg_MD[14]~output .open_drain_output = "false";
defparam \dbg_MD[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \dbg_MD[15]~output (
	.i(\altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_MD[15]),
	.obar());
// synopsys translate_off
defparam \dbg_MD[15]~output .bus_hold = "false";
defparam \dbg_MD[15]~output .open_drain_output = "false";
defparam \dbg_MD[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \dbg_IR[0]~output (
	.i(IR[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[0]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[0]~output .bus_hold = "false";
defparam \dbg_IR[0]~output .open_drain_output = "false";
defparam \dbg_IR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \dbg_IR[1]~output (
	.i(IR[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[1]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[1]~output .bus_hold = "false";
defparam \dbg_IR[1]~output .open_drain_output = "false";
defparam \dbg_IR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \dbg_IR[2]~output (
	.i(IR[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[2]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[2]~output .bus_hold = "false";
defparam \dbg_IR[2]~output .open_drain_output = "false";
defparam \dbg_IR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \dbg_IR[3]~output (
	.i(IR[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[3]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[3]~output .bus_hold = "false";
defparam \dbg_IR[3]~output .open_drain_output = "false";
defparam \dbg_IR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \dbg_IR[4]~output (
	.i(IR[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[4]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[4]~output .bus_hold = "false";
defparam \dbg_IR[4]~output .open_drain_output = "false";
defparam \dbg_IR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \dbg_IR[5]~output (
	.i(IR[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[5]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[5]~output .bus_hold = "false";
defparam \dbg_IR[5]~output .open_drain_output = "false";
defparam \dbg_IR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \dbg_IR[6]~output (
	.i(IR[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[6]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[6]~output .bus_hold = "false";
defparam \dbg_IR[6]~output .open_drain_output = "false";
defparam \dbg_IR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \dbg_IR[7]~output (
	.i(IR[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[7]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[7]~output .bus_hold = "false";
defparam \dbg_IR[7]~output .open_drain_output = "false";
defparam \dbg_IR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \dbg_IR[8]~output (
	.i(IR[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[8]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[8]~output .bus_hold = "false";
defparam \dbg_IR[8]~output .open_drain_output = "false";
defparam \dbg_IR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \dbg_IR[9]~output (
	.i(IR[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[9]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[9]~output .bus_hold = "false";
defparam \dbg_IR[9]~output .open_drain_output = "false";
defparam \dbg_IR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \dbg_IR[10]~output (
	.i(IR[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[10]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[10]~output .bus_hold = "false";
defparam \dbg_IR[10]~output .open_drain_output = "false";
defparam \dbg_IR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \dbg_IR[11]~output (
	.i(IR[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[11]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[11]~output .bus_hold = "false";
defparam \dbg_IR[11]~output .open_drain_output = "false";
defparam \dbg_IR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \dbg_IR[12]~output (
	.i(IR[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[12]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[12]~output .bus_hold = "false";
defparam \dbg_IR[12]~output .open_drain_output = "false";
defparam \dbg_IR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \dbg_IR[13]~output (
	.i(IR[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[13]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[13]~output .bus_hold = "false";
defparam \dbg_IR[13]~output .open_drain_output = "false";
defparam \dbg_IR[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \dbg_IR[14]~output (
	.i(IR[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[14]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[14]~output .bus_hold = "false";
defparam \dbg_IR[14]~output .open_drain_output = "false";
defparam \dbg_IR[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \dbg_IR[15]~output (
	.i(IR[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_IR[15]),
	.obar());
// synopsys translate_off
defparam \dbg_IR[15]~output .bus_hold = "false";
defparam \dbg_IR[15]~output .open_drain_output = "false";
defparam \dbg_IR[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \IO_DATA[0]~output (
	.i(AC[0]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[0]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[0]~output .bus_hold = "false";
defparam \IO_DATA[0]~output .open_drain_output = "false";
defparam \IO_DATA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \IO_DATA[1]~output (
	.i(AC[1]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[1]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[1]~output .bus_hold = "false";
defparam \IO_DATA[1]~output .open_drain_output = "false";
defparam \IO_DATA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \IO_DATA[2]~output (
	.i(AC[2]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[2]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[2]~output .bus_hold = "false";
defparam \IO_DATA[2]~output .open_drain_output = "false";
defparam \IO_DATA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \IO_DATA[3]~output (
	.i(AC[3]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[3]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[3]~output .bus_hold = "false";
defparam \IO_DATA[3]~output .open_drain_output = "false";
defparam \IO_DATA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \IO_DATA[4]~output (
	.i(AC[4]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[4]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[4]~output .bus_hold = "false";
defparam \IO_DATA[4]~output .open_drain_output = "false";
defparam \IO_DATA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \IO_DATA[5]~output (
	.i(AC[5]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[5]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[5]~output .bus_hold = "false";
defparam \IO_DATA[5]~output .open_drain_output = "false";
defparam \IO_DATA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \IO_DATA[6]~output (
	.i(AC[6]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[6]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[6]~output .bus_hold = "false";
defparam \IO_DATA[6]~output .open_drain_output = "false";
defparam \IO_DATA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \IO_DATA[7]~output (
	.i(AC[7]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[7]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[7]~output .bus_hold = "false";
defparam \IO_DATA[7]~output .open_drain_output = "false";
defparam \IO_DATA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \IO_DATA[8]~output (
	.i(AC[8]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[8]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[8]~output .bus_hold = "false";
defparam \IO_DATA[8]~output .open_drain_output = "false";
defparam \IO_DATA[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \IO_DATA[9]~output (
	.i(AC[9]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[9]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[9]~output .bus_hold = "false";
defparam \IO_DATA[9]~output .open_drain_output = "false";
defparam \IO_DATA[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \IO_DATA[10]~output (
	.i(AC[10]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[10]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[10]~output .bus_hold = "false";
defparam \IO_DATA[10]~output .open_drain_output = "false";
defparam \IO_DATA[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \IO_DATA[11]~output (
	.i(AC[11]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[11]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[11]~output .bus_hold = "false";
defparam \IO_DATA[11]~output .open_drain_output = "false";
defparam \IO_DATA[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \IO_DATA[12]~output (
	.i(AC[12]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[12]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[12]~output .bus_hold = "false";
defparam \IO_DATA[12]~output .open_drain_output = "false";
defparam \IO_DATA[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \IO_DATA[13]~output (
	.i(AC[13]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[13]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[13]~output .bus_hold = "false";
defparam \IO_DATA[13]~output .open_drain_output = "false";
defparam \IO_DATA[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \IO_DATA[14]~output (
	.i(AC[14]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[14]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[14]~output .bus_hold = "false";
defparam \IO_DATA[14]~output .open_drain_output = "false";
defparam \IO_DATA[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \IO_DATA[15]~output (
	.i(AC[15]),
	.oe(\IO_WRITE_int~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IO_DATA[15]),
	.obar());
// synopsys translate_off
defparam \IO_DATA[15]~output .bus_hold = "false";
defparam \IO_DATA[15]~output .open_drain_output = "false";
defparam \IO_DATA[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y5_N35
dffeas \state.decode (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state.fetch~DUPLICATE_q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.decode .is_wysiwyg = "true";
defparam \state.decode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N48
cyclonev_lcell_comb \state~32 (
// Equation(s):
// \state~32_combout  = ( \state.decode~q  & ( (\altsyncram_component|auto_generated|q_a [11] & (\altsyncram_component|auto_generated|q_a [15] & !\altsyncram_component|auto_generated|q_a [14])) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [11]),
	.datab(!\altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(!\altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(!\state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~32 .extended_lut = "off";
defparam \state~32 .lut_mask = 64'h0000000011001100;
defparam \state~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N36
cyclonev_lcell_comb \state~50 (
// Equation(s):
// \state~50_combout  = ( \state~32_combout  & ( (!\altsyncram_component|auto_generated|q_a [12] & !\altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [12]),
	.datab(!\altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~50 .extended_lut = "off";
defparam \state~50 .lut_mask = 64'h0000000088888888;
defparam \state~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N38
dffeas \state.ex_return (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~50_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_return~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_return .is_wysiwyg = "true";
defparam \state.ex_return .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N7
dffeas \PC_stack[9][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][3] .is_wysiwyg = "true";
defparam \PC_stack[9][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N3
cyclonev_lcell_comb \PC_stack[8][3]~feeder (
// Equation(s):
// \PC_stack[8][3]~feeder_combout  = \PC_stack[9][3]~q 

	.dataa(!\PC_stack[9][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][3]~feeder .extended_lut = "off";
defparam \PC_stack[8][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N18
cyclonev_lcell_comb \PC_stack[0][0]~0 (
// Equation(s):
// \PC_stack[0][0]~0_combout  = ( \state.ex_return~q  & ( \resetn~input_o  ) ) # ( !\state.ex_return~q  & ( (\state.ex_call~q  & \resetn~input_o ) ) )

	.dataa(!\state.ex_call~q ),
	.datab(!\resetn~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.ex_return~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][0]~0 .extended_lut = "off";
defparam \PC_stack[0][0]~0 .lut_mask = 64'h1111111133333333;
defparam \PC_stack[0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N5
dffeas \PC_stack[8][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][3]~feeder_combout ),
	.asdata(\PC_stack[7][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][3] .is_wysiwyg = "true";
defparam \PC_stack[8][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \PC_stack[7][3]~feeder (
// Equation(s):
// \PC_stack[7][3]~feeder_combout  = \PC_stack[8][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[8][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][3]~feeder .extended_lut = "off";
defparam \PC_stack[7][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[7][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N2
dffeas \PC_stack[7][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][3]~feeder_combout ),
	.asdata(\PC_stack[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][3] .is_wysiwyg = "true";
defparam \PC_stack[7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N39
cyclonev_lcell_comb \PC_stack[6][3]~feeder (
// Equation(s):
// \PC_stack[6][3]~feeder_combout  = \PC_stack[7][3]~q 

	.dataa(!\PC_stack[7][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][3]~feeder .extended_lut = "off";
defparam \PC_stack[6][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N41
dffeas \PC_stack[6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][3]~feeder_combout ),
	.asdata(\PC_stack[5][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][3] .is_wysiwyg = "true";
defparam \PC_stack[6][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \PC_stack[5][3]~feeder (
// Equation(s):
// \PC_stack[5][3]~feeder_combout  = \PC_stack[6][3]~q 

	.dataa(gnd),
	.datab(!\PC_stack[6][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][3]~feeder .extended_lut = "off";
defparam \PC_stack[5][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N38
dffeas \PC_stack[5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][3]~feeder_combout ),
	.asdata(\PC_stack[4][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][3] .is_wysiwyg = "true";
defparam \PC_stack[5][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N45
cyclonev_lcell_comb \PC_stack[4][3]~feeder (
// Equation(s):
// \PC_stack[4][3]~feeder_combout  = \PC_stack[5][3]~q 

	.dataa(!\PC_stack[5][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][3]~feeder .extended_lut = "off";
defparam \PC_stack[4][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N47
dffeas \PC_stack[4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][3]~feeder_combout ),
	.asdata(\PC_stack[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][3] .is_wysiwyg = "true";
defparam \PC_stack[4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \PC_stack[3][3]~feeder (
// Equation(s):
// \PC_stack[3][3]~feeder_combout  = \PC_stack[4][3]~q 

	.dataa(gnd),
	.datab(!\PC_stack[4][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][3]~feeder .extended_lut = "off";
defparam \PC_stack[3][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N44
dffeas \PC_stack[3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][3]~feeder_combout ),
	.asdata(\PC_stack[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][3] .is_wysiwyg = "true";
defparam \PC_stack[3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \PC_stack[2][3]~feeder (
// Equation(s):
// \PC_stack[2][3]~feeder_combout  = \PC_stack[3][3]~q 

	.dataa(gnd),
	.datab(!\PC_stack[3][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][3]~feeder .extended_lut = "off";
defparam \PC_stack[2][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N8
dffeas \PC_stack[2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][3]~feeder_combout ),
	.asdata(\PC_stack[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][3] .is_wysiwyg = "true";
defparam \PC_stack[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N9
cyclonev_lcell_comb \PC_stack[1][3]~feeder (
// Equation(s):
// \PC_stack[1][3]~feeder_combout  = \PC_stack[2][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[2][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][3]~feeder .extended_lut = "off";
defparam \PC_stack[1][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N11
dffeas \PC_stack[1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][3]~feeder_combout ),
	.asdata(\PC_stack[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][3] .is_wysiwyg = "true";
defparam \PC_stack[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N51
cyclonev_lcell_comb \PC_stack[0][3]~feeder (
// Equation(s):
// \PC_stack[0][3]~feeder_combout  = \PC_stack[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][3]~feeder .extended_lut = "off";
defparam \PC_stack[0][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N53
dffeas \PC_stack[0][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][3]~feeder_combout ),
	.asdata(PC[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][3] .is_wysiwyg = "true";
defparam \PC_stack[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N8
dffeas \state.ex_istore2 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state.ex_istore~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_istore2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_istore2 .is_wysiwyg = "true";
defparam \state.ex_istore2 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N31
dffeas \state.ex_iload~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_iload~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_iload~DUPLICATE .is_wysiwyg = "true";
defparam \state.ex_iload~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N24
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \altsyncram_component|auto_generated|q_a [3] & ( (((\state.decode~q ) # (IR[3])) # (\state.ex_iload~DUPLICATE_q )) # (\state.ex_istore2~q ) ) ) # ( !\altsyncram_component|auto_generated|q_a [3] & ( (!\state.ex_istore2~q  & 
// (!\state.ex_iload~DUPLICATE_q  & (IR[3] & !\state.decode~q ))) ) )

	.dataa(!\state.ex_istore2~q ),
	.datab(!\state.ex_iload~DUPLICATE_q ),
	.datac(!IR[3]),
	.datad(!\state.decode~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h080008007FFF7FFF;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N53
dffeas \PC_stack[9][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][0] .is_wysiwyg = "true";
defparam \PC_stack[9][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \PC_stack[8][0]~feeder (
// Equation(s):
// \PC_stack[8][0]~feeder_combout  = ( \PC_stack[9][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_stack[9][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][0]~feeder .extended_lut = "off";
defparam \PC_stack[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_stack[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N56
dffeas \PC_stack[8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][0]~feeder_combout ),
	.asdata(\PC_stack[7][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][0] .is_wysiwyg = "true";
defparam \PC_stack[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N45
cyclonev_lcell_comb \PC_stack[7][0]~feeder (
// Equation(s):
// \PC_stack[7][0]~feeder_combout  = \PC_stack[8][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[8][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][0]~feeder .extended_lut = "off";
defparam \PC_stack[7][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N47
dffeas \PC_stack[7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][0]~feeder_combout ),
	.asdata(\PC_stack[6][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][0] .is_wysiwyg = "true";
defparam \PC_stack[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \PC_stack[6][0]~feeder (
// Equation(s):
// \PC_stack[6][0]~feeder_combout  = \PC_stack[7][0]~q 

	.dataa(gnd),
	.datab(!\PC_stack[7][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][0]~feeder .extended_lut = "off";
defparam \PC_stack[6][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N44
dffeas \PC_stack[6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][0]~feeder_combout ),
	.asdata(\PC_stack[5][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][0] .is_wysiwyg = "true";
defparam \PC_stack[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N27
cyclonev_lcell_comb \PC_stack[5][0]~feeder (
// Equation(s):
// \PC_stack[5][0]~feeder_combout  = \PC_stack[6][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[6][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][0]~feeder .extended_lut = "off";
defparam \PC_stack[5][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N29
dffeas \PC_stack[5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][0]~feeder_combout ),
	.asdata(\PC_stack[4][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][0] .is_wysiwyg = "true";
defparam \PC_stack[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N24
cyclonev_lcell_comb \PC_stack[4][0]~feeder (
// Equation(s):
// \PC_stack[4][0]~feeder_combout  = \PC_stack[5][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[5][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][0]~feeder .extended_lut = "off";
defparam \PC_stack[4][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N26
dffeas \PC_stack[4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][0]~feeder_combout ),
	.asdata(\PC_stack[3][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][0] .is_wysiwyg = "true";
defparam \PC_stack[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N21
cyclonev_lcell_comb \PC_stack[3][0]~feeder (
// Equation(s):
// \PC_stack[3][0]~feeder_combout  = \PC_stack[4][0]~q 

	.dataa(!\PC_stack[4][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][0]~feeder .extended_lut = "off";
defparam \PC_stack[3][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N23
dffeas \PC_stack[3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][0]~feeder_combout ),
	.asdata(\PC_stack[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][0] .is_wysiwyg = "true";
defparam \PC_stack[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N3
cyclonev_lcell_comb \PC_stack[2][0]~feeder (
// Equation(s):
// \PC_stack[2][0]~feeder_combout  = \PC_stack[3][0]~q 

	.dataa(!\PC_stack[3][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][0]~feeder .extended_lut = "off";
defparam \PC_stack[2][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N5
dffeas \PC_stack[2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][0]~feeder_combout ),
	.asdata(\PC_stack[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][0] .is_wysiwyg = "true";
defparam \PC_stack[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N18
cyclonev_lcell_comb \PC_stack[1][0]~feeder (
// Equation(s):
// \PC_stack[1][0]~feeder_combout  = \PC_stack[2][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][0]~feeder .extended_lut = "off";
defparam \PC_stack[1][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N20
dffeas \PC_stack[1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][0]~feeder_combout ),
	.asdata(\PC_stack[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][0] .is_wysiwyg = "true";
defparam \PC_stack[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \PC_stack[0][0]~feeder (
// Equation(s):
// \PC_stack[0][0]~feeder_combout  = \PC_stack[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][0]~feeder .extended_lut = "off";
defparam \PC_stack[0][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N2
dffeas \PC_stack[0][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][0]~feeder_combout ),
	.asdata(PC[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][0] .is_wysiwyg = "true";
defparam \PC_stack[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( PC[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( PC[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N51
cyclonev_lcell_comb \PC_stack[9][4]~feeder (
// Equation(s):
// \PC_stack[9][4]~feeder_combout  = ( \PC_stack[8][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_stack[8][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[9][4]~feeder .extended_lut = "off";
defparam \PC_stack[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_stack[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N53
dffeas \PC_stack[9][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][4] .is_wysiwyg = "true";
defparam \PC_stack[9][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N27
cyclonev_lcell_comb \PC_stack[8][4]~feeder (
// Equation(s):
// \PC_stack[8][4]~feeder_combout  = \PC_stack[9][4]~q 

	.dataa(!\PC_stack[9][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][4]~feeder .extended_lut = "off";
defparam \PC_stack[8][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N29
dffeas \PC_stack[8][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][4]~feeder_combout ),
	.asdata(\PC_stack[7][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][4] .is_wysiwyg = "true";
defparam \PC_stack[8][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N24
cyclonev_lcell_comb \PC_stack[7][4]~feeder (
// Equation(s):
// \PC_stack[7][4]~feeder_combout  = \PC_stack[8][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[8][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][4]~feeder .extended_lut = "off";
defparam \PC_stack[7][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[7][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N26
dffeas \PC_stack[7][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][4]~feeder_combout ),
	.asdata(\PC_stack[6][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][4] .is_wysiwyg = "true";
defparam \PC_stack[7][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N33
cyclonev_lcell_comb \PC_stack[6][4]~feeder (
// Equation(s):
// \PC_stack[6][4]~feeder_combout  = \PC_stack[7][4]~q 

	.dataa(!\PC_stack[7][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][4]~feeder .extended_lut = "off";
defparam \PC_stack[6][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N35
dffeas \PC_stack[6][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][4]~feeder_combout ),
	.asdata(\PC_stack[5][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][4] .is_wysiwyg = "true";
defparam \PC_stack[6][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N39
cyclonev_lcell_comb \PC_stack[5][4]~feeder (
// Equation(s):
// \PC_stack[5][4]~feeder_combout  = \PC_stack[6][4]~q 

	.dataa(!\PC_stack[6][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][4]~feeder .extended_lut = "off";
defparam \PC_stack[5][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N41
dffeas \PC_stack[5][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][4]~feeder_combout ),
	.asdata(\PC_stack[4][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][4] .is_wysiwyg = "true";
defparam \PC_stack[5][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N30
cyclonev_lcell_comb \PC_stack[4][4]~feeder (
// Equation(s):
// \PC_stack[4][4]~feeder_combout  = ( \PC_stack[5][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_stack[5][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][4]~feeder .extended_lut = "off";
defparam \PC_stack[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_stack[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N32
dffeas \PC_stack[4][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][4]~feeder_combout ),
	.asdata(\PC_stack[3][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][4] .is_wysiwyg = "true";
defparam \PC_stack[4][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N36
cyclonev_lcell_comb \PC_stack[3][4]~feeder (
// Equation(s):
// \PC_stack[3][4]~feeder_combout  = ( \PC_stack[4][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_stack[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][4]~feeder .extended_lut = "off";
defparam \PC_stack[3][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_stack[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N38
dffeas \PC_stack[3][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][4]~feeder_combout ),
	.asdata(\PC_stack[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][4] .is_wysiwyg = "true";
defparam \PC_stack[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N15
cyclonev_lcell_comb \PC_stack[2][4]~feeder (
// Equation(s):
// \PC_stack[2][4]~feeder_combout  = \PC_stack[3][4]~q 

	.dataa(!\PC_stack[3][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][4]~feeder .extended_lut = "off";
defparam \PC_stack[2][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N17
dffeas \PC_stack[2][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][4]~feeder_combout ),
	.asdata(\PC_stack[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][4] .is_wysiwyg = "true";
defparam \PC_stack[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N51
cyclonev_lcell_comb \PC_stack[1][4]~feeder (
// Equation(s):
// \PC_stack[1][4]~feeder_combout  = \PC_stack[2][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[2][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][4]~feeder .extended_lut = "off";
defparam \PC_stack[1][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N53
dffeas \PC_stack[1][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][4]~feeder_combout ),
	.asdata(\PC_stack[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][4] .is_wysiwyg = "true";
defparam \PC_stack[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N12
cyclonev_lcell_comb \PC_stack[0][4]~feeder (
// Equation(s):
// \PC_stack[0][4]~feeder_combout  = \PC_stack[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][4]~feeder .extended_lut = "off";
defparam \PC_stack[0][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N14
dffeas \PC_stack[0][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][4]~feeder_combout ),
	.asdata(PC[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][4] .is_wysiwyg = "true";
defparam \PC_stack[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N27
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( IR[4] & ( ((!\state.ex_istore2~q  & (!\state.ex_iload~DUPLICATE_q  & !\state.decode~q ))) # (\altsyncram_component|auto_generated|q_a [4]) ) ) # ( !IR[4] & ( (\altsyncram_component|auto_generated|q_a [4] & (((\state.decode~q ) # 
// (\state.ex_iload~DUPLICATE_q )) # (\state.ex_istore2~q ))) ) )

	.dataa(!\state.ex_istore2~q ),
	.datab(!\state.ex_iload~DUPLICATE_q ),
	.datac(!\altsyncram_component|auto_generated|q_a [4]),
	.datad(!\state.decode~q ),
	.datae(gnd),
	.dataf(!IR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( PC[3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( PC[3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( PC[4] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( PC[4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!PC[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N39
cyclonev_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = ( \Add0~17_sumout  & ( (!\state.ex_return~q  & (((\Selector7~0_combout )) # (\state.fetch~DUPLICATE_q ))) # (\state.ex_return~q  & (((\PC_stack[0][4]~q )))) ) ) # ( !\Add0~17_sumout  & ( (!\state.ex_return~q  & 
// (!\state.fetch~DUPLICATE_q  & ((\Selector7~0_combout )))) # (\state.ex_return~q  & (((\PC_stack[0][4]~q )))) ) )

	.dataa(!\state.ex_return~q ),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!\PC_stack[0][4]~q ),
	.datad(!\Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~1 .extended_lut = "off";
defparam \Selector7~1 .lut_mask = 64'h058D058D27AF27AF;
defparam \Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N39
cyclonev_lcell_comb \state.init~feeder (
// Equation(s):
// \state.init~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.init~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.init~feeder .extended_lut = "off";
defparam \state.init~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \state.init~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N41
dffeas \state.init (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state.init~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.init .is_wysiwyg = "true";
defparam \state.init .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N18
cyclonev_lcell_comb \state~38 (
// Equation(s):
// \state~38_combout  = ( \state~36_combout  & ( !\altsyncram_component|auto_generated|q_a [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\state~36_combout ),
	.dataf(!\altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~38 .extended_lut = "off";
defparam \state~38 .lut_mask = 64'h0000FFFF00000000;
defparam \state~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N45
cyclonev_lcell_comb \state~51 (
// Equation(s):
// \state~51_combout  = ( \state~38_combout  & ( (\altsyncram_component|auto_generated|q_a [13] & \altsyncram_component|auto_generated|q_a [12]) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\state~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~51 .extended_lut = "off";
defparam \state~51 .lut_mask = 64'h0000000000550055;
defparam \state~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N46
dffeas \state.ex_jneg (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_jneg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_jneg .is_wysiwyg = "true";
defparam \state.ex_jneg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N51
cyclonev_lcell_comb \state~52 (
// Equation(s):
// \state~52_combout  = ( \state~34_combout  & ( (!\altsyncram_component|auto_generated|q_a [13] & !\altsyncram_component|auto_generated|q_a [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [13]),
	.datad(!\altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\state~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~52 .extended_lut = "off";
defparam \state~52 .lut_mask = 64'h00000000F000F000;
defparam \state~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N52
dffeas \state.ex_jzero (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~52_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_jzero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_jzero .is_wysiwyg = "true";
defparam \state.ex_jzero .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N35
dffeas \state.fetch (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\WideOr7~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.fetch .is_wysiwyg = "true";
defparam \state.fetch .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N18
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( \state.decode~q  & ( (!\altsyncram_component|auto_generated|q_a [15] & (!\altsyncram_component|auto_generated|q_a [14] & \altsyncram_component|auto_generated|q_a [11])) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|q_a [15]),
	.datac(!\altsyncram_component|auto_generated|q_a [14]),
	.datad(!\altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h0000000000C000C0;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \state~53 (
// Equation(s):
// \state~53_combout  = ( \Selector30~0_combout  & ( (\altsyncram_component|auto_generated|q_a [12] & \altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(!\altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~53 .extended_lut = "off";
defparam \state~53 .lut_mask = 64'h0000000000330033;
defparam \state~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N38
dffeas \state.ex_jpos (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_jpos~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_jpos .is_wysiwyg = "true";
defparam \state.ex_jpos .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N15
cyclonev_lcell_comb \state~55 (
// Equation(s):
// \state~55_combout  = ( \Selector30~0_combout  & ( (!\altsyncram_component|auto_generated|q_a [12] & \altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!\altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~55 .extended_lut = "off";
defparam \state~55 .lut_mask = 64'h0000000000F000F0;
defparam \state~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N17
dffeas \state.ex_jump (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~55_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_jump~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_jump .is_wysiwyg = "true";
defparam \state.ex_jump .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N57
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( !\state.ex_jzero~q  & ( (!\state.ex_jpos~q  & (!\state.ex_jump~q  & !\state.ex_jneg~q )) ) )

	.dataa(!\state.ex_jpos~q ),
	.datab(gnd),
	.datac(!\state.ex_jump~q ),
	.datad(!\state.ex_jneg~q ),
	.datae(gnd),
	.dataf(!\state.ex_jzero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'hA000A00000000000;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N12
cyclonev_lcell_comb \WideOr2~1 (
// Equation(s):
// \WideOr2~1_combout  = ( !\state.ex_call~q  & ( (!\state.fetch~q  & (\state.init~q  & (!\state.ex_return~q  & \WideOr2~0_combout ))) ) )

	.dataa(!\state.fetch~q ),
	.datab(!\state.init~q ),
	.datac(!\state.ex_return~q ),
	.datad(!\WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\state.ex_call~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~1 .extended_lut = "off";
defparam \WideOr2~1 .lut_mask = 64'h0020002000000000;
defparam \WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N15
cyclonev_lcell_comb \PC_stack[9][5]~feeder (
// Equation(s):
// \PC_stack[9][5]~feeder_combout  = ( \PC_stack[8][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_stack[8][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[9][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[9][5]~feeder .extended_lut = "off";
defparam \PC_stack[9][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_stack[9][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N17
dffeas \PC_stack[9][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][5] .is_wysiwyg = "true";
defparam \PC_stack[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N39
cyclonev_lcell_comb \PC_stack[8][5]~feeder (
// Equation(s):
// \PC_stack[8][5]~feeder_combout  = \PC_stack[9][5]~q 

	.dataa(!\PC_stack[9][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][5]~feeder .extended_lut = "off";
defparam \PC_stack[8][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N41
dffeas \PC_stack[8][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][5]~feeder_combout ),
	.asdata(\PC_stack[7][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][5] .is_wysiwyg = "true";
defparam \PC_stack[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N36
cyclonev_lcell_comb \PC_stack[7][5]~feeder (
// Equation(s):
// \PC_stack[7][5]~feeder_combout  = \PC_stack[8][5]~q 

	.dataa(gnd),
	.datab(!\PC_stack[8][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][5]~feeder .extended_lut = "off";
defparam \PC_stack[7][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N38
dffeas \PC_stack[7][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][5]~feeder_combout ),
	.asdata(\PC_stack[6][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][5] .is_wysiwyg = "true";
defparam \PC_stack[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N15
cyclonev_lcell_comb \PC_stack[6][5]~feeder (
// Equation(s):
// \PC_stack[6][5]~feeder_combout  = \PC_stack[7][5]~q 

	.dataa(!\PC_stack[7][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][5]~feeder .extended_lut = "off";
defparam \PC_stack[6][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N17
dffeas \PC_stack[6][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][5]~feeder_combout ),
	.asdata(\PC_stack[5][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][5] .is_wysiwyg = "true";
defparam \PC_stack[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N12
cyclonev_lcell_comb \PC_stack[5][5]~feeder (
// Equation(s):
// \PC_stack[5][5]~feeder_combout  = \PC_stack[6][5]~q 

	.dataa(gnd),
	.datab(!\PC_stack[6][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][5]~feeder .extended_lut = "off";
defparam \PC_stack[5][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N14
dffeas \PC_stack[5][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][5]~feeder_combout ),
	.asdata(\PC_stack[4][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][5] .is_wysiwyg = "true";
defparam \PC_stack[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N27
cyclonev_lcell_comb \PC_stack[4][5]~feeder (
// Equation(s):
// \PC_stack[4][5]~feeder_combout  = \PC_stack[5][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[5][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][5]~feeder .extended_lut = "off";
defparam \PC_stack[4][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N29
dffeas \PC_stack[4][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][5]~feeder_combout ),
	.asdata(\PC_stack[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][5] .is_wysiwyg = "true";
defparam \PC_stack[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N24
cyclonev_lcell_comb \PC_stack[3][5]~feeder (
// Equation(s):
// \PC_stack[3][5]~feeder_combout  = \PC_stack[4][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[4][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][5]~feeder .extended_lut = "off";
defparam \PC_stack[3][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N26
dffeas \PC_stack[3][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][5]~feeder_combout ),
	.asdata(\PC_stack[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][5] .is_wysiwyg = "true";
defparam \PC_stack[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N48
cyclonev_lcell_comb \PC_stack[2][5]~feeder (
// Equation(s):
// \PC_stack[2][5]~feeder_combout  = \PC_stack[3][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[3][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][5]~feeder .extended_lut = "off";
defparam \PC_stack[2][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N50
dffeas \PC_stack[2][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][5]~feeder_combout ),
	.asdata(\PC_stack[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][5] .is_wysiwyg = "true";
defparam \PC_stack[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N51
cyclonev_lcell_comb \PC_stack[1][5]~feeder (
// Equation(s):
// \PC_stack[1][5]~feeder_combout  = \PC_stack[2][5]~q 

	.dataa(!\PC_stack[2][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][5]~feeder .extended_lut = "off";
defparam \PC_stack[1][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N53
dffeas \PC_stack[1][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][5]~feeder_combout ),
	.asdata(\PC_stack[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][5] .is_wysiwyg = "true";
defparam \PC_stack[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N3
cyclonev_lcell_comb \PC_stack[0][5]~feeder (
// Equation(s):
// \PC_stack[0][5]~feeder_combout  = \PC_stack[1][5]~q 

	.dataa(!\PC_stack[1][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][5]~feeder .extended_lut = "off";
defparam \PC_stack[0][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N5
dffeas \PC_stack[0][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][5]~feeder_combout ),
	.asdata(PC[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][5] .is_wysiwyg = "true";
defparam \PC_stack[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N21
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \state.ex_iload~DUPLICATE_q  ) # ( !\state.ex_iload~DUPLICATE_q  & ( (\Selector30~0_combout  & (!\altsyncram_component|auto_generated|q_a [13] & !\altsyncram_component|auto_generated|q_a [12])) ) )

	.dataa(!\Selector30~0_combout ),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [13]),
	.datad(!\altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\state.ex_iload~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h50005000FFFFFFFF;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N23
dffeas \state.ex_load (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector30~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_load .is_wysiwyg = "true";
defparam \state.ex_load .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N12
cyclonev_lcell_comb \state~46 (
// Equation(s):
// \state~46_combout  = ( \state~34_combout  & ( (\altsyncram_component|auto_generated|q_a [12] & !\altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [12]),
	.datab(!\altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~46 .extended_lut = "off";
defparam \state~46 .lut_mask = 64'h0000000044444444;
defparam \state~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N13
dffeas \state.ex_or (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~46_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_or~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_or .is_wysiwyg = "true";
defparam \state.ex_or .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N48
cyclonev_lcell_comb \state~48 (
// Equation(s):
// \state~48_combout  = ( \state~40_combout  & ( (\altsyncram_component|auto_generated|q_a [12] & !\altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!\altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\state~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~48 .extended_lut = "off";
defparam \state~48 .lut_mask = 64'h000000000F000F00;
defparam \state~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N49
dffeas \state.ex_xor (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~48_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_xor~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_xor .is_wysiwyg = "true";
defparam \state.ex_xor .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N33
cyclonev_lcell_comb \Selector22~3 (
// Equation(s):
// \Selector22~3_combout  = ( \state.ex_xor~q  & ( (!AC[5] & (((!\altsyncram_component|auto_generated|q_a [5])))) # (AC[5] & (!\state.ex_load~q  & (!\state.ex_or~q  & \altsyncram_component|auto_generated|q_a [5]))) ) ) # ( !\state.ex_xor~q  & ( 
// (!\altsyncram_component|auto_generated|q_a [5]) # ((!\state.ex_load~q  & !\state.ex_or~q )) ) )

	.dataa(!\state.ex_load~q ),
	.datab(!\state.ex_or~q ),
	.datac(!AC[5]),
	.datad(!\altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(!\state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~3 .extended_lut = "off";
defparam \Selector22~3 .lut_mask = 64'hFF88FF88F008F008;
defparam \Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N39
cyclonev_lcell_comb \state~47 (
// Equation(s):
// \state~47_combout  = ( \state~32_combout  & ( (\altsyncram_component|auto_generated|q_a [12] & \altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [12]),
	.datab(!\altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~47 .extended_lut = "off";
defparam \state~47 .lut_mask = 64'h0000000011111111;
defparam \state~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N40
dffeas \state.ex_loadi (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_loadi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_loadi .is_wysiwyg = "true";
defparam \state.ex_loadi .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N15
cyclonev_lcell_comb \state~45 (
// Equation(s):
// \state~45_combout  = ( \state~34_combout  & ( (!\altsyncram_component|auto_generated|q_a [12] & \altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [12]),
	.datab(!\altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~45 .extended_lut = "off";
defparam \state~45 .lut_mask = 64'h0000000022222222;
defparam \state~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N17
dffeas \state.ex_shift (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_shift .is_wysiwyg = "true";
defparam \state.ex_shift .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N39
cyclonev_lcell_comb \WideOr3~1 (
// Equation(s):
// \WideOr3~1_combout  = ( \state.init~q  & ( (!\state.ex_loadi~q  & (!\state.ex_and~q  & (!\state.ex_xor~q  & !\state.ex_shift~q ))) ) )

	.dataa(!\state.ex_loadi~q ),
	.datab(!\state.ex_and~q ),
	.datac(!\state.ex_xor~q ),
	.datad(!\state.ex_shift~q ),
	.datae(gnd),
	.dataf(!\state.init~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr3~1 .extended_lut = "off";
defparam \WideOr3~1 .lut_mask = 64'h0000000080008000;
defparam \WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N39
cyclonev_lcell_comb \state~37 (
// Equation(s):
// \state~37_combout  = ( \altsyncram_component|auto_generated|q_a [15] & ( (\altsyncram_component|auto_generated|q_a [12] & (\state~36_combout  & !\altsyncram_component|auto_generated|q_a [13])) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [12]),
	.datab(gnd),
	.datac(!\state~36_combout ),
	.datad(!\altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~37 .extended_lut = "off";
defparam \state~37 .lut_mask = 64'h0000000005000500;
defparam \state~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N41
dffeas \state.ex_in (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_in .is_wysiwyg = "true";
defparam \state.ex_in .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N35
dffeas \state.ex_in2 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state.ex_in~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_in2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_in2 .is_wysiwyg = "true";
defparam \state.ex_in2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N39
cyclonev_lcell_comb \state~42 (
// Equation(s):
// \state~42_combout  = ( \state~38_combout  & ( (\altsyncram_component|auto_generated|q_a [13] & !\altsyncram_component|auto_generated|q_a [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [13]),
	.datad(!\altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\state~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~42 .extended_lut = "off";
defparam \state~42 .lut_mask = 64'h000000000F000F00;
defparam \state~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N41
dffeas \state.ex_sub (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~42_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_sub .is_wysiwyg = "true";
defparam \state.ex_sub .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N57
cyclonev_lcell_comb \state~44 (
// Equation(s):
// \state~44_combout  = ( \Selector30~0_combout  & ( (\altsyncram_component|auto_generated|q_a [12] & !\altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!\altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~44 .extended_lut = "off";
defparam \state~44 .lut_mask = 64'h000000000F000F00;
defparam \state~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N59
dffeas \state.ex_add (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~44_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_add .is_wysiwyg = "true";
defparam \state.ex_add .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N42
cyclonev_lcell_comb \state~43 (
// Equation(s):
// \state~43_combout  = ( \state~40_combout  & ( (!\altsyncram_component|auto_generated|q_a [12] & \altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!\altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\state~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~43 .extended_lut = "off";
defparam \state~43 .lut_mask = 64'h0000000000F000F0;
defparam \state~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N44
dffeas \state.ex_addi (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_addi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_addi .is_wysiwyg = "true";
defparam \state.ex_addi .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N12
cyclonev_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = ( !\state.ex_addi~q  & ( (!\state.ex_sub~q  & !\state.ex_add~q ) ) )

	.dataa(gnd),
	.datab(!\state.ex_sub~q ),
	.datac(!\state.ex_add~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.ex_addi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr3~0 .extended_lut = "off";
defparam \WideOr3~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N33
cyclonev_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = ( \WideOr3~0_combout  & ( (!\state.ex_or~q  & (((!\WideOr3~1_combout ) # (\state.ex_in2~q )) # (\state.ex_load~q ))) ) ) # ( !\WideOr3~0_combout  & ( !\state.ex_or~q  ) )

	.dataa(!\state.ex_load~q ),
	.datab(!\state.ex_or~q ),
	.datac(!\WideOr3~1_combout ),
	.datad(!\state.ex_in2~q ),
	.datae(gnd),
	.dataf(!\WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~2 .extended_lut = "off";
defparam \Selector26~2 .lut_mask = 64'hCCCCCCCCC4CCC4CC;
defparam \Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \IO_DATA[5]~input (
	.i(IO_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[5]~input_o ));
// synopsys translate_off
defparam \IO_DATA[5]~input .bus_hold = "false";
defparam \IO_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N33
cyclonev_lcell_comb \IR[4]~0 (
// Equation(s):
// \IR[4]~0_combout  = (\resetn~input_o  & \state.decode~q )

	.dataa(!\resetn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state.decode~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[4]~0 .extended_lut = "off";
defparam \IR[4]~0 .lut_mask = 64'h0055005500550055;
defparam \IR[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N29
dffeas \IR[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[5] .is_wysiwyg = "true";
defparam \IR[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N3
cyclonev_lcell_comb \Selector22~2 (
// Equation(s):
// \Selector22~2_combout  = ( IR[5] & ( ((\state.ex_in2~q  & \IO_DATA[5]~input_o )) # (\state.ex_loadi~q ) ) ) # ( !IR[5] & ( (\state.ex_in2~q  & \IO_DATA[5]~input_o ) ) )

	.dataa(!\state.ex_loadi~q ),
	.datab(!\state.ex_in2~q ),
	.datac(gnd),
	.datad(!\IO_DATA[5]~input_o ),
	.datae(gnd),
	.dataf(!IR[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~2 .extended_lut = "off";
defparam \Selector22~2 .lut_mask = 64'h0033003355775577;
defparam \Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \Selector22~4 (
// Equation(s):
// \Selector22~4_combout  = ( !\Selector22~2_combout  & ( AC[5] & ( (\Selector22~3_combout  & (\Selector26~2_combout  & ((!\altsyncram_component|auto_generated|q_a [5]) # (!\state.ex_and~q )))) ) ) ) # ( !\Selector22~2_combout  & ( !AC[5] & ( 
// \Selector22~3_combout  ) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [5]),
	.datab(!\state.ex_and~q ),
	.datac(!\Selector22~3_combout ),
	.datad(!\Selector26~2_combout ),
	.datae(!\Selector22~2_combout ),
	.dataf(!AC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~4 .extended_lut = "off";
defparam \Selector22~4 .lut_mask = 64'h0F0F0000000E0000;
defparam \Selector22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( PC[5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( PC[5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( PC[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( PC[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \PC_stack[9][6]~feeder (
// Equation(s):
// \PC_stack[9][6]~feeder_combout  = ( \PC_stack[8][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_stack[8][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[9][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[9][6]~feeder .extended_lut = "off";
defparam \PC_stack[9][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_stack[9][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N13
dffeas \PC_stack[9][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][6] .is_wysiwyg = "true";
defparam \PC_stack[9][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \PC_stack[8][6]~feeder (
// Equation(s):
// \PC_stack[8][6]~feeder_combout  = \PC_stack[9][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[9][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][6]~feeder .extended_lut = "off";
defparam \PC_stack[8][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N26
dffeas \PC_stack[8][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][6]~feeder_combout ),
	.asdata(\PC_stack[7][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][6] .is_wysiwyg = "true";
defparam \PC_stack[8][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N21
cyclonev_lcell_comb \PC_stack[7][6]~feeder (
// Equation(s):
// \PC_stack[7][6]~feeder_combout  = \PC_stack[8][6]~q 

	.dataa(!\PC_stack[8][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][6]~feeder .extended_lut = "off";
defparam \PC_stack[7][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[7][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N23
dffeas \PC_stack[7][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][6]~feeder_combout ),
	.asdata(\PC_stack[6][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][6] .is_wysiwyg = "true";
defparam \PC_stack[7][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \PC_stack[6][6]~feeder (
// Equation(s):
// \PC_stack[6][6]~feeder_combout  = \PC_stack[7][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[7][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][6]~feeder .extended_lut = "off";
defparam \PC_stack[6][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N32
dffeas \PC_stack[6][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][6]~feeder_combout ),
	.asdata(\PC_stack[5][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][6] .is_wysiwyg = "true";
defparam \PC_stack[6][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \PC_stack[5][6]~feeder (
// Equation(s):
// \PC_stack[5][6]~feeder_combout  = ( \PC_stack[6][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_stack[6][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][6]~feeder .extended_lut = "off";
defparam \PC_stack[5][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_stack[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N20
dffeas \PC_stack[5][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][6]~feeder_combout ),
	.asdata(\PC_stack[4][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][6] .is_wysiwyg = "true";
defparam \PC_stack[5][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N33
cyclonev_lcell_comb \PC_stack[4][6]~feeder (
// Equation(s):
// \PC_stack[4][6]~feeder_combout  = ( \PC_stack[5][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_stack[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][6]~feeder .extended_lut = "off";
defparam \PC_stack[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_stack[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N35
dffeas \PC_stack[4][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][6]~feeder_combout ),
	.asdata(\PC_stack[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][6] .is_wysiwyg = "true";
defparam \PC_stack[4][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N27
cyclonev_lcell_comb \PC_stack[3][6]~feeder (
// Equation(s):
// \PC_stack[3][6]~feeder_combout  = \PC_stack[4][6]~q 

	.dataa(!\PC_stack[4][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][6]~feeder .extended_lut = "off";
defparam \PC_stack[3][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N29
dffeas \PC_stack[3][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][6]~feeder_combout ),
	.asdata(\PC_stack[2][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][6] .is_wysiwyg = "true";
defparam \PC_stack[3][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \PC_stack[2][6]~feeder (
// Equation(s):
// \PC_stack[2][6]~feeder_combout  = \PC_stack[3][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[3][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][6]~feeder .extended_lut = "off";
defparam \PC_stack[2][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N14
dffeas \PC_stack[2][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][6]~feeder_combout ),
	.asdata(\PC_stack[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][6] .is_wysiwyg = "true";
defparam \PC_stack[2][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N15
cyclonev_lcell_comb \PC_stack[1][6]~feeder (
// Equation(s):
// \PC_stack[1][6]~feeder_combout  = \PC_stack[2][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[2][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][6]~feeder .extended_lut = "off";
defparam \PC_stack[1][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N17
dffeas \PC_stack[1][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][6]~feeder_combout ),
	.asdata(\PC_stack[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][6] .is_wysiwyg = "true";
defparam \PC_stack[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \PC_stack[0][6]~feeder (
// Equation(s):
// \PC_stack[0][6]~feeder_combout  = \PC_stack[1][6]~q 

	.dataa(gnd),
	.datab(!\PC_stack[1][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][6]~feeder .extended_lut = "off";
defparam \PC_stack[0][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N50
dffeas \PC_stack[0][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][6]~feeder_combout ),
	.asdata(PC[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][6] .is_wysiwyg = "true";
defparam \PC_stack[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N52
dffeas \PC_stack[9][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][7] .is_wysiwyg = "true";
defparam \PC_stack[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N15
cyclonev_lcell_comb \PC_stack[8][7]~feeder (
// Equation(s):
// \PC_stack[8][7]~feeder_combout  = \PC_stack[9][7]~q 

	.dataa(!\PC_stack[9][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][7]~feeder .extended_lut = "off";
defparam \PC_stack[8][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N17
dffeas \PC_stack[8][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][7]~feeder_combout ),
	.asdata(\PC_stack[7][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][7] .is_wysiwyg = "true";
defparam \PC_stack[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N0
cyclonev_lcell_comb \PC_stack[7][7]~feeder (
// Equation(s):
// \PC_stack[7][7]~feeder_combout  = \PC_stack[8][7]~q 

	.dataa(gnd),
	.datab(!\PC_stack[8][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][7]~feeder .extended_lut = "off";
defparam \PC_stack[7][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N2
dffeas \PC_stack[7][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][7]~feeder_combout ),
	.asdata(\PC_stack[6][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][7] .is_wysiwyg = "true";
defparam \PC_stack[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N12
cyclonev_lcell_comb \PC_stack[6][7]~feeder (
// Equation(s):
// \PC_stack[6][7]~feeder_combout  = \PC_stack[7][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[7][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][7]~feeder .extended_lut = "off";
defparam \PC_stack[6][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N14
dffeas \PC_stack[6][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][7]~feeder_combout ),
	.asdata(\PC_stack[5][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][7] .is_wysiwyg = "true";
defparam \PC_stack[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N3
cyclonev_lcell_comb \PC_stack[5][7]~feeder (
// Equation(s):
// \PC_stack[5][7]~feeder_combout  = ( \PC_stack[6][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_stack[6][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][7]~feeder .extended_lut = "off";
defparam \PC_stack[5][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_stack[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N5
dffeas \PC_stack[5][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][7]~feeder_combout ),
	.asdata(\PC_stack[4][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][7] .is_wysiwyg = "true";
defparam \PC_stack[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N24
cyclonev_lcell_comb \PC_stack[4][7]~feeder (
// Equation(s):
// \PC_stack[4][7]~feeder_combout  = \PC_stack[5][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[5][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][7]~feeder .extended_lut = "off";
defparam \PC_stack[4][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N26
dffeas \PC_stack[4][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][7]~feeder_combout ),
	.asdata(\PC_stack[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][7] .is_wysiwyg = "true";
defparam \PC_stack[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N27
cyclonev_lcell_comb \PC_stack[3][7]~feeder (
// Equation(s):
// \PC_stack[3][7]~feeder_combout  = \PC_stack[4][7]~q 

	.dataa(!\PC_stack[4][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][7]~feeder .extended_lut = "off";
defparam \PC_stack[3][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N29
dffeas \PC_stack[3][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][7]~feeder_combout ),
	.asdata(\PC_stack[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][7] .is_wysiwyg = "true";
defparam \PC_stack[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N51
cyclonev_lcell_comb \PC_stack[2][7]~feeder (
// Equation(s):
// \PC_stack[2][7]~feeder_combout  = \PC_stack[3][7]~q 

	.dataa(!\PC_stack[3][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][7]~feeder .extended_lut = "off";
defparam \PC_stack[2][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N53
dffeas \PC_stack[2][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][7]~feeder_combout ),
	.asdata(\PC_stack[1][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][7] .is_wysiwyg = "true";
defparam \PC_stack[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N36
cyclonev_lcell_comb \PC_stack[1][7]~feeder (
// Equation(s):
// \PC_stack[1][7]~feeder_combout  = \PC_stack[2][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[2][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][7]~feeder .extended_lut = "off";
defparam \PC_stack[1][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N38
dffeas \PC_stack[1][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][7]~feeder_combout ),
	.asdata(\PC_stack[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][7] .is_wysiwyg = "true";
defparam \PC_stack[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N48
cyclonev_lcell_comb \PC_stack[0][7]~feeder (
// Equation(s):
// \PC_stack[0][7]~feeder_combout  = \PC_stack[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[1][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][7]~feeder .extended_lut = "off";
defparam \PC_stack[0][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N50
dffeas \PC_stack[0][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][7]~feeder_combout ),
	.asdata(PC[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][7] .is_wysiwyg = "true";
defparam \PC_stack[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( PC[7] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( PC[7] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N42
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \state.ex_iload~DUPLICATE_q  & ( \altsyncram_component|auto_generated|q_a [7] ) ) # ( !\state.ex_iload~DUPLICATE_q  & ( (!\state.ex_istore2~q  & ((!\state.decode~q  & (IR[7])) # (\state.decode~q  & 
// ((\altsyncram_component|auto_generated|q_a [7]))))) # (\state.ex_istore2~q  & (((\altsyncram_component|auto_generated|q_a [7])))) ) )

	.dataa(!\state.ex_istore2~q ),
	.datab(!\state.decode~q ),
	.datac(!IR[7]),
	.datad(!\altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\state.ex_iload~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h087F087F00FF00FF;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N21
cyclonev_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = ( \Add0~29_sumout  & ( \Selector4~0_combout  & ( (!\state.ex_return~q ) # (\PC_stack[0][7]~q ) ) ) ) # ( !\Add0~29_sumout  & ( \Selector4~0_combout  & ( (!\state.ex_return~q  & ((!\state.fetch~DUPLICATE_q ))) # (\state.ex_return~q  
// & (\PC_stack[0][7]~q )) ) ) ) # ( \Add0~29_sumout  & ( !\Selector4~0_combout  & ( (!\state.ex_return~q  & ((\state.fetch~DUPLICATE_q ))) # (\state.ex_return~q  & (\PC_stack[0][7]~q )) ) ) ) # ( !\Add0~29_sumout  & ( !\Selector4~0_combout  & ( 
// (\PC_stack[0][7]~q  & \state.ex_return~q ) ) ) )

	.dataa(!\PC_stack[0][7]~q ),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!\state.ex_return~q ),
	.datad(gnd),
	.datae(!\Add0~29_sumout ),
	.dataf(!\Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~1 .extended_lut = "off";
defparam \Selector4~1 .lut_mask = 64'h05053535C5C5F5F5;
defparam \Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N23
dffeas \PC[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( PC[8] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( PC[8] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N34
dffeas \PC_stack[9][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][8] .is_wysiwyg = "true";
defparam \PC_stack[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N45
cyclonev_lcell_comb \PC_stack[8][8]~feeder (
// Equation(s):
// \PC_stack[8][8]~feeder_combout  = \PC_stack[9][8]~q 

	.dataa(!\PC_stack[9][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][8]~feeder .extended_lut = "off";
defparam \PC_stack[8][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N47
dffeas \PC_stack[8][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][8]~feeder_combout ),
	.asdata(\PC_stack[7][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][8] .is_wysiwyg = "true";
defparam \PC_stack[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N42
cyclonev_lcell_comb \PC_stack[7][8]~feeder (
// Equation(s):
// \PC_stack[7][8]~feeder_combout  = \PC_stack[8][8]~q 

	.dataa(gnd),
	.datab(!\PC_stack[8][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][8]~feeder .extended_lut = "off";
defparam \PC_stack[7][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[7][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N44
dffeas \PC_stack[7][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][8]~feeder_combout ),
	.asdata(\PC_stack[6][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][8] .is_wysiwyg = "true";
defparam \PC_stack[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N33
cyclonev_lcell_comb \PC_stack[6][8]~feeder (
// Equation(s):
// \PC_stack[6][8]~feeder_combout  = \PC_stack[7][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[7][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][8]~feeder .extended_lut = "off";
defparam \PC_stack[6][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N35
dffeas \PC_stack[6][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][8]~feeder_combout ),
	.asdata(\PC_stack[5][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][8] .is_wysiwyg = "true";
defparam \PC_stack[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N30
cyclonev_lcell_comb \PC_stack[5][8]~feeder (
// Equation(s):
// \PC_stack[5][8]~feeder_combout  = \PC_stack[6][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[6][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][8]~feeder .extended_lut = "off";
defparam \PC_stack[5][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[5][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N32
dffeas \PC_stack[5][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][8]~feeder_combout ),
	.asdata(\PC_stack[4][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][8] .is_wysiwyg = "true";
defparam \PC_stack[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N9
cyclonev_lcell_comb \PC_stack[4][8]~feeder (
// Equation(s):
// \PC_stack[4][8]~feeder_combout  = \PC_stack[5][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[5][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][8]~feeder .extended_lut = "off";
defparam \PC_stack[4][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N11
dffeas \PC_stack[4][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][8]~feeder_combout ),
	.asdata(\PC_stack[3][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][8] .is_wysiwyg = "true";
defparam \PC_stack[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N6
cyclonev_lcell_comb \PC_stack[3][8]~feeder (
// Equation(s):
// \PC_stack[3][8]~feeder_combout  = \PC_stack[4][8]~q 

	.dataa(gnd),
	.datab(!\PC_stack[4][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][8]~feeder .extended_lut = "off";
defparam \PC_stack[3][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N8
dffeas \PC_stack[3][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][8]~feeder_combout ),
	.asdata(\PC_stack[2][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][8] .is_wysiwyg = "true";
defparam \PC_stack[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N18
cyclonev_lcell_comb \PC_stack[2][8]~feeder (
// Equation(s):
// \PC_stack[2][8]~feeder_combout  = \PC_stack[3][8]~q 

	.dataa(gnd),
	.datab(!\PC_stack[3][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][8]~feeder .extended_lut = "off";
defparam \PC_stack[2][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N20
dffeas \PC_stack[2][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][8]~feeder_combout ),
	.asdata(\PC_stack[1][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][8] .is_wysiwyg = "true";
defparam \PC_stack[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N21
cyclonev_lcell_comb \PC_stack[1][8]~feeder (
// Equation(s):
// \PC_stack[1][8]~feeder_combout  = \PC_stack[2][8]~q 

	.dataa(!\PC_stack[2][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][8]~feeder .extended_lut = "off";
defparam \PC_stack[1][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N23
dffeas \PC_stack[1][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][8]~feeder_combout ),
	.asdata(\PC_stack[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][8] .is_wysiwyg = "true";
defparam \PC_stack[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N57
cyclonev_lcell_comb \PC_stack[0][8]~feeder (
// Equation(s):
// \PC_stack[0][8]~feeder_combout  = \PC_stack[1][8]~q 

	.dataa(!\PC_stack[1][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][8]~feeder .extended_lut = "off";
defparam \PC_stack[0][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N59
dffeas \PC_stack[0][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][8]~feeder_combout ),
	.asdata(PC[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][8] .is_wysiwyg = "true";
defparam \PC_stack[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( PC[9] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N22
dffeas \PC_stack[9][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][9] .is_wysiwyg = "true";
defparam \PC_stack[9][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N57
cyclonev_lcell_comb \PC_stack[8][9]~feeder (
// Equation(s):
// \PC_stack[8][9]~feeder_combout  = ( \PC_stack[9][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_stack[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][9]~feeder .extended_lut = "off";
defparam \PC_stack[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_stack[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N59
dffeas \PC_stack[8][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][9]~feeder_combout ),
	.asdata(\PC_stack[7][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][9] .is_wysiwyg = "true";
defparam \PC_stack[8][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N0
cyclonev_lcell_comb \PC_stack[7][9]~feeder (
// Equation(s):
// \PC_stack[7][9]~feeder_combout  = \PC_stack[8][9]~q 

	.dataa(gnd),
	.datab(!\PC_stack[8][9]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][9]~feeder .extended_lut = "off";
defparam \PC_stack[7][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[7][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N2
dffeas \PC_stack[7][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][9]~feeder_combout ),
	.asdata(\PC_stack[6][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][9] .is_wysiwyg = "true";
defparam \PC_stack[7][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N54
cyclonev_lcell_comb \PC_stack[6][9]~feeder (
// Equation(s):
// \PC_stack[6][9]~feeder_combout  = \PC_stack[7][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[7][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][9]~feeder .extended_lut = "off";
defparam \PC_stack[6][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N56
dffeas \PC_stack[6][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][9]~feeder_combout ),
	.asdata(\PC_stack[5][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][9] .is_wysiwyg = "true";
defparam \PC_stack[6][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N3
cyclonev_lcell_comb \PC_stack[5][9]~feeder (
// Equation(s):
// \PC_stack[5][9]~feeder_combout  = \PC_stack[6][9]~q 

	.dataa(!\PC_stack[6][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][9]~feeder .extended_lut = "off";
defparam \PC_stack[5][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N5
dffeas \PC_stack[5][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][9]~feeder_combout ),
	.asdata(\PC_stack[4][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][9] .is_wysiwyg = "true";
defparam \PC_stack[5][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N48
cyclonev_lcell_comb \PC_stack[4][9]~feeder (
// Equation(s):
// \PC_stack[4][9]~feeder_combout  = \PC_stack[5][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[5][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][9]~feeder .extended_lut = "off";
defparam \PC_stack[4][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N50
dffeas \PC_stack[4][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][9]~feeder_combout ),
	.asdata(\PC_stack[3][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][9] .is_wysiwyg = "true";
defparam \PC_stack[4][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N45
cyclonev_lcell_comb \PC_stack[3][9]~feeder (
// Equation(s):
// \PC_stack[3][9]~feeder_combout  = \PC_stack[4][9]~q 

	.dataa(!\PC_stack[4][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][9]~feeder .extended_lut = "off";
defparam \PC_stack[3][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N47
dffeas \PC_stack[3][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][9]~feeder_combout ),
	.asdata(\PC_stack[2][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][9] .is_wysiwyg = "true";
defparam \PC_stack[3][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N9
cyclonev_lcell_comb \PC_stack[2][9]~feeder (
// Equation(s):
// \PC_stack[2][9]~feeder_combout  = \PC_stack[3][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[3][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][9]~feeder .extended_lut = "off";
defparam \PC_stack[2][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N11
dffeas \PC_stack[2][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][9]~feeder_combout ),
	.asdata(\PC_stack[1][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][9] .is_wysiwyg = "true";
defparam \PC_stack[2][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N42
cyclonev_lcell_comb \PC_stack[1][9]~feeder (
// Equation(s):
// \PC_stack[1][9]~feeder_combout  = ( \PC_stack[2][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_stack[2][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][9]~feeder .extended_lut = "off";
defparam \PC_stack[1][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_stack[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N44
dffeas \PC_stack[1][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][9]~feeder_combout ),
	.asdata(\PC_stack[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][9] .is_wysiwyg = "true";
defparam \PC_stack[1][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N6
cyclonev_lcell_comb \PC_stack[0][9]~feeder (
// Equation(s):
// \PC_stack[0][9]~feeder_combout  = \PC_stack[1][9]~q 

	.dataa(gnd),
	.datab(!\PC_stack[1][9]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][9]~feeder .extended_lut = "off";
defparam \PC_stack[0][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N8
dffeas \PC_stack[0][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][9]~feeder_combout ),
	.asdata(PC[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][9] .is_wysiwyg = "true";
defparam \PC_stack[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N26
dffeas \IR[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[0] .is_wysiwyg = "true";
defparam \IR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N15
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( IR[4] & ( (IR[3] & \state.ex_shift~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[3]),
	.datad(!\state.ex_shift~q ),
	.datae(gnd),
	.dataf(!IR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h00000000000F000F;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N15
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[26]~1 (
// Equation(s):
// \shifter|auto_generated|sbit_w[26]~1_combout  = ( AC[11] & ( (!IR[0] & (((AC[10])))) # (IR[0] & (((IR[4])) # (AC[9]))) ) ) # ( !AC[11] & ( (!IR[0] & (((AC[10])))) # (IR[0] & (AC[9] & (!IR[4]))) ) )

	.dataa(!IR[0]),
	.datab(!AC[9]),
	.datac(!IR[4]),
	.datad(!AC[10]),
	.datae(gnd),
	.dataf(!AC[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[26]~1 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[26]~1 .lut_mask = 64'h10BA10BA15BF15BF;
defparam \shifter|auto_generated|sbit_w[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N6
cyclonev_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = ( \altsyncram_component|auto_generated|q_a [8] & ( (!\state.ex_load~q  & (!\state.ex_or~q  & ((!\state.ex_xor~q ) # (AC[8])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [8] & ( (!\state.ex_xor~q ) # (!AC[8]) ) )

	.dataa(!\state.ex_xor~q ),
	.datab(!\state.ex_load~q ),
	.datac(!AC[8]),
	.datad(!\state.ex_or~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~1 .extended_lut = "off";
defparam \Selector19~1 .lut_mask = 64'hFAFAFAFA8C008C00;
defparam \Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \IO_DATA[8]~input (
	.i(IO_DATA[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[8]~input_o ));
// synopsys translate_off
defparam \IO_DATA[8]~input .bus_hold = "false";
defparam \IO_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N3
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( IR[3] & ( \state.ex_shift~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state.ex_shift~q ),
	.datae(gnd),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h0000000000FF00FF;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \IO_DATA[12]~input (
	.i(IO_DATA[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[12]~input_o ));
// synopsys translate_off
defparam \IO_DATA[12]~input .bus_hold = "false";
defparam \IO_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N57
cyclonev_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = ( \state.ex_in2~q  & ( ((IR[10] & \state.ex_loadi~q )) # (\IO_DATA[12]~input_o ) ) ) # ( !\state.ex_in2~q  & ( (IR[10] & \state.ex_loadi~q ) ) )

	.dataa(!IR[10]),
	.datab(gnd),
	.datac(!\IO_DATA[12]~input_o ),
	.datad(!\state.ex_loadi~q ),
	.datae(gnd),
	.dataf(!\state.ex_in2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~2 .extended_lut = "off";
defparam \Selector15~2 .lut_mask = 64'h005500550F5F0F5F;
defparam \Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N24
cyclonev_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = ( AC[12] & ( (!\altsyncram_component|auto_generated|q_a [12] & (((!\state.ex_xor~q )))) # (\altsyncram_component|auto_generated|q_a [12] & (!\state.ex_load~q  & (!\state.ex_or~q ))) ) ) # ( !AC[12] & ( 
// (!\altsyncram_component|auto_generated|q_a [12]) # ((!\state.ex_load~q  & (!\state.ex_or~q  & !\state.ex_xor~q ))) ) )

	.dataa(!\state.ex_load~q ),
	.datab(!\state.ex_or~q ),
	.datac(!\state.ex_xor~q ),
	.datad(!\altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!AC[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~3 .extended_lut = "off";
defparam \Selector15~3 .lut_mask = 64'hFF80FF80F088F088;
defparam \Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N30
cyclonev_lcell_comb \Selector15~4 (
// Equation(s):
// \Selector15~4_combout  = ( \altsyncram_component|auto_generated|q_a [12] & ( \Selector15~3_combout  & ( (!\Selector15~2_combout  & ((!AC[12]) # ((!\state.ex_and~q  & \Selector26~2_combout )))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [12] & ( 
// \Selector15~3_combout  & ( (!\Selector15~2_combout  & ((!AC[12]) # (\Selector26~2_combout ))) ) ) )

	.dataa(!\state.ex_and~q ),
	.datab(!\Selector15~2_combout ),
	.datac(!\Selector26~2_combout ),
	.datad(!AC[12]),
	.datae(!\altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\Selector15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~4 .extended_lut = "off";
defparam \Selector15~4 .lut_mask = 64'h00000000CC0CCC08;
defparam \Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N40
dffeas \state.ex_sub~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~42_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_sub~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_sub~DUPLICATE .is_wysiwyg = "true";
defparam \state.ex_sub~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N58
dffeas \state.ex_add~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~44_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_add~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_add~DUPLICATE .is_wysiwyg = "true";
defparam \state.ex_add~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N51
cyclonev_lcell_comb \Add1~75 (
// Equation(s):
// \Add1~75_combout  = ( IR[7] & ( (!\state.ex_sub~q  & (((\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [7])) # (\state.ex_addi~q ))) # (\state.ex_sub~q  & (((!\altsyncram_component|auto_generated|q_a [7])))) ) ) # ( !IR[7] & ( 
// (!\state.ex_sub~q  & (!\state.ex_addi~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [7]))) # (\state.ex_sub~q  & (((!\altsyncram_component|auto_generated|q_a [7])))) ) )

	.dataa(!\state.ex_addi~q ),
	.datab(!\state.ex_sub~q ),
	.datac(!\state.ex_add~q ),
	.datad(!\altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!IR[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~75 .extended_lut = "off";
defparam \Add1~75 .lut_mask = 64'h33083308774C774C;
defparam \Add1~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N43
dffeas \state.ex_addi~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_addi~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_addi~DUPLICATE .is_wysiwyg = "true";
defparam \state.ex_addi~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N9
cyclonev_lcell_comb \Add1~74 (
// Equation(s):
// \Add1~74_combout  = ( \state.ex_addi~DUPLICATE_q  & ( \altsyncram_component|auto_generated|q_a [6] & ( (!\state.ex_sub~DUPLICATE_q  & IR[6]) ) ) ) # ( !\state.ex_addi~DUPLICATE_q  & ( \altsyncram_component|auto_generated|q_a [6] & ( 
// (\state.ex_add~DUPLICATE_q  & !\state.ex_sub~DUPLICATE_q ) ) ) ) # ( \state.ex_addi~DUPLICATE_q  & ( !\altsyncram_component|auto_generated|q_a [6] & ( (IR[6]) # (\state.ex_sub~DUPLICATE_q ) ) ) ) # ( !\state.ex_addi~DUPLICATE_q  & ( 
// !\altsyncram_component|auto_generated|q_a [6] & ( \state.ex_sub~DUPLICATE_q  ) ) )

	.dataa(!\state.ex_add~DUPLICATE_q ),
	.datab(!\state.ex_sub~DUPLICATE_q ),
	.datac(!IR[6]),
	.datad(gnd),
	.datae(!\state.ex_addi~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~74 .extended_lut = "off";
defparam \Add1~74 .lut_mask = 64'h33333F3F44440C0C;
defparam \Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N15
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_combout  = ( \altsyncram_component|auto_generated|q_a [5] & ( (!\state.ex_sub~q  & ((!\state.ex_addi~q  & (\state.ex_add~q )) # (\state.ex_addi~q  & ((IR[5]))))) ) ) # ( !\altsyncram_component|auto_generated|q_a [5] & ( ((\state.ex_addi~q  & 
// IR[5])) # (\state.ex_sub~q ) ) )

	.dataa(!\state.ex_add~q ),
	.datab(!\state.ex_sub~q ),
	.datac(!\state.ex_addi~q ),
	.datad(!IR[5]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h333F333F404C404C;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \Add1~72 (
// Equation(s):
// \Add1~72_combout  = ( \altsyncram_component|auto_generated|q_a [4] & ( (!\state.ex_sub~DUPLICATE_q  & ((!\state.ex_addi~q  & (\state.ex_add~DUPLICATE_q )) # (\state.ex_addi~q  & ((IR[4]))))) ) ) # ( !\altsyncram_component|auto_generated|q_a [4] & ( 
// ((\state.ex_addi~q  & IR[4])) # (\state.ex_sub~DUPLICATE_q ) ) )

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!IR[4]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~72 .extended_lut = "off";
defparam \Add1~72 .lut_mask = 64'h55775577082A082A;
defparam \Add1~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N48
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[32]~36 (
// Equation(s):
// \shifter|auto_generated|sbit_w[32]~36_combout  = ( AC[0] & ( (!IR[1] & ((!IR[0]) # ((IR[4] & AC[1])))) ) ) # ( !AC[0] & ( (IR[4] & (!IR[1] & (IR[0] & AC[1]))) ) )

	.dataa(!IR[4]),
	.datab(!IR[1]),
	.datac(!IR[0]),
	.datad(!AC[1]),
	.datae(gnd),
	.dataf(!AC[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[32]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[32]~36 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[32]~36 .lut_mask = 64'h00040004C0C4C0C4;
defparam \shifter|auto_generated|sbit_w[32]~36 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \IO_DATA[2]~input (
	.i(IO_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[2]~input_o ));
// synopsys translate_off
defparam \IO_DATA[2]~input .bus_hold = "false";
defparam \IO_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N9
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( AC[2] & ( (\altsyncram_component|auto_generated|q_a [2] & ((\state.ex_or~q ) # (\state.ex_load~q ))) ) ) # ( !AC[2] & ( (\altsyncram_component|auto_generated|q_a [2] & (((\state.ex_xor~q ) # (\state.ex_or~q )) # 
// (\state.ex_load~q ))) ) )

	.dataa(!\state.ex_load~q ),
	.datab(!\state.ex_or~q ),
	.datac(!\state.ex_xor~q ),
	.datad(!\altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!AC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h007F007F00770077;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N39
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[25]~12 (
// Equation(s):
// \shifter|auto_generated|sbit_w[25]~12_combout  = ( IR[4] & ( (!IR[0] & ((AC[9]))) # (IR[0] & (AC[10])) ) ) # ( !IR[4] & ( (!IR[0] & ((AC[9]))) # (IR[0] & (AC[8])) ) )

	.dataa(!IR[0]),
	.datab(!AC[8]),
	.datac(!AC[10]),
	.datad(!AC[9]),
	.datae(gnd),
	.dataf(!IR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[25]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[25]~12 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[25]~12 .lut_mask = 64'h11BB11BB05AF05AF;
defparam \shifter|auto_generated|sbit_w[25]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N36
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[23]~14 (
// Equation(s):
// \shifter|auto_generated|sbit_w[23]~14_combout  = ( AC[6] & ( (!IR[0] & (((AC[7])))) # (IR[0] & (((!IR[4])) # (AC[8]))) ) ) # ( !AC[6] & ( (!IR[0] & (((AC[7])))) # (IR[0] & (AC[8] & ((IR[4])))) ) )

	.dataa(!IR[0]),
	.datab(!AC[8]),
	.datac(!AC[7]),
	.datad(!IR[4]),
	.datae(gnd),
	.dataf(!AC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[23]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[23]~14 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[23]~14 .lut_mask = 64'h0A1B0A1B5F1B5F1B;
defparam \shifter|auto_generated|sbit_w[23]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N33
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[39]~32 (
// Equation(s):
// \shifter|auto_generated|sbit_w[39]~32_combout  = ( \shifter|auto_generated|sbit_w[21]~18_combout  & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[23]~14_combout )))) # (IR[1] & ((!IR[4]) # ((\shifter|auto_generated|sbit_w[25]~12_combout )))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[21]~18_combout  & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[23]~14_combout )))) # (IR[1] & (IR[4] & (\shifter|auto_generated|sbit_w[25]~12_combout ))) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[25]~12_combout ),
	.datad(!\shifter|auto_generated|sbit_w[23]~14_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[21]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[39]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[39]~32 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[39]~32 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \shifter|auto_generated|sbit_w[39]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N54
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[59]~33 (
// Equation(s):
// \shifter|auto_generated|sbit_w[59]~33_combout  = ( IR[4] & ( (!IR[2] & ((!\shifter|auto_generated|sbit_w[43]~31_combout ))) # (IR[2] & (AC[15])) ) ) # ( !IR[4] & ( (!IR[2] & ((!\shifter|auto_generated|sbit_w[43]~31_combout ))) # (IR[2] & 
// (\shifter|auto_generated|sbit_w[39]~32_combout )) ) )

	.dataa(!\shifter|auto_generated|sbit_w[39]~32_combout ),
	.datab(!IR[2]),
	.datac(!AC[15]),
	.datad(!\shifter|auto_generated|sbit_w[43]~31_combout ),
	.datae(gnd),
	.dataf(!IR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[59]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[59]~33 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[59]~33 .lut_mask = 64'hDD11DD11CF03CF03;
defparam \shifter|auto_generated|sbit_w[59]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N9
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[17]~22 (
// Equation(s):
// \shifter|auto_generated|sbit_w[17]~22_combout  = ( AC[1] & ( (!IR[0]) # ((!IR[4] & (AC[0])) # (IR[4] & ((AC[2])))) ) ) # ( !AC[1] & ( (IR[0] & ((!IR[4] & (AC[0])) # (IR[4] & ((AC[2]))))) ) )

	.dataa(!IR[4]),
	.datab(!IR[0]),
	.datac(!AC[0]),
	.datad(!AC[2]),
	.datae(gnd),
	.dataf(!AC[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[17]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[17]~22 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[17]~22 .lut_mask = 64'h02130213CEDFCEDF;
defparam \shifter|auto_generated|sbit_w[17]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N6
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[19]~19 (
// Equation(s):
// \shifter|auto_generated|sbit_w[19]~19_combout  = ( AC[3] & ( (!IR[0]) # ((!IR[4] & ((AC[2]))) # (IR[4] & (AC[4]))) ) ) # ( !AC[3] & ( (IR[0] & ((!IR[4] & ((AC[2]))) # (IR[4] & (AC[4])))) ) )

	.dataa(!IR[4]),
	.datab(!IR[0]),
	.datac(!AC[4]),
	.datad(!AC[2]),
	.datae(gnd),
	.dataf(!AC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[19]~19 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[19]~19 .lut_mask = 64'h01230123CDEFCDEF;
defparam \shifter|auto_generated|sbit_w[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N33
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[35]~34 (
// Equation(s):
// \shifter|auto_generated|sbit_w[35]~34_combout  = ( \shifter|auto_generated|sbit_w[21]~18_combout  & ( \shifter|auto_generated|sbit_w[19]~19_combout  & ( ((!IR[1]) # (IR[4])) # (\shifter|auto_generated|sbit_w[17]~22_combout ) ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[21]~18_combout  & ( \shifter|auto_generated|sbit_w[19]~19_combout  & ( (!IR[1]) # ((\shifter|auto_generated|sbit_w[17]~22_combout  & !IR[4])) ) ) ) # ( \shifter|auto_generated|sbit_w[21]~18_combout  & ( 
// !\shifter|auto_generated|sbit_w[19]~19_combout  & ( (IR[1] & ((IR[4]) # (\shifter|auto_generated|sbit_w[17]~22_combout ))) ) ) ) # ( !\shifter|auto_generated|sbit_w[21]~18_combout  & ( !\shifter|auto_generated|sbit_w[19]~19_combout  & ( 
// (\shifter|auto_generated|sbit_w[17]~22_combout  & (IR[1] & !IR[4])) ) ) )

	.dataa(gnd),
	.datab(!\shifter|auto_generated|sbit_w[17]~22_combout ),
	.datac(!IR[1]),
	.datad(!IR[4]),
	.datae(!\shifter|auto_generated|sbit_w[21]~18_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[35]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[35]~34 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[35]~34 .lut_mask = 64'h0300030FF3F0F3FF;
defparam \shifter|auto_generated|sbit_w[35]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N57
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( IR[4] & ( (\Selector26~1_combout  & ((!IR[2] & ((\shifter|auto_generated|sbit_w[35]~34_combout ))) # (IR[2] & (\shifter|auto_generated|sbit_w[39]~32_combout )))) ) ) # ( !IR[4] & ( (!IR[2] & 
// (\shifter|auto_generated|sbit_w[35]~34_combout  & \Selector26~1_combout )) ) )

	.dataa(!\shifter|auto_generated|sbit_w[39]~32_combout ),
	.datab(!IR[2]),
	.datac(!\shifter|auto_generated|sbit_w[35]~34_combout ),
	.datad(!\Selector26~1_combout ),
	.datae(gnd),
	.dataf(!IR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h000C000C001D001D;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N36
cyclonev_lcell_comb \Add1~71 (
// Equation(s):
// \Add1~71_combout  = ( \altsyncram_component|auto_generated|q_a [3] & ( (!\state.ex_sub~q  & ((!\state.ex_addi~q  & ((\state.ex_add~q ))) # (\state.ex_addi~q  & (IR[3])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [3] & ( ((\state.ex_addi~q  & 
// IR[3])) # (\state.ex_sub~q ) ) )

	.dataa(!\state.ex_addi~q ),
	.datab(!\state.ex_sub~q ),
	.datac(!IR[3]),
	.datad(!\state.ex_add~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~71 .extended_lut = "off";
defparam \Add1~71 .lut_mask = 64'h37373737048C048C;
defparam \Add1~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N21
cyclonev_lcell_comb \Add1~70 (
// Equation(s):
// \Add1~70_combout  = ( \altsyncram_component|auto_generated|q_a [2] & ( IR[2] & ( (!\state.ex_sub~q  & ((\state.ex_addi~q ) # (\state.ex_add~q ))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [2] & ( IR[2] & ( (\state.ex_sub~q ) # (\state.ex_addi~q 
// ) ) ) ) # ( \altsyncram_component|auto_generated|q_a [2] & ( !IR[2] & ( (\state.ex_add~q  & (!\state.ex_addi~q  & !\state.ex_sub~q )) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [2] & ( !IR[2] & ( \state.ex_sub~q  ) ) )

	.dataa(!\state.ex_add~q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_sub~q ),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|q_a [2]),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~70 .extended_lut = "off";
defparam \Add1~70 .lut_mask = 64'h0F0F40403F3F7070;
defparam \Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N6
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_combout  = ( IR[1] & ( (!\state.ex_sub~q  & (((\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [1])) # (\state.ex_addi~q ))) # (\state.ex_sub~q  & (((!\altsyncram_component|auto_generated|q_a [1])))) ) ) # ( !IR[1] & ( 
// (!\state.ex_sub~q  & (!\state.ex_addi~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [1]))) # (\state.ex_sub~q  & (((!\altsyncram_component|auto_generated|q_a [1])))) ) )

	.dataa(!\state.ex_addi~q ),
	.datab(!\state.ex_sub~q ),
	.datac(!\state.ex_add~q ),
	.datad(!\altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h33083308774C774C;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N27
cyclonev_lcell_comb \Add1~64 (
// Equation(s):
// \Add1~64_combout  = ( \altsyncram_component|auto_generated|q_a [0] & ( IR[0] & ( (!\state.ex_sub~q  & ((\state.ex_add~q ) # (\state.ex_addi~q ))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [0] & ( IR[0] & ( (\state.ex_sub~q ) # (\state.ex_addi~q 
// ) ) ) ) # ( \altsyncram_component|auto_generated|q_a [0] & ( !IR[0] & ( (!\state.ex_addi~q  & (\state.ex_add~q  & !\state.ex_sub~q )) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [0] & ( !IR[0] & ( \state.ex_sub~q  ) ) )

	.dataa(!\state.ex_addi~q ),
	.datab(!\state.ex_add~q ),
	.datac(!\state.ex_sub~q ),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|q_a [0]),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~64 .extended_lut = "off";
defparam \Add1~64 .lut_mask = 64'h0F0F20205F5F7070;
defparam \Add1~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \Add1~67 (
// Equation(s):
// \Add1~67_cout  = CARRY(( \state.ex_sub~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~67_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~67 .extended_lut = "off";
defparam \Add1~67 .lut_mask = 64'h0000000000005555;
defparam \Add1~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N3
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \Add1~64_combout  ) + ( (AC[0] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~67_cout  ))
// \Add1~2  = CARRY(( \Add1~64_combout  ) + ( (AC[0] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~67_cout  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!AC[0]),
	.datac(!\state.ex_addi~q ),
	.datad(!\Add1~64_combout ),
	.datae(gnd),
	.dataf(!\state.ex_add~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~67_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000ECCC000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \Add1~69_combout  ) + ( (AC[1] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( \Add1~69_combout  ) + ( (AC[1] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~2  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!\Add1~69_combout ),
	.datae(gnd),
	.dataf(!AC[1]),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FF80000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N9
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \Add1~70_combout  ) + ( (AC[2] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( \Add1~70_combout  ) + ( (AC[2] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~6  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!\Add1~70_combout ),
	.datae(gnd),
	.dataf(!AC[2]),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FF80000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \Add1~71_combout  ) + ( (AC[3] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( \Add1~71_combout  ) + ( (AC[3] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~10  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!\Add1~71_combout ),
	.datae(gnd),
	.dataf(!AC[3]),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FF80000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N9
cyclonev_lcell_comb \Selector24~2 (
// Equation(s):
// \Selector24~2_combout  = ( \altsyncram_component|auto_generated|q_a [3] & ( (!\state.ex_load~q  & (!\state.ex_or~q  & ((!\state.ex_xor~q ) # (AC[3])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [3] & ( (!\state.ex_xor~q ) # (!AC[3]) ) )

	.dataa(!\state.ex_xor~q ),
	.datab(!\state.ex_load~q ),
	.datac(!AC[3]),
	.datad(!\state.ex_or~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~2 .extended_lut = "off";
defparam \Selector24~2 .lut_mask = 64'hFAFAFAFA8C008C00;
defparam \Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \IO_DATA[3]~input (
	.i(IO_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[3]~input_o ));
// synopsys translate_off
defparam \IO_DATA[3]~input .bus_hold = "false";
defparam \IO_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N36
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \state.ex_in2~q  & ( IR[3] & ( (\IO_DATA[3]~input_o ) # (\state.ex_loadi~q ) ) ) ) # ( !\state.ex_in2~q  & ( IR[3] & ( \state.ex_loadi~q  ) ) ) # ( \state.ex_in2~q  & ( !IR[3] & ( \IO_DATA[3]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\state.ex_loadi~q ),
	.datac(!\IO_DATA[3]~input_o ),
	.datad(gnd),
	.datae(!\state.ex_in2~q ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h00000F0F33333F3F;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N12
cyclonev_lcell_comb \Selector24~3 (
// Equation(s):
// \Selector24~3_combout  = ( !\Selector24~1_combout  & ( AC[3] & ( (\Selector26~2_combout  & (\Selector24~2_combout  & ((!\state.ex_and~q ) # (!\altsyncram_component|auto_generated|q_a [3])))) ) ) ) # ( !\Selector24~1_combout  & ( !AC[3] & ( 
// \Selector24~2_combout  ) ) )

	.dataa(!\state.ex_and~q ),
	.datab(!\Selector26~2_combout ),
	.datac(!\altsyncram_component|auto_generated|q_a [3]),
	.datad(!\Selector24~2_combout ),
	.datae(!\Selector24~1_combout ),
	.dataf(!AC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~3 .extended_lut = "off";
defparam \Selector24~3 .lut_mask = 64'h00FF000000320000;
defparam \Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N48
cyclonev_lcell_comb \Selector24~4 (
// Equation(s):
// \Selector24~4_combout  = ( \Add1~13_sumout  & ( \Selector24~3_combout  & ( ((!\WideOr3~0_combout ) # ((\shifter|auto_generated|sbit_w[59]~33_combout  & \Selector26~0_combout ))) # (\Selector24~0_combout ) ) ) ) # ( !\Add1~13_sumout  & ( 
// \Selector24~3_combout  & ( ((\shifter|auto_generated|sbit_w[59]~33_combout  & \Selector26~0_combout )) # (\Selector24~0_combout ) ) ) ) # ( \Add1~13_sumout  & ( !\Selector24~3_combout  ) ) # ( !\Add1~13_sumout  & ( !\Selector24~3_combout  ) )

	.dataa(!\shifter|auto_generated|sbit_w[59]~33_combout ),
	.datab(!\Selector24~0_combout ),
	.datac(!\WideOr3~0_combout ),
	.datad(!\Selector26~0_combout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~4 .extended_lut = "off";
defparam \Selector24~4 .lut_mask = 64'hFFFFFFFF3377F3F7;
defparam \Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N50
dffeas \AC[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector24~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[3] .is_wysiwyg = "true";
defparam \AC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N39
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[20]~7 (
// Equation(s):
// \shifter|auto_generated|sbit_w[20]~7_combout  = ( AC[5] & ( AC[3] & ( (AC[4]) # (IR[0]) ) ) ) # ( !AC[5] & ( AC[3] & ( (!IR[0] & ((AC[4]))) # (IR[0] & (!IR[4])) ) ) ) # ( AC[5] & ( !AC[3] & ( (!IR[0] & ((AC[4]))) # (IR[0] & (IR[4])) ) ) ) # ( !AC[5] & ( 
// !AC[3] & ( (!IR[0] & AC[4]) ) ) )

	.dataa(!IR[4]),
	.datab(gnd),
	.datac(!IR[0]),
	.datad(!AC[4]),
	.datae(!AC[5]),
	.dataf(!AC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[20]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[20]~7 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[20]~7 .lut_mask = 64'h00F005F50AFA0FFF;
defparam \shifter|auto_generated|sbit_w[20]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N12
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[34]~28 (
// Equation(s):
// \shifter|auto_generated|sbit_w[34]~28_combout  = ( \shifter|auto_generated|sbit_w[18]~8_combout  & ( IR[1] & ( (!IR[4] & (!IR[0] & (AC[0]))) # (IR[4] & (((\shifter|auto_generated|sbit_w[20]~7_combout )))) ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[18]~8_combout  & ( IR[1] & ( (!IR[4] & (!IR[0] & (AC[0]))) # (IR[4] & (((\shifter|auto_generated|sbit_w[20]~7_combout )))) ) ) ) # ( \shifter|auto_generated|sbit_w[18]~8_combout  & ( !IR[1] ) )

	.dataa(!IR[4]),
	.datab(!IR[0]),
	.datac(!AC[0]),
	.datad(!\shifter|auto_generated|sbit_w[20]~7_combout ),
	.datae(!\shifter|auto_generated|sbit_w[18]~8_combout ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[34]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[34]~28 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[34]~28 .lut_mask = 64'h0000FFFF085D085D;
defparam \shifter|auto_generated|sbit_w[34]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N48
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[38]~26 (
// Equation(s):
// \shifter|auto_generated|sbit_w[38]~26_combout  = ( \shifter|auto_generated|sbit_w[24]~0_combout  & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[22]~2_combout )))) # (IR[1] & (((\shifter|auto_generated|sbit_w[20]~7_combout )) # (IR[4]))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[24]~0_combout  & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[22]~2_combout )))) # (IR[1] & (!IR[4] & (\shifter|auto_generated|sbit_w[20]~7_combout ))) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[20]~7_combout ),
	.datad(!\shifter|auto_generated|sbit_w[22]~2_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[38]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[38]~26 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[38]~26 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \shifter|auto_generated|sbit_w[38]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N33
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( \shifter|auto_generated|sbit_w[38]~26_combout  & ( (\Selector26~1_combout  & ((!IR[2] & ((\shifter|auto_generated|sbit_w[34]~28_combout ))) # (IR[2] & (IR[4])))) ) ) # ( !\shifter|auto_generated|sbit_w[38]~26_combout  & ( 
// (!IR[2] & (\shifter|auto_generated|sbit_w[34]~28_combout  & \Selector26~1_combout )) ) )

	.dataa(!IR[2]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[34]~28_combout ),
	.datad(!\Selector26~1_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[38]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h000A000A001B001B;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = ( \shifter|auto_generated|sbit_w[42]~24_combout  & ( \shifter|auto_generated|sbit_w[46]~25_combout  & ( (!IR[4] & (((!IR[3])))) # (IR[4] & (((!IR[2] & !IR[3])) # (AC[15]))) ) ) ) # ( !\shifter|auto_generated|sbit_w[42]~24_combout  
// & ( \shifter|auto_generated|sbit_w[46]~25_combout  & ( (!AC[15] & (!IR[2] & ((!IR[3])))) # (AC[15] & (((!IR[2] & !IR[3])) # (IR[4]))) ) ) ) # ( \shifter|auto_generated|sbit_w[42]~24_combout  & ( !\shifter|auto_generated|sbit_w[46]~25_combout  & ( (!IR[4] 
// & (((IR[2] & !IR[3])))) # (IR[4] & (AC[15] & ((IR[3]) # (IR[2])))) ) ) ) # ( !\shifter|auto_generated|sbit_w[42]~24_combout  & ( !\shifter|auto_generated|sbit_w[46]~25_combout  & ( (AC[15] & (IR[4] & ((IR[3]) # (IR[2])))) ) ) )

	.dataa(!AC[15]),
	.datab(!IR[2]),
	.datac(!IR[4]),
	.datad(!IR[3]),
	.datae(!\shifter|auto_generated|sbit_w[42]~24_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[46]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~1 .extended_lut = "off";
defparam \Selector13~1 .lut_mask = 64'h01053105CD05FD05;
defparam \Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N30
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( IR[3] & ( (!IR[4] & ((!IR[2] & ((\shifter|auto_generated|sbit_w[38]~26_combout ))) # (IR[2] & (\shifter|auto_generated|sbit_w[34]~28_combout )))) ) )

	.dataa(!IR[4]),
	.datab(!IR[2]),
	.datac(!\shifter|auto_generated|sbit_w[34]~28_combout ),
	.datad(!\shifter|auto_generated|sbit_w[38]~26_combout ),
	.datae(gnd),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h00000000028A028A;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N33
cyclonev_lcell_comb \Add1~82 (
// Equation(s):
// \Add1~82_combout  = ( \altsyncram_component|auto_generated|q_a [14] & ( (!\state.ex_sub~q  & ((!\state.ex_addi~q  & (\state.ex_add~q )) # (\state.ex_addi~q  & ((IR[10]))))) ) ) # ( !\altsyncram_component|auto_generated|q_a [14] & ( ((\state.ex_addi~q  & 
// IR[10])) # (\state.ex_sub~q ) ) )

	.dataa(!\state.ex_addi~q ),
	.datab(!\state.ex_sub~q ),
	.datac(!\state.ex_add~q ),
	.datad(!IR[10]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~82 .extended_lut = "off";
defparam \Add1~82 .lut_mask = 64'h33773377084C084C;
defparam \Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N9
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_combout  = ( \altsyncram_component|auto_generated|q_a [13] & ( (!\state.ex_sub~q  & ((!\state.ex_addi~q  & (\state.ex_add~q )) # (\state.ex_addi~q  & ((IR[10]))))) ) ) # ( !\altsyncram_component|auto_generated|q_a [13] & ( ((\state.ex_addi~q  & 
// IR[10])) # (\state.ex_sub~q ) ) )

	.dataa(!\state.ex_addi~q ),
	.datab(!\state.ex_sub~q ),
	.datac(!\state.ex_add~q ),
	.datad(!IR[10]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h33773377084C084C;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N48
cyclonev_lcell_comb \Add1~80 (
// Equation(s):
// \Add1~80_combout  = ( \altsyncram_component|auto_generated|q_a [12] & ( (!\state.ex_sub~q  & ((!\state.ex_addi~q  & (\state.ex_add~q )) # (\state.ex_addi~q  & ((IR[10]))))) ) ) # ( !\altsyncram_component|auto_generated|q_a [12] & ( ((\state.ex_addi~q  & 
// IR[10])) # (\state.ex_sub~q ) ) )

	.dataa(!\state.ex_addi~q ),
	.datab(!\state.ex_sub~q ),
	.datac(!\state.ex_add~q ),
	.datad(!IR[10]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~80 .extended_lut = "off";
defparam \Add1~80 .lut_mask = 64'h33773377084C084C;
defparam \Add1~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N45
cyclonev_lcell_comb \Add1~79 (
// Equation(s):
// \Add1~79_combout  = ( \altsyncram_component|auto_generated|q_a [11] & ( (!\state.ex_sub~q  & ((!\state.ex_addi~q  & (\state.ex_add~q )) # (\state.ex_addi~q  & ((IR[10]))))) ) ) # ( !\altsyncram_component|auto_generated|q_a [11] & ( ((\state.ex_addi~q  & 
// IR[10])) # (\state.ex_sub~q ) ) )

	.dataa(!\state.ex_add~q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_sub~q ),
	.datad(!IR[10]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~79 .extended_lut = "off";
defparam \Add1~79 .lut_mask = 64'h0F3F0F3F40704070;
defparam \Add1~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N54
cyclonev_lcell_comb \Add1~78 (
// Equation(s):
// \Add1~78_combout  = ( \state.ex_addi~q  & ( (!\state.ex_sub~q  & (IR[10])) # (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [10]))) ) ) # ( !\state.ex_addi~q  & ( (!\state.ex_sub~q  & (\state.ex_add~q  & 
// \altsyncram_component|auto_generated|q_a [10])) # (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [10]))) ) )

	.dataa(!IR[10]),
	.datab(!\state.ex_sub~q ),
	.datac(!\state.ex_add~q ),
	.datad(!\altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\state.ex_addi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~78 .extended_lut = "off";
defparam \Add1~78 .lut_mask = 64'h330C330C77447744;
defparam \Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N30
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_combout  = ( IR[9] & ( (!\state.ex_sub~q  & (((\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [9])) # (\state.ex_addi~q ))) # (\state.ex_sub~q  & (((!\altsyncram_component|auto_generated|q_a [9])))) ) ) # ( !IR[9] & ( 
// (!\state.ex_sub~q  & (!\state.ex_addi~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [9]))) # (\state.ex_sub~q  & (((!\altsyncram_component|auto_generated|q_a [9])))) ) )

	.dataa(!\state.ex_addi~q ),
	.datab(!\state.ex_sub~q ),
	.datac(!\state.ex_add~q ),
	.datad(!\altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!IR[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h33083308774C774C;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N59
dffeas \IR[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[8] .is_wysiwyg = "true";
defparam \IR[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N57
cyclonev_lcell_comb \Add1~76 (
// Equation(s):
// \Add1~76_combout  = ( \altsyncram_component|auto_generated|q_a [8] & ( IR[8] & ( (!\state.ex_sub~DUPLICATE_q  & ((\state.ex_addi~DUPLICATE_q ) # (\state.ex_add~DUPLICATE_q ))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [8] & ( IR[8] & ( 
// (\state.ex_sub~DUPLICATE_q ) # (\state.ex_addi~DUPLICATE_q ) ) ) ) # ( \altsyncram_component|auto_generated|q_a [8] & ( !IR[8] & ( (\state.ex_add~DUPLICATE_q  & (!\state.ex_addi~DUPLICATE_q  & !\state.ex_sub~DUPLICATE_q )) ) ) ) # ( 
// !\altsyncram_component|auto_generated|q_a [8] & ( !IR[8] & ( \state.ex_sub~DUPLICATE_q  ) ) )

	.dataa(!\state.ex_add~DUPLICATE_q ),
	.datab(!\state.ex_addi~DUPLICATE_q ),
	.datac(!\state.ex_sub~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|q_a [8]),
	.dataf(!IR[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~76 .extended_lut = "off";
defparam \Add1~76 .lut_mask = 64'h0F0F40403F3F7070;
defparam \Add1~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \Add1~75_combout  ) + ( (AC[7] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \Add1~75_combout  ) + ( (AC[7] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~26  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!\Add1~75_combout ),
	.datae(gnd),
	.dataf(!AC[7]),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FF80000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N27
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \Add1~76_combout  ) + ( (AC[8] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( \Add1~76_combout  ) + ( (AC[8] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~30  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!\Add1~76_combout ),
	.datae(gnd),
	.dataf(!AC[8]),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FF80000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \Add1~77_combout  ) + ( (AC[9] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( \Add1~77_combout  ) + ( (AC[9] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~34  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!\Add1~77_combout ),
	.datae(gnd),
	.dataf(!AC[9]),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FF80000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N33
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \Add1~78_combout  ) + ( (AC[10] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( \Add1~78_combout  ) + ( (AC[10] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~38  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!\Add1~78_combout ),
	.datae(gnd),
	.dataf(!AC[10]),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FF80000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \Add1~79_combout  ) + ( (AC[11] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( \Add1~79_combout  ) + ( (AC[11] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~42  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!\Add1~79_combout ),
	.datae(gnd),
	.dataf(!AC[11]),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FF80000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N39
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \Add1~80_combout  ) + ( (AC[12] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( \Add1~80_combout  ) + ( (AC[12] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~46  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!\Add1~80_combout ),
	.datae(gnd),
	.dataf(!AC[12]),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FF80000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( \Add1~81_combout  ) + ( (AC[13] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( \Add1~81_combout  ) + ( (AC[13] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~50  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!\Add1~81_combout ),
	.datae(gnd),
	.dataf(!AC[13]),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FF80000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N45
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( \Add1~82_combout  ) + ( (AC[14] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( \Add1~82_combout  ) + ( (AC[14] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~54  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!\Add1~82_combout ),
	.datae(gnd),
	.dataf(!AC[14]),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FF80000000FF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \IO_DATA[14]~input (
	.i(IO_DATA[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[14]~input_o ));
// synopsys translate_off
defparam \IO_DATA[14]~input .bus_hold = "false";
defparam \IO_DATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N42
cyclonev_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = ( \state.ex_in2~q  & ( ((\state.ex_loadi~q  & IR[10])) # (\IO_DATA[14]~input_o ) ) ) # ( !\state.ex_in2~q  & ( (\state.ex_loadi~q  & IR[10]) ) )

	.dataa(!\state.ex_loadi~q ),
	.datab(!IR[10]),
	.datac(!\IO_DATA[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.ex_in2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~2 .extended_lut = "off";
defparam \Selector13~2 .lut_mask = 64'h111111111F1F1F1F;
defparam \Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N45
cyclonev_lcell_comb \Selector13~3 (
// Equation(s):
// \Selector13~3_combout  = ( \altsyncram_component|auto_generated|q_a [14] & ( (!\state.ex_or~q  & (!\state.ex_load~q  & ((!\state.ex_xor~q ) # (AC[14])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [14] & ( (!AC[14]) # (!\state.ex_xor~q ) ) )

	.dataa(!\state.ex_or~q ),
	.datab(!\state.ex_load~q ),
	.datac(!AC[14]),
	.datad(!\state.ex_xor~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~3 .extended_lut = "off";
defparam \Selector13~3 .lut_mask = 64'hFFF0FFF088088808;
defparam \Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N24
cyclonev_lcell_comb \Selector13~4 (
// Equation(s):
// \Selector13~4_combout  = ( \Selector13~3_combout  & ( \altsyncram_component|auto_generated|q_a [14] & ( (!\Selector13~2_combout  & ((!AC[14]) # ((\Selector26~2_combout  & !\state.ex_and~q )))) ) ) ) # ( \Selector13~3_combout  & ( 
// !\altsyncram_component|auto_generated|q_a [14] & ( (!\Selector13~2_combout  & ((!AC[14]) # (\Selector26~2_combout ))) ) ) )

	.dataa(!\Selector26~2_combout ),
	.datab(!\state.ex_and~q ),
	.datac(!AC[14]),
	.datad(!\Selector13~2_combout ),
	.datae(!\Selector13~3_combout ),
	.dataf(!\altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~4 .extended_lut = "off";
defparam \Selector13~4 .lut_mask = 64'h0000F5000000F400;
defparam \Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \Selector13~5 (
// Equation(s):
// \Selector13~5_combout  = ( \Add1~57_sumout  & ( \Selector13~4_combout  & ( (!\WideOr3~0_combout ) # ((\state.ex_shift~q  & ((\Selector13~0_combout ) # (\Selector13~1_combout )))) ) ) ) # ( !\Add1~57_sumout  & ( \Selector13~4_combout  & ( 
// (\state.ex_shift~q  & ((\Selector13~0_combout ) # (\Selector13~1_combout ))) ) ) ) # ( \Add1~57_sumout  & ( !\Selector13~4_combout  ) ) # ( !\Add1~57_sumout  & ( !\Selector13~4_combout  ) )

	.dataa(!\Selector13~1_combout ),
	.datab(!\state.ex_shift~q ),
	.datac(!\WideOr3~0_combout ),
	.datad(!\Selector13~0_combout ),
	.datae(!\Add1~57_sumout ),
	.dataf(!\Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~5 .extended_lut = "off";
defparam \Selector13~5 .lut_mask = 64'hFFFFFFFF1133F1F3;
defparam \Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N50
dffeas \AC[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector13~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[14] .is_wysiwyg = "true";
defparam \AC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N54
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[30]~5 (
// Equation(s):
// \shifter|auto_generated|sbit_w[30]~5_combout  = ( AC[13] & ( (!IR[0] & (((AC[14])))) # (IR[0] & ((!IR[4]) # ((AC[15])))) ) ) # ( !AC[13] & ( (!IR[0] & (((AC[14])))) # (IR[0] & (IR[4] & ((AC[15])))) ) )

	.dataa(!IR[0]),
	.datab(!IR[4]),
	.datac(!AC[14]),
	.datad(!AC[15]),
	.datae(gnd),
	.dataf(!AC[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[30]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[30]~5 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[30]~5 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \shifter|auto_generated|sbit_w[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N6
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[28]~4 (
// Equation(s):
// \shifter|auto_generated|sbit_w[28]~4_combout  = ( AC[11] & ( (!IR[0] & (((AC[12])))) # (IR[0] & ((!IR[4]) # ((AC[13])))) ) ) # ( !AC[11] & ( (!IR[0] & (((AC[12])))) # (IR[0] & (IR[4] & ((AC[13])))) ) )

	.dataa(!IR[0]),
	.datab(!IR[4]),
	.datac(!AC[12]),
	.datad(!AC[13]),
	.datae(gnd),
	.dataf(!AC[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[28]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[28]~4 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[28]~4 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \shifter|auto_generated|sbit_w[28]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N51
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[46]~25 (
// Equation(s):
// \shifter|auto_generated|sbit_w[46]~25_combout  = ( \shifter|auto_generated|sbit_w[28]~4_combout  & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[30]~5_combout )))) # (IR[1] & ((!IR[4]) # ((AC[15])))) ) ) # ( !\shifter|auto_generated|sbit_w[28]~4_combout  
// & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[30]~5_combout )))) # (IR[1] & (IR[4] & (AC[15]))) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(!AC[15]),
	.datad(!\shifter|auto_generated|sbit_w[30]~5_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[28]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[46]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[46]~25 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[46]~25 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \shifter|auto_generated|sbit_w[46]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N42
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[58]~27 (
// Equation(s):
// \shifter|auto_generated|sbit_w[58]~27_combout  = ( \shifter|auto_generated|sbit_w[46]~25_combout  & ( (!IR[2] & (((\shifter|auto_generated|sbit_w[42]~24_combout )))) # (IR[2] & (((\shifter|auto_generated|sbit_w[38]~26_combout )) # (IR[4]))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[46]~25_combout  & ( (!IR[2] & (((\shifter|auto_generated|sbit_w[42]~24_combout )))) # (IR[2] & (!IR[4] & (\shifter|auto_generated|sbit_w[38]~26_combout ))) ) )

	.dataa(!IR[2]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[38]~26_combout ),
	.datad(!\shifter|auto_generated|sbit_w[42]~24_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[46]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[58]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[58]~27 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[58]~27 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \shifter|auto_generated|sbit_w[58]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N48
cyclonev_lcell_comb \Selector25~3 (
// Equation(s):
// \Selector25~3_combout  = ( IR[2] & ( \shifter|auto_generated|sbit_w[58]~27_combout  & ( (!\state.ex_loadi~q  & (!\Selector26~0_combout  & ((!AC[2]) # (\Selector26~2_combout )))) ) ) ) # ( !IR[2] & ( \shifter|auto_generated|sbit_w[58]~27_combout  & ( 
// (!\Selector26~0_combout  & ((!AC[2]) # (\Selector26~2_combout ))) ) ) ) # ( IR[2] & ( !\shifter|auto_generated|sbit_w[58]~27_combout  & ( (!\state.ex_loadi~q  & ((!AC[2]) # (\Selector26~2_combout ))) ) ) ) # ( !IR[2] & ( 
// !\shifter|auto_generated|sbit_w[58]~27_combout  & ( (!AC[2]) # (\Selector26~2_combout ) ) ) )

	.dataa(!\Selector26~2_combout ),
	.datab(!AC[2]),
	.datac(!\state.ex_loadi~q ),
	.datad(!\Selector26~0_combout ),
	.datae(!IR[2]),
	.dataf(!\shifter|auto_generated|sbit_w[58]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~3 .extended_lut = "off";
defparam \Selector25~3 .lut_mask = 64'hDDDDD0D0DD00D000;
defparam \Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N54
cyclonev_lcell_comb \Selector25~4 (
// Equation(s):
// \Selector25~4_combout  = ( \Selector25~3_combout  & ( \altsyncram_component|auto_generated|q_a [2] & ( (!\Selector25~0_combout  & ((!\state.ex_and~q ) # (!AC[2]))) ) ) ) # ( \Selector25~3_combout  & ( !\altsyncram_component|auto_generated|q_a [2] & ( 
// (!\Selector25~0_combout  & ((!AC[2]) # (!\state.ex_xor~q ))) ) ) )

	.dataa(!\state.ex_and~q ),
	.datab(!\Selector25~0_combout ),
	.datac(!AC[2]),
	.datad(!\state.ex_xor~q ),
	.datae(!\Selector25~3_combout ),
	.dataf(!\altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~4 .extended_lut = "off";
defparam \Selector25~4 .lut_mask = 64'h0000CCC00000C8C8;
defparam \Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N24
cyclonev_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = ( \Selector25~4_combout  & ( \Add1~9_sumout  & ( (!\WideOr3~0_combout ) # (((\IO_DATA[2]~input_o  & \state.ex_in2~q )) # (\Selector25~1_combout )) ) ) ) # ( !\Selector25~4_combout  & ( \Add1~9_sumout  ) ) # ( \Selector25~4_combout 
//  & ( !\Add1~9_sumout  & ( ((\IO_DATA[2]~input_o  & \state.ex_in2~q )) # (\Selector25~1_combout ) ) ) ) # ( !\Selector25~4_combout  & ( !\Add1~9_sumout  ) )

	.dataa(!\IO_DATA[2]~input_o ),
	.datab(!\WideOr3~0_combout ),
	.datac(!\state.ex_in2~q ),
	.datad(!\Selector25~1_combout ),
	.datae(!\Selector25~4_combout ),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~2 .extended_lut = "off";
defparam \Selector25~2 .lut_mask = 64'hFFFF05FFFFFFCDFF;
defparam \Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N26
dffeas \AC[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector25~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[2] .is_wysiwyg = "true";
defparam \AC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N57
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[18]~8 (
// Equation(s):
// \shifter|auto_generated|sbit_w[18]~8_combout  = ( AC[3] & ( (!IR[0] & (((AC[2])))) # (IR[0] & (((AC[1])) # (IR[4]))) ) ) # ( !AC[3] & ( (!IR[0] & (((AC[2])))) # (IR[0] & (!IR[4] & ((AC[1])))) ) )

	.dataa(!IR[0]),
	.datab(!IR[4]),
	.datac(!AC[2]),
	.datad(!AC[1]),
	.datae(gnd),
	.dataf(!AC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[18]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[18]~8 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[18]~8 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \shifter|auto_generated|sbit_w[18]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N39
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[36]~9 (
// Equation(s):
// \shifter|auto_generated|sbit_w[36]~9_combout  = ( \shifter|auto_generated|sbit_w[20]~7_combout  & ( (!IR[1]) # ((!IR[4] & ((\shifter|auto_generated|sbit_w[18]~8_combout ))) # (IR[4] & (\shifter|auto_generated|sbit_w[22]~2_combout ))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[20]~7_combout  & ( (IR[1] & ((!IR[4] & ((\shifter|auto_generated|sbit_w[18]~8_combout ))) # (IR[4] & (\shifter|auto_generated|sbit_w[22]~2_combout )))) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[22]~2_combout ),
	.datad(!\shifter|auto_generated|sbit_w[18]~8_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[36]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[36]~9 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[36]~9 .lut_mask = 64'h01450145ABEFABEF;
defparam \shifter|auto_generated|sbit_w[36]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N48
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( IR[2] & ( \shifter|auto_generated|sbit_w[36]~9_combout  & ( (\Selector26~1_combout  & ((!IR[4] & (\shifter|auto_generated|sbit_w[32]~36_combout )) # (IR[4] & ((\shifter|auto_generated|sbit_w[40]~3_combout ))))) ) ) ) # ( !IR[2] 
// & ( \shifter|auto_generated|sbit_w[36]~9_combout  & ( \Selector26~1_combout  ) ) ) # ( IR[2] & ( !\shifter|auto_generated|sbit_w[36]~9_combout  & ( (\Selector26~1_combout  & ((!IR[4] & (\shifter|auto_generated|sbit_w[32]~36_combout )) # (IR[4] & 
// ((\shifter|auto_generated|sbit_w[40]~3_combout ))))) ) ) )

	.dataa(!\Selector26~1_combout ),
	.datab(!\shifter|auto_generated|sbit_w[32]~36_combout ),
	.datac(!\shifter|auto_generated|sbit_w[40]~3_combout ),
	.datad(!IR[4]),
	.datae(!IR[2]),
	.dataf(!\shifter|auto_generated|sbit_w[36]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h0000110555551105;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N36
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[44]~6 (
// Equation(s):
// \shifter|auto_generated|sbit_w[44]~6_combout  = ( \shifter|auto_generated|sbit_w[26]~1_combout  & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[28]~4_combout )))) # (IR[1] & ((!IR[4]) # ((\shifter|auto_generated|sbit_w[30]~5_combout )))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[26]~1_combout  & ( (!IR[1] & (((\shifter|auto_generated|sbit_w[28]~4_combout )))) # (IR[1] & (IR[4] & (\shifter|auto_generated|sbit_w[30]~5_combout ))) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[30]~5_combout ),
	.datad(!\shifter|auto_generated|sbit_w[28]~4_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[44]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[44]~6 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[44]~6 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \shifter|auto_generated|sbit_w[44]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N45
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[60]~35 (
// Equation(s):
// \shifter|auto_generated|sbit_w[60]~35_combout  = ( \shifter|auto_generated|sbit_w[40]~3_combout  & ( (!IR[2] & (((\shifter|auto_generated|sbit_w[44]~6_combout )))) # (IR[2] & ((!IR[4]) # ((AC[15])))) ) ) # ( !\shifter|auto_generated|sbit_w[40]~3_combout  
// & ( (!IR[2] & (((\shifter|auto_generated|sbit_w[44]~6_combout )))) # (IR[2] & (IR[4] & (AC[15]))) ) )

	.dataa(!IR[2]),
	.datab(!IR[4]),
	.datac(!AC[15]),
	.datad(!\shifter|auto_generated|sbit_w[44]~6_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[40]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[60]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[60]~35 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[60]~35 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \shifter|auto_generated|sbit_w[60]~35 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \IO_DATA[4]~input (
	.i(IO_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[4]~input_o ));
// synopsys translate_off
defparam \IO_DATA[4]~input .bus_hold = "false";
defparam \IO_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N9
cyclonev_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = ( IR[4] & ( \state.ex_in2~q  & ( (\state.ex_loadi~q ) # (\IO_DATA[4]~input_o ) ) ) ) # ( !IR[4] & ( \state.ex_in2~q  & ( \IO_DATA[4]~input_o  ) ) ) # ( IR[4] & ( !\state.ex_in2~q  & ( \state.ex_loadi~q  ) ) )

	.dataa(!\IO_DATA[4]~input_o ),
	.datab(gnd),
	.datac(!\state.ex_loadi~q ),
	.datad(gnd),
	.datae(!IR[4]),
	.dataf(!\state.ex_in2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~1 .extended_lut = "off";
defparam \Selector23~1 .lut_mask = 64'h00000F0F55555F5F;
defparam \Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N57
cyclonev_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = ( \altsyncram_component|auto_generated|q_a [4] & ( (!\state.ex_load~q  & (!\state.ex_or~q  & ((!\state.ex_xor~q ) # (AC[4])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [4] & ( (!\state.ex_xor~q ) # (!AC[4]) ) )

	.dataa(!\state.ex_load~q ),
	.datab(!\state.ex_or~q ),
	.datac(!\state.ex_xor~q ),
	.datad(!AC[4]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~2 .extended_lut = "off";
defparam \Selector23~2 .lut_mask = 64'hFFF0FFF080888088;
defparam \Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N36
cyclonev_lcell_comb \Selector23~3 (
// Equation(s):
// \Selector23~3_combout  = ( AC[4] & ( \altsyncram_component|auto_generated|q_a [4] & ( (!\state.ex_and~q  & (!\Selector23~1_combout  & (\Selector26~2_combout  & \Selector23~2_combout ))) ) ) ) # ( !AC[4] & ( \altsyncram_component|auto_generated|q_a [4] & ( 
// (!\Selector23~1_combout  & \Selector23~2_combout ) ) ) ) # ( AC[4] & ( !\altsyncram_component|auto_generated|q_a [4] & ( (!\Selector23~1_combout  & (\Selector26~2_combout  & \Selector23~2_combout )) ) ) ) # ( !AC[4] & ( 
// !\altsyncram_component|auto_generated|q_a [4] & ( (!\Selector23~1_combout  & \Selector23~2_combout ) ) ) )

	.dataa(!\state.ex_and~q ),
	.datab(!\Selector23~1_combout ),
	.datac(!\Selector26~2_combout ),
	.datad(!\Selector23~2_combout ),
	.datae(!AC[4]),
	.dataf(!\altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~3 .extended_lut = "off";
defparam \Selector23~3 .lut_mask = 64'h00CC000C00CC0008;
defparam \Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N15
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \Add1~72_combout  ) + ( (AC[4] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \Add1~72_combout  ) + ( (AC[4] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~14  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!\Add1~72_combout ),
	.datae(gnd),
	.dataf(!AC[4]),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FF80000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N0
cyclonev_lcell_comb \Selector23~4 (
// Equation(s):
// \Selector23~4_combout  = ( \Selector23~3_combout  & ( \Add1~17_sumout  & ( ((!\WideOr3~0_combout ) # ((\Selector26~0_combout  & \shifter|auto_generated|sbit_w[60]~35_combout ))) # (\Selector23~0_combout ) ) ) ) # ( !\Selector23~3_combout  & ( 
// \Add1~17_sumout  ) ) # ( \Selector23~3_combout  & ( !\Add1~17_sumout  & ( ((\Selector26~0_combout  & \shifter|auto_generated|sbit_w[60]~35_combout )) # (\Selector23~0_combout ) ) ) ) # ( !\Selector23~3_combout  & ( !\Add1~17_sumout  ) )

	.dataa(!\Selector23~0_combout ),
	.datab(!\Selector26~0_combout ),
	.datac(!\WideOr3~0_combout ),
	.datad(!\shifter|auto_generated|sbit_w[60]~35_combout ),
	.datae(!\Selector23~3_combout ),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~4 .extended_lut = "off";
defparam \Selector23~4 .lut_mask = 64'hFFFF5577FFFFF5F7;
defparam \Selector23~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N2
dffeas \AC[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector23~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[4] .is_wysiwyg = "true";
defparam \AC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \Add1~73_combout  ) + ( (AC[5] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \Add1~73_combout  ) + ( (AC[5] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~18  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!\Add1~73_combout ),
	.datae(gnd),
	.dataf(!AC[5]),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FF80000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N21
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \Add1~74_combout  ) + ( (AC[6] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \Add1~74_combout  ) + ( (AC[6] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~22  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!\Add1~74_combout ),
	.datae(gnd),
	.dataf(!AC[6]),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FF80000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N27
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[55]~41 (
// Equation(s):
// \shifter|auto_generated|sbit_w[55]~41_combout  = ( IR[2] & ( \shifter|auto_generated|sbit_w[19]~19_combout  & ( (!IR[4] & ((!IR[1]) # (\shifter|auto_generated|sbit_w[17]~22_combout ))) ) ) ) # ( IR[2] & ( !\shifter|auto_generated|sbit_w[19]~19_combout  & 
// ( (\shifter|auto_generated|sbit_w[17]~22_combout  & (IR[1] & !IR[4])) ) ) )

	.dataa(gnd),
	.datab(!\shifter|auto_generated|sbit_w[17]~22_combout ),
	.datac(!IR[1]),
	.datad(!IR[4]),
	.datae(!IR[2]),
	.dataf(!\shifter|auto_generated|sbit_w[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[55]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[55]~41 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[55]~41 .lut_mask = 64'h000003000000F300;
defparam \shifter|auto_generated|sbit_w[55]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N18
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[29]~16 (
// Equation(s):
// \shifter|auto_generated|sbit_w[29]~16_combout  = ( AC[12] & ( (!IR[0] & (((AC[13])))) # (IR[0] & ((!IR[4]) # ((AC[14])))) ) ) # ( !AC[12] & ( (!IR[0] & (((AC[13])))) # (IR[0] & (IR[4] & ((AC[14])))) ) )

	.dataa(!IR[0]),
	.datab(!IR[4]),
	.datac(!AC[13]),
	.datad(!AC[14]),
	.datae(gnd),
	.dataf(!AC[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[29]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[29]~16 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[29]~16 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \shifter|auto_generated|sbit_w[29]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N30
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[55]~40 (
// Equation(s):
// \shifter|auto_generated|sbit_w[55]~40_combout  = ( \shifter|auto_generated|sbit_w[27]~13_combout  & ( (IR[4] & (IR[2] & ((!IR[1]) # (\shifter|auto_generated|sbit_w[29]~16_combout )))) ) ) # ( !\shifter|auto_generated|sbit_w[27]~13_combout  & ( (IR[1] & 
// (IR[4] & (\shifter|auto_generated|sbit_w[29]~16_combout  & IR[2]))) ) )

	.dataa(!IR[1]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[29]~16_combout ),
	.datad(!IR[2]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[27]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[55]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[55]~40 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[55]~40 .lut_mask = 64'h0001000100230023;
defparam \shifter|auto_generated|sbit_w[55]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N0
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[55]~39 (
// Equation(s):
// \shifter|auto_generated|sbit_w[55]~39_combout  = ( !IR[2] & ( \shifter|auto_generated|sbit_w[21]~18_combout  & ( (!IR[1] & (\shifter|auto_generated|sbit_w[23]~14_combout )) # (IR[1] & (((!IR[4]) # (\shifter|auto_generated|sbit_w[25]~12_combout )))) ) ) ) 
// # ( !IR[2] & ( !\shifter|auto_generated|sbit_w[21]~18_combout  & ( (!IR[1] & (\shifter|auto_generated|sbit_w[23]~14_combout )) # (IR[1] & (((IR[4] & \shifter|auto_generated|sbit_w[25]~12_combout )))) ) ) )

	.dataa(!\shifter|auto_generated|sbit_w[23]~14_combout ),
	.datab(!IR[4]),
	.datac(!IR[1]),
	.datad(!\shifter|auto_generated|sbit_w[25]~12_combout ),
	.datae(!IR[2]),
	.dataf(!\shifter|auto_generated|sbit_w[21]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[55]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[55]~39 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[55]~39 .lut_mask = 64'h505300005C5F0000;
defparam \shifter|auto_generated|sbit_w[55]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N54
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \shifter|auto_generated|sbit_w[55]~39_combout  & ( \Selector26~1_combout  ) ) # ( !\shifter|auto_generated|sbit_w[55]~39_combout  & ( (\Selector26~1_combout  & ((\shifter|auto_generated|sbit_w[55]~40_combout ) # 
// (\shifter|auto_generated|sbit_w[55]~41_combout ))) ) )

	.dataa(gnd),
	.datab(!\Selector26~1_combout ),
	.datac(!\shifter|auto_generated|sbit_w[55]~41_combout ),
	.datad(!\shifter|auto_generated|sbit_w[55]~40_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[55]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h0333033333333333;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N9
cyclonev_lcell_comb \Selector20~2 (
// Equation(s):
// \Selector20~2_combout  = ( IR[3] & ( (IR[4] & (AC[15] & \state.ex_shift~q )) ) )

	.dataa(gnd),
	.datab(!IR[4]),
	.datac(!AC[15]),
	.datad(!\state.ex_shift~q ),
	.datae(gnd),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~2 .extended_lut = "off";
defparam \Selector20~2 .lut_mask = 64'h0000000000030003;
defparam \Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N51
cyclonev_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = (\state.ex_and~q  & \altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.ex_and~q ),
	.datad(!\altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~1 .extended_lut = "off";
defparam \Selector20~1 .lut_mask = 64'h000F000F000F000F;
defparam \Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \IO_DATA[7]~input (
	.i(IO_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[7]~input_o ));
// synopsys translate_off
defparam \IO_DATA[7]~input .bus_hold = "false";
defparam \IO_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N0
cyclonev_lcell_comb \Selector20~3 (
// Equation(s):
// \Selector20~3_combout  = ( \IO_DATA[7]~input_o  & ( ((IR[7] & \state.ex_loadi~q )) # (\state.ex_in2~q ) ) ) # ( !\IO_DATA[7]~input_o  & ( (IR[7] & \state.ex_loadi~q ) ) )

	.dataa(!IR[7]),
	.datab(gnd),
	.datac(!\state.ex_in2~q ),
	.datad(!\state.ex_loadi~q ),
	.datae(gnd),
	.dataf(!\IO_DATA[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~3 .extended_lut = "off";
defparam \Selector20~3 .lut_mask = 64'h005500550F5F0F5F;
defparam \Selector20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N54
cyclonev_lcell_comb \Selector20~4 (
// Equation(s):
// \Selector20~4_combout  = ( \altsyncram_component|auto_generated|q_a [7] & ( (!\state.ex_load~q  & (!\state.ex_or~q  & ((!\state.ex_xor~q ) # (AC[7])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [7] & ( (!AC[7]) # (!\state.ex_xor~q ) ) )

	.dataa(!\state.ex_load~q ),
	.datab(!\state.ex_or~q ),
	.datac(!AC[7]),
	.datad(!\state.ex_xor~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~4 .extended_lut = "off";
defparam \Selector20~4 .lut_mask = 64'hFFF0FFF088088808;
defparam \Selector20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N42
cyclonev_lcell_comb \Selector20~5 (
// Equation(s):
// \Selector20~5_combout  = ( \Selector20~4_combout  & ( AC[7] & ( (\Selector26~2_combout  & (!\Selector20~2_combout  & (!\Selector20~1_combout  & !\Selector20~3_combout ))) ) ) ) # ( \Selector20~4_combout  & ( !AC[7] & ( (!\Selector20~2_combout  & 
// !\Selector20~3_combout ) ) ) )

	.dataa(!\Selector26~2_combout ),
	.datab(!\Selector20~2_combout ),
	.datac(!\Selector20~1_combout ),
	.datad(!\Selector20~3_combout ),
	.datae(!\Selector20~4_combout ),
	.dataf(!AC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~5 .extended_lut = "off";
defparam \Selector20~5 .lut_mask = 64'h0000CC0000004000;
defparam \Selector20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N6
cyclonev_lcell_comb \Selector20~6 (
// Equation(s):
// \Selector20~6_combout  = ( \Selector20~5_combout  & ( ((!\WideOr3~0_combout  & \Add1~29_sumout )) # (\Selector20~0_combout ) ) ) # ( !\Selector20~5_combout  )

	.dataa(!\WideOr3~0_combout ),
	.datab(gnd),
	.datac(!\Add1~29_sumout ),
	.datad(!\Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\Selector20~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~6 .extended_lut = "off";
defparam \Selector20~6 .lut_mask = 64'hFFFFFFFF0AFF0AFF;
defparam \Selector20~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N8
dffeas \AC[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[7] .is_wysiwyg = "true";
defparam \AC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N9
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[22]~2 (
// Equation(s):
// \shifter|auto_generated|sbit_w[22]~2_combout  = ( AC[5] & ( (!IR[0] & (((AC[6])))) # (IR[0] & ((!IR[4]) # ((AC[7])))) ) ) # ( !AC[5] & ( (!IR[0] & (((AC[6])))) # (IR[0] & (IR[4] & (AC[7]))) ) )

	.dataa(!IR[0]),
	.datab(!IR[4]),
	.datac(!AC[7]),
	.datad(!AC[6]),
	.datae(gnd),
	.dataf(!AC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[22]~2 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[22]~2 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \shifter|auto_generated|sbit_w[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N3
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[40]~3 (
// Equation(s):
// \shifter|auto_generated|sbit_w[40]~3_combout  = ( \shifter|auto_generated|sbit_w[24]~0_combout  & ( (!IR[1]) # ((!IR[4] & ((\shifter|auto_generated|sbit_w[22]~2_combout ))) # (IR[4] & (\shifter|auto_generated|sbit_w[26]~1_combout ))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[24]~0_combout  & ( (IR[1] & ((!IR[4] & ((\shifter|auto_generated|sbit_w[22]~2_combout ))) # (IR[4] & (\shifter|auto_generated|sbit_w[26]~1_combout )))) ) )

	.dataa(!IR[1]),
	.datab(!\shifter|auto_generated|sbit_w[26]~1_combout ),
	.datac(!IR[4]),
	.datad(!\shifter|auto_generated|sbit_w[22]~2_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[40]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[40]~3 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[40]~3 .lut_mask = 64'h01510151ABFBABFB;
defparam \shifter|auto_generated|sbit_w[40]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N12
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \Selector26~1_combout  & ( \shifter|auto_generated|sbit_w[44]~6_combout  & ( (!IR[2]) # ((!IR[4] & (\shifter|auto_generated|sbit_w[40]~3_combout )) # (IR[4] & ((AC[15])))) ) ) ) # ( \Selector26~1_combout  & ( 
// !\shifter|auto_generated|sbit_w[44]~6_combout  & ( (IR[2] & ((!IR[4] & (\shifter|auto_generated|sbit_w[40]~3_combout )) # (IR[4] & ((AC[15]))))) ) ) )

	.dataa(!\shifter|auto_generated|sbit_w[40]~3_combout ),
	.datab(!AC[15]),
	.datac(!IR[2]),
	.datad(!IR[4]),
	.datae(!\Selector26~1_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[44]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h000005030000F5F3;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N33
cyclonev_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = ( IR[2] & ( \shifter|auto_generated|sbit_w[36]~9_combout  & ( (!IR[4] & (\shifter|auto_generated|sbit_w[32]~36_combout )) # (IR[4] & ((AC[15]))) ) ) ) # ( !IR[2] & ( \shifter|auto_generated|sbit_w[36]~9_combout  & ( (!IR[4]) # 
// (AC[15]) ) ) ) # ( IR[2] & ( !\shifter|auto_generated|sbit_w[36]~9_combout  & ( (!IR[4] & (\shifter|auto_generated|sbit_w[32]~36_combout )) # (IR[4] & ((AC[15]))) ) ) ) # ( !IR[2] & ( !\shifter|auto_generated|sbit_w[36]~9_combout  & ( (IR[4] & AC[15]) ) ) 
// )

	.dataa(gnd),
	.datab(!\shifter|auto_generated|sbit_w[32]~36_combout ),
	.datac(!IR[4]),
	.datad(!AC[15]),
	.datae(!IR[2]),
	.dataf(!\shifter|auto_generated|sbit_w[36]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~1 .extended_lut = "off";
defparam \Selector15~1 .lut_mask = 64'h000F303FF0FF303F;
defparam \Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N24
cyclonev_lcell_comb \Selector15~5 (
// Equation(s):
// \Selector15~5_combout  = ( \Selector15~1_combout  & ( \Add1~49_sumout  & ( (!\Selector15~4_combout ) # ((!\WideOr3~0_combout ) # ((\Selector19~0_combout ) # (\Selector15~0_combout ))) ) ) ) # ( !\Selector15~1_combout  & ( \Add1~49_sumout  & ( 
// (!\Selector15~4_combout ) # ((!\WideOr3~0_combout ) # (\Selector15~0_combout )) ) ) ) # ( \Selector15~1_combout  & ( !\Add1~49_sumout  & ( (!\Selector15~4_combout ) # ((\Selector19~0_combout ) # (\Selector15~0_combout )) ) ) ) # ( !\Selector15~1_combout  
// & ( !\Add1~49_sumout  & ( (!\Selector15~4_combout ) # (\Selector15~0_combout ) ) ) )

	.dataa(!\Selector15~4_combout ),
	.datab(!\WideOr3~0_combout ),
	.datac(!\Selector15~0_combout ),
	.datad(!\Selector19~0_combout ),
	.datae(!\Selector15~1_combout ),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~5 .extended_lut = "off";
defparam \Selector15~5 .lut_mask = 64'hAFAFAFFFEFEFEFFF;
defparam \Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N26
dffeas \AC[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector15~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[12] .is_wysiwyg = "true";
defparam \AC[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N6
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[27]~13 (
// Equation(s):
// \shifter|auto_generated|sbit_w[27]~13_combout  = ( AC[12] & ( (!IR[0] & (((AC[11])))) # (IR[0] & (((AC[10])) # (IR[4]))) ) ) # ( !AC[12] & ( (!IR[0] & (((AC[11])))) # (IR[0] & (!IR[4] & ((AC[10])))) ) )

	.dataa(!IR[0]),
	.datab(!IR[4]),
	.datac(!AC[11]),
	.datad(!AC[10]),
	.datae(gnd),
	.dataf(!AC[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[27]~13 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[27]~13 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \shifter|auto_generated|sbit_w[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N24
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[41]~15 (
// Equation(s):
// \shifter|auto_generated|sbit_w[41]~15_combout  = ( \shifter|auto_generated|sbit_w[25]~12_combout  & ( (!IR[1]) # ((!IR[4] & ((\shifter|auto_generated|sbit_w[23]~14_combout ))) # (IR[4] & (\shifter|auto_generated|sbit_w[27]~13_combout ))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[25]~12_combout  & ( (IR[1] & ((!IR[4] & ((\shifter|auto_generated|sbit_w[23]~14_combout ))) # (IR[4] & (\shifter|auto_generated|sbit_w[27]~13_combout )))) ) )

	.dataa(!IR[1]),
	.datab(!\shifter|auto_generated|sbit_w[27]~13_combout ),
	.datac(!\shifter|auto_generated|sbit_w[23]~14_combout ),
	.datad(!IR[4]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[25]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[41]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[41]~15 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[41]~15 .lut_mask = 64'h05110511AFBBAFBB;
defparam \shifter|auto_generated|sbit_w[41]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N18
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[57]~21 (
// Equation(s):
// \shifter|auto_generated|sbit_w[57]~21_combout  = ( \shifter|auto_generated|sbit_w[45]~17_combout  & ( (!IR[2] & (((\shifter|auto_generated|sbit_w[41]~15_combout )))) # (IR[2] & (((\shifter|auto_generated|sbit_w[37]~20_combout )) # (IR[4]))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[45]~17_combout  & ( (!IR[2] & (((\shifter|auto_generated|sbit_w[41]~15_combout )))) # (IR[2] & (!IR[4] & (\shifter|auto_generated|sbit_w[37]~20_combout ))) ) )

	.dataa(!IR[2]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[37]~20_combout ),
	.datad(!\shifter|auto_generated|sbit_w[41]~15_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[45]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[57]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[57]~21 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[57]~21 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \shifter|auto_generated|sbit_w[57]~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \IO_DATA[1]~input (
	.i(IO_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[1]~input_o ));
// synopsys translate_off
defparam \IO_DATA[1]~input .bus_hold = "false";
defparam \IO_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N54
cyclonev_lcell_comb \Selector26~4 (
// Equation(s):
// \Selector26~4_combout  = ( \state.ex_in2~q  & ( ((\state.ex_loadi~q  & IR[1])) # (\IO_DATA[1]~input_o ) ) ) # ( !\state.ex_in2~q  & ( (\state.ex_loadi~q  & IR[1]) ) )

	.dataa(gnd),
	.datab(!\state.ex_loadi~q ),
	.datac(!IR[1]),
	.datad(!\IO_DATA[1]~input_o ),
	.datae(gnd),
	.dataf(!\state.ex_in2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~4 .extended_lut = "off";
defparam \Selector26~4 .lut_mask = 64'h0303030303FF03FF;
defparam \Selector26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N27
cyclonev_lcell_comb \Selector26~5 (
// Equation(s):
// \Selector26~5_combout  = ( \altsyncram_component|auto_generated|q_a [1] & ( (!\state.ex_load~q  & (!\state.ex_or~q  & ((!\state.ex_xor~q ) # (AC[1])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [1] & ( (!\state.ex_xor~q ) # (!AC[1]) ) )

	.dataa(!\state.ex_load~q ),
	.datab(!\state.ex_or~q ),
	.datac(!\state.ex_xor~q ),
	.datad(!AC[1]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~5 .extended_lut = "off";
defparam \Selector26~5 .lut_mask = 64'hFFF0FFF080888088;
defparam \Selector26~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N18
cyclonev_lcell_comb \Selector26~6 (
// Equation(s):
// \Selector26~6_combout  = ( \Selector26~5_combout  & ( \altsyncram_component|auto_generated|q_a [1] & ( (!\Selector26~4_combout  & ((!AC[1]) # ((\Selector26~2_combout  & !\state.ex_and~q )))) ) ) ) # ( \Selector26~5_combout  & ( 
// !\altsyncram_component|auto_generated|q_a [1] & ( (!\Selector26~4_combout  & ((!AC[1]) # (\Selector26~2_combout ))) ) ) )

	.dataa(!\Selector26~2_combout ),
	.datab(!\Selector26~4_combout ),
	.datac(!AC[1]),
	.datad(!\state.ex_and~q ),
	.datae(!\Selector26~5_combout ),
	.dataf(!\altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~6 .extended_lut = "off";
defparam \Selector26~6 .lut_mask = 64'h0000C4C40000C4C0;
defparam \Selector26~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N3
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[49]~23 (
// Equation(s):
// \shifter|auto_generated|sbit_w[49]~23_combout  = ( \shifter|auto_generated|sbit_w[19]~19_combout  & ( (!IR[1] & (\shifter|auto_generated|sbit_w[17]~22_combout )) # (IR[1] & ((IR[4]))) ) ) # ( !\shifter|auto_generated|sbit_w[19]~19_combout  & ( 
// (\shifter|auto_generated|sbit_w[17]~22_combout  & !IR[1]) ) )

	.dataa(gnd),
	.datab(!\shifter|auto_generated|sbit_w[17]~22_combout ),
	.datac(!IR[1]),
	.datad(!IR[4]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[49]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[49]~23 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[49]~23 .lut_mask = 64'h30303030303F303F;
defparam \shifter|auto_generated|sbit_w[49]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N12
cyclonev_lcell_comb \Selector26~3 (
// Equation(s):
// \Selector26~3_combout  = ( \shifter|auto_generated|sbit_w[49]~23_combout  & ( (\Selector26~1_combout  & ((!IR[2]) # ((\shifter|auto_generated|sbit_w[37]~20_combout  & IR[4])))) ) ) # ( !\shifter|auto_generated|sbit_w[49]~23_combout  & ( 
// (\shifter|auto_generated|sbit_w[37]~20_combout  & (\Selector26~1_combout  & (IR[2] & IR[4]))) ) )

	.dataa(!\shifter|auto_generated|sbit_w[37]~20_combout ),
	.datab(!\Selector26~1_combout ),
	.datac(!IR[2]),
	.datad(!IR[4]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[49]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~3 .extended_lut = "off";
defparam \Selector26~3 .lut_mask = 64'h0001000130313031;
defparam \Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N18
cyclonev_lcell_comb \Selector26~7 (
// Equation(s):
// \Selector26~7_combout  = ( \Selector26~3_combout  & ( \Add1~5_sumout  ) ) # ( !\Selector26~3_combout  & ( \Add1~5_sumout  & ( (!\WideOr3~0_combout ) # ((!\Selector26~6_combout ) # ((\Selector26~0_combout  & \shifter|auto_generated|sbit_w[57]~21_combout 
// ))) ) ) ) # ( \Selector26~3_combout  & ( !\Add1~5_sumout  ) ) # ( !\Selector26~3_combout  & ( !\Add1~5_sumout  & ( (!\Selector26~6_combout ) # ((\Selector26~0_combout  & \shifter|auto_generated|sbit_w[57]~21_combout )) ) ) )

	.dataa(!\Selector26~0_combout ),
	.datab(!\WideOr3~0_combout ),
	.datac(!\shifter|auto_generated|sbit_w[57]~21_combout ),
	.datad(!\Selector26~6_combout ),
	.datae(!\Selector26~3_combout ),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~7 .extended_lut = "off";
defparam \Selector26~7 .lut_mask = 64'hFF05FFFFFFCDFFFF;
defparam \Selector26~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N20
dffeas \AC[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector26~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[1] .is_wysiwyg = "true";
defparam \AC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N30
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[48]~11 (
// Equation(s):
// \shifter|auto_generated|sbit_w[48]~11_combout  = ( !IR[1] & ( AC[1] & ( (!IR[2] & ((!IR[0] & ((AC[0]))) # (IR[0] & (IR[4])))) ) ) ) # ( !IR[1] & ( !AC[1] & ( (!IR[0] & (AC[0] & !IR[2])) ) ) )

	.dataa(!IR[4]),
	.datab(!IR[0]),
	.datac(!AC[0]),
	.datad(!IR[2]),
	.datae(!IR[1]),
	.dataf(!AC[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[48]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[48]~11 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[48]~11 .lut_mask = 64'h0C0000001D000000;
defparam \shifter|auto_generated|sbit_w[48]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N36
cyclonev_lcell_comb \Selector19~5 (
// Equation(s):
// \Selector19~5_combout  = ( \shifter|auto_generated|sbit_w[48]~11_combout  & ( (\Selector19~0_combout  & ((!IR[4]) # (AC[15]))) ) ) # ( !\shifter|auto_generated|sbit_w[48]~11_combout  & ( (AC[15] & (IR[4] & \Selector19~0_combout )) ) )

	.dataa(!AC[15]),
	.datab(!IR[4]),
	.datac(!\Selector19~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[48]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~5 .extended_lut = "off";
defparam \Selector19~5 .lut_mask = 64'h010101010D0D0D0D;
defparam \Selector19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N30
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[56]~10 (
// Equation(s):
// \shifter|auto_generated|sbit_w[56]~10_combout  = ( \shifter|auto_generated|sbit_w[36]~9_combout  & ( (!IR[2] & (((\shifter|auto_generated|sbit_w[40]~3_combout )))) # (IR[2] & ((!IR[4]) # ((\shifter|auto_generated|sbit_w[44]~6_combout )))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[36]~9_combout  & ( (!IR[2] & (((\shifter|auto_generated|sbit_w[40]~3_combout )))) # (IR[2] & (IR[4] & (\shifter|auto_generated|sbit_w[44]~6_combout ))) ) )

	.dataa(!IR[2]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[44]~6_combout ),
	.datad(!\shifter|auto_generated|sbit_w[40]~3_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[36]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[56]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[56]~10 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[56]~10 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \shifter|auto_generated|sbit_w[56]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N57
cyclonev_lcell_comb \Selector19~3 (
// Equation(s):
// \Selector19~3_combout  = ( \shifter|auto_generated|sbit_w[56]~10_combout  & ( (!\Selector19~5_combout  & (!\Selector26~1_combout  & ((!\state.ex_loadi~q ) # (!IR[8])))) ) ) # ( !\shifter|auto_generated|sbit_w[56]~10_combout  & ( (!\Selector19~5_combout  & 
// ((!\state.ex_loadi~q ) # (!IR[8]))) ) )

	.dataa(!\Selector19~5_combout ),
	.datab(!\Selector26~1_combout ),
	.datac(!\state.ex_loadi~q ),
	.datad(!IR[8]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[56]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~3 .extended_lut = "off";
defparam \Selector19~3 .lut_mask = 64'hAAA0AAA088808880;
defparam \Selector19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N0
cyclonev_lcell_comb \Selector19~4 (
// Equation(s):
// \Selector19~4_combout  = ( AC[8] & ( (\Selector26~2_combout  & (\Selector19~3_combout  & ((!\state.ex_and~q ) # (!\altsyncram_component|auto_generated|q_a [8])))) ) ) # ( !AC[8] & ( \Selector19~3_combout  ) )

	.dataa(!\Selector26~2_combout ),
	.datab(!\Selector19~3_combout ),
	.datac(!\state.ex_and~q ),
	.datad(!\altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!AC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~4 .extended_lut = "off";
defparam \Selector19~4 .lut_mask = 64'h3333333311101110;
defparam \Selector19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N42
cyclonev_lcell_comb \Selector19~2 (
// Equation(s):
// \Selector19~2_combout  = ( \Selector19~4_combout  & ( \Add1~33_sumout  & ( (!\WideOr3~0_combout ) # ((!\Selector19~1_combout ) # ((\state.ex_in2~q  & \IO_DATA[8]~input_o ))) ) ) ) # ( !\Selector19~4_combout  & ( \Add1~33_sumout  ) ) # ( 
// \Selector19~4_combout  & ( !\Add1~33_sumout  & ( (!\Selector19~1_combout ) # ((\state.ex_in2~q  & \IO_DATA[8]~input_o )) ) ) ) # ( !\Selector19~4_combout  & ( !\Add1~33_sumout  ) )

	.dataa(!\state.ex_in2~q ),
	.datab(!\WideOr3~0_combout ),
	.datac(!\Selector19~1_combout ),
	.datad(!\IO_DATA[8]~input_o ),
	.datae(!\Selector19~4_combout ),
	.dataf(!\Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~2 .extended_lut = "off";
defparam \Selector19~2 .lut_mask = 64'hFFFFF0F5FFFFFCFD;
defparam \Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N44
dffeas \AC[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector19~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[8] .is_wysiwyg = "true";
defparam \AC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N12
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[24]~0 (
// Equation(s):
// \shifter|auto_generated|sbit_w[24]~0_combout  = ( AC[7] & ( (!IR[0] & (((AC[8])))) # (IR[0] & (((!IR[4])) # (AC[9]))) ) ) # ( !AC[7] & ( (!IR[0] & (((AC[8])))) # (IR[0] & (AC[9] & ((IR[4])))) ) )

	.dataa(!IR[0]),
	.datab(!AC[9]),
	.datac(!AC[8]),
	.datad(!IR[4]),
	.datae(gnd),
	.dataf(!AC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[24]~0 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[24]~0 .lut_mask = 64'h0A1B0A1B5F1B5F1B;
defparam \shifter|auto_generated|sbit_w[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N0
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[42]~24 (
// Equation(s):
// \shifter|auto_generated|sbit_w[42]~24_combout  = ( \shifter|auto_generated|sbit_w[28]~4_combout  & ( (!IR[1] & (\shifter|auto_generated|sbit_w[26]~1_combout )) # (IR[1] & (((\shifter|auto_generated|sbit_w[24]~0_combout ) # (IR[4])))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[28]~4_combout  & ( (!IR[1] & (\shifter|auto_generated|sbit_w[26]~1_combout )) # (IR[1] & (((!IR[4] & \shifter|auto_generated|sbit_w[24]~0_combout )))) ) )

	.dataa(!IR[1]),
	.datab(!\shifter|auto_generated|sbit_w[26]~1_combout ),
	.datac(!IR[4]),
	.datad(!\shifter|auto_generated|sbit_w[24]~0_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[28]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[42]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[42]~24 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[42]~24 .lut_mask = 64'h2272227227772777;
defparam \shifter|auto_generated|sbit_w[42]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N33
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[62]~38 (
// Equation(s):
// \shifter|auto_generated|sbit_w[62]~38_combout  = ( \shifter|auto_generated|sbit_w[46]~25_combout  & ( (!IR[2]) # ((!IR[4] & (\shifter|auto_generated|sbit_w[42]~24_combout )) # (IR[4] & ((AC[15])))) ) ) # ( !\shifter|auto_generated|sbit_w[46]~25_combout  & 
// ( (IR[2] & ((!IR[4] & (\shifter|auto_generated|sbit_w[42]~24_combout )) # (IR[4] & ((AC[15]))))) ) )

	.dataa(!IR[4]),
	.datab(!IR[2]),
	.datac(!\shifter|auto_generated|sbit_w[42]~24_combout ),
	.datad(!AC[15]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[46]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[62]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[62]~38 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[62]~38 .lut_mask = 64'h02130213CEDFCEDF;
defparam \shifter|auto_generated|sbit_w[62]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N0
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( \shifter|auto_generated|sbit_w[42]~24_combout  & ( \shifter|auto_generated|sbit_w[34]~28_combout  & ( (\Selector26~1_combout  & ((IR[2]) # (\shifter|auto_generated|sbit_w[38]~26_combout ))) ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[42]~24_combout  & ( \shifter|auto_generated|sbit_w[34]~28_combout  & ( (\Selector26~1_combout  & ((!IR[2] & (\shifter|auto_generated|sbit_w[38]~26_combout )) # (IR[2] & ((!IR[4]))))) ) ) ) # ( 
// \shifter|auto_generated|sbit_w[42]~24_combout  & ( !\shifter|auto_generated|sbit_w[34]~28_combout  & ( (\Selector26~1_combout  & ((!IR[2] & (\shifter|auto_generated|sbit_w[38]~26_combout )) # (IR[2] & ((IR[4]))))) ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[42]~24_combout  & ( !\shifter|auto_generated|sbit_w[34]~28_combout  & ( (\shifter|auto_generated|sbit_w[38]~26_combout  & (\Selector26~1_combout  & !IR[2])) ) ) )

	.dataa(!\shifter|auto_generated|sbit_w[38]~26_combout ),
	.datab(!\Selector26~1_combout ),
	.datac(!IR[4]),
	.datad(!IR[2]),
	.datae(!\shifter|auto_generated|sbit_w[42]~24_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[34]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h1100110311301133;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \IO_DATA[6]~input (
	.i(IO_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[6]~input_o ));
// synopsys translate_off
defparam \IO_DATA[6]~input .bus_hold = "false";
defparam \IO_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N6
cyclonev_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( \state.ex_in2~q  & ( ((\state.ex_loadi~q  & IR[6])) # (\IO_DATA[6]~input_o ) ) ) # ( !\state.ex_in2~q  & ( (\state.ex_loadi~q  & IR[6]) ) )

	.dataa(!\IO_DATA[6]~input_o ),
	.datab(!\state.ex_loadi~q ),
	.datac(!IR[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.ex_in2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'h0303030357575757;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N30
cyclonev_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = ( \altsyncram_component|auto_generated|q_a [6] & ( (!\state.ex_or~q  & (!\state.ex_load~q  & ((!\state.ex_xor~q ) # (AC[6])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [6] & ( (!AC[6]) # (!\state.ex_xor~q ) ) )

	.dataa(!\state.ex_or~q ),
	.datab(!AC[6]),
	.datac(!\state.ex_xor~q ),
	.datad(!\state.ex_load~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~2 .extended_lut = "off";
defparam \Selector21~2 .lut_mask = 64'hFCFCFCFCA200A200;
defparam \Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N0
cyclonev_lcell_comb \Selector21~3 (
// Equation(s):
// \Selector21~3_combout  = ( \Selector26~2_combout  & ( AC[6] & ( (!\Selector21~1_combout  & (\Selector21~2_combout  & ((!\altsyncram_component|auto_generated|q_a [6]) # (!\state.ex_and~q )))) ) ) ) # ( \Selector26~2_combout  & ( !AC[6] & ( 
// (!\Selector21~1_combout  & \Selector21~2_combout ) ) ) ) # ( !\Selector26~2_combout  & ( !AC[6] & ( (!\Selector21~1_combout  & \Selector21~2_combout ) ) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [6]),
	.datab(!\Selector21~1_combout ),
	.datac(!\state.ex_and~q ),
	.datad(!\Selector21~2_combout ),
	.datae(!\Selector26~2_combout ),
	.dataf(!AC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~3 .extended_lut = "off";
defparam \Selector21~3 .lut_mask = 64'h00CC00CC000000C8;
defparam \Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N12
cyclonev_lcell_comb \Selector21~4 (
// Equation(s):
// \Selector21~4_combout  = ( \Selector21~3_combout  & ( \Add1~25_sumout  & ( (!\WideOr3~0_combout ) # (((\Selector26~0_combout  & \shifter|auto_generated|sbit_w[62]~38_combout )) # (\Selector21~0_combout )) ) ) ) # ( !\Selector21~3_combout  & ( 
// \Add1~25_sumout  ) ) # ( \Selector21~3_combout  & ( !\Add1~25_sumout  & ( ((\Selector26~0_combout  & \shifter|auto_generated|sbit_w[62]~38_combout )) # (\Selector21~0_combout ) ) ) ) # ( !\Selector21~3_combout  & ( !\Add1~25_sumout  ) )

	.dataa(!\Selector26~0_combout ),
	.datab(!\shifter|auto_generated|sbit_w[62]~38_combout ),
	.datac(!\WideOr3~0_combout ),
	.datad(!\Selector21~0_combout ),
	.datae(!\Selector21~3_combout ),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~4 .extended_lut = "off";
defparam \Selector21~4 .lut_mask = 64'hFFFF11FFFFFFF1FF;
defparam \Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N14
dffeas \AC[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector21~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[6] .is_wysiwyg = "true";
defparam \AC[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N9
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[21]~18 (
// Equation(s):
// \shifter|auto_generated|sbit_w[21]~18_combout  = ( AC[4] & ( (!IR[0] & (((AC[5])))) # (IR[0] & ((!IR[4]) # ((AC[6])))) ) ) # ( !AC[4] & ( (!IR[0] & (((AC[5])))) # (IR[0] & (IR[4] & (AC[6]))) ) )

	.dataa(!IR[0]),
	.datab(!IR[4]),
	.datac(!AC[6]),
	.datad(!AC[5]),
	.datae(gnd),
	.dataf(!AC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[21]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[21]~18 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[21]~18 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \shifter|auto_generated|sbit_w[21]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N27
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[37]~20 (
// Equation(s):
// \shifter|auto_generated|sbit_w[37]~20_combout  = ( \shifter|auto_generated|sbit_w[19]~19_combout  & ( (!IR[1] & (\shifter|auto_generated|sbit_w[21]~18_combout )) # (IR[1] & (((!IR[4]) # (\shifter|auto_generated|sbit_w[23]~14_combout )))) ) ) # ( 
// !\shifter|auto_generated|sbit_w[19]~19_combout  & ( (!IR[1] & (\shifter|auto_generated|sbit_w[21]~18_combout )) # (IR[1] & (((IR[4] & \shifter|auto_generated|sbit_w[23]~14_combout )))) ) )

	.dataa(!\shifter|auto_generated|sbit_w[21]~18_combout ),
	.datab(!IR[1]),
	.datac(!IR[4]),
	.datad(!\shifter|auto_generated|sbit_w[23]~14_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[37]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[37]~20 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[37]~20 .lut_mask = 64'h4447444774777477;
defparam \shifter|auto_generated|sbit_w[37]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N51
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[53]~37 (
// Equation(s):
// \shifter|auto_generated|sbit_w[53]~37_combout  = ( !IR[1] & ( (!IR[4] & (\shifter|auto_generated|sbit_w[17]~22_combout  & IR[2])) ) )

	.dataa(!IR[4]),
	.datab(gnd),
	.datac(!\shifter|auto_generated|sbit_w[17]~22_combout ),
	.datad(!IR[2]),
	.datae(gnd),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[53]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[53]~37 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[53]~37 .lut_mask = 64'h000A000A00000000;
defparam \shifter|auto_generated|sbit_w[53]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N15
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \shifter|auto_generated|sbit_w[37]~20_combout  & ( \shifter|auto_generated|sbit_w[53]~37_combout  & ( (!IR[4] & IR[3]) ) ) ) # ( !\shifter|auto_generated|sbit_w[37]~20_combout  & ( \shifter|auto_generated|sbit_w[53]~37_combout  
// & ( (!IR[4] & IR[3]) ) ) ) # ( \shifter|auto_generated|sbit_w[37]~20_combout  & ( !\shifter|auto_generated|sbit_w[53]~37_combout  & ( (!IR[2] & (!IR[4] & IR[3])) ) ) )

	.dataa(!IR[2]),
	.datab(!IR[4]),
	.datac(!IR[3]),
	.datad(gnd),
	.datae(!\shifter|auto_generated|sbit_w[37]~20_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[53]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h000008080C0C0C0C;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \IO_DATA[13]~input (
	.i(IO_DATA[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[13]~input_o ));
// synopsys translate_off
defparam \IO_DATA[13]~input .bus_hold = "false";
defparam \IO_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N0
cyclonev_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = ( \state.ex_loadi~q  & ( ((\state.ex_in2~q  & \IO_DATA[13]~input_o )) # (IR[10]) ) ) # ( !\state.ex_loadi~q  & ( (\state.ex_in2~q  & \IO_DATA[13]~input_o ) ) )

	.dataa(!\state.ex_in2~q ),
	.datab(gnd),
	.datac(!\IO_DATA[13]~input_o ),
	.datad(!IR[10]),
	.datae(gnd),
	.dataf(!\state.ex_loadi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~2 .extended_lut = "off";
defparam \Selector14~2 .lut_mask = 64'h0505050505FF05FF;
defparam \Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \Selector14~3 (
// Equation(s):
// \Selector14~3_combout  = ( \altsyncram_component|auto_generated|q_a [13] & ( (!\state.ex_load~q  & (!\state.ex_or~q  & ((!\state.ex_xor~q ) # (AC[13])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [13] & ( (!AC[13]) # (!\state.ex_xor~q ) ) )

	.dataa(!\state.ex_load~q ),
	.datab(!\state.ex_or~q ),
	.datac(!AC[13]),
	.datad(!\state.ex_xor~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~3 .extended_lut = "off";
defparam \Selector14~3 .lut_mask = 64'hFFF0FFF088088808;
defparam \Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N6
cyclonev_lcell_comb \Selector14~4 (
// Equation(s):
// \Selector14~4_combout  = ( \Selector26~2_combout  & ( \Selector14~3_combout  & ( (!\Selector14~2_combout  & ((!\altsyncram_component|auto_generated|q_a [13]) # ((!\state.ex_and~q ) # (!AC[13])))) ) ) ) # ( !\Selector26~2_combout  & ( \Selector14~3_combout 
//  & ( (!\Selector14~2_combout  & !AC[13]) ) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [13]),
	.datab(!\state.ex_and~q ),
	.datac(!\Selector14~2_combout ),
	.datad(!AC[13]),
	.datae(!\Selector26~2_combout ),
	.dataf(!\Selector14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~4 .extended_lut = "off";
defparam \Selector14~4 .lut_mask = 64'h00000000F000F0E0;
defparam \Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N39
cyclonev_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = ( \shifter|auto_generated|sbit_w[41]~15_combout  & ( \shifter|auto_generated|sbit_w[45]~17_combout  & ( (!IR[4] & (((!IR[3])))) # (IR[4] & (((!IR[2] & !IR[3])) # (AC[15]))) ) ) ) # ( !\shifter|auto_generated|sbit_w[41]~15_combout  
// & ( \shifter|auto_generated|sbit_w[45]~17_combout  & ( (!AC[15] & (!IR[2] & (!IR[3]))) # (AC[15] & (((!IR[2] & !IR[3])) # (IR[4]))) ) ) ) # ( \shifter|auto_generated|sbit_w[41]~15_combout  & ( !\shifter|auto_generated|sbit_w[45]~17_combout  & ( (!IR[3] & 
// (IR[2] & ((!IR[4]) # (AC[15])))) # (IR[3] & (AC[15] & ((IR[4])))) ) ) ) # ( !\shifter|auto_generated|sbit_w[41]~15_combout  & ( !\shifter|auto_generated|sbit_w[45]~17_combout  & ( (AC[15] & (IR[4] & ((IR[3]) # (IR[2])))) ) ) )

	.dataa(!AC[15]),
	.datab(!IR[2]),
	.datac(!IR[3]),
	.datad(!IR[4]),
	.datae(!\shifter|auto_generated|sbit_w[41]~15_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[45]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~1 .extended_lut = "off";
defparam \Selector14~1 .lut_mask = 64'h00153015C0D5F0D5;
defparam \Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \Selector14~5 (
// Equation(s):
// \Selector14~5_combout  = ( \Add1~53_sumout  & ( \Selector14~1_combout  & ( (!\WideOr3~0_combout ) # ((!\Selector14~4_combout ) # (\state.ex_shift~q )) ) ) ) # ( !\Add1~53_sumout  & ( \Selector14~1_combout  & ( (!\Selector14~4_combout ) # 
// (\state.ex_shift~q ) ) ) ) # ( \Add1~53_sumout  & ( !\Selector14~1_combout  & ( (!\WideOr3~0_combout ) # ((!\Selector14~4_combout ) # ((\state.ex_shift~q  & \Selector14~0_combout ))) ) ) ) # ( !\Add1~53_sumout  & ( !\Selector14~1_combout  & ( 
// (!\Selector14~4_combout ) # ((\state.ex_shift~q  & \Selector14~0_combout )) ) ) )

	.dataa(!\WideOr3~0_combout ),
	.datab(!\state.ex_shift~q ),
	.datac(!\Selector14~0_combout ),
	.datad(!\Selector14~4_combout ),
	.datae(!\Add1~53_sumout ),
	.dataf(!\Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~5 .extended_lut = "off";
defparam \Selector14~5 .lut_mask = 64'hFF03FFABFF33FFBB;
defparam \Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N56
dffeas \AC[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector14~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[13] .is_wysiwyg = "true";
defparam \AC[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N51
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[43]~29 (
// Equation(s):
// \shifter|auto_generated|sbit_w[43]~29_combout  = ( IR[0] & ( (IR[1] & (AC[14] & IR[4])) ) ) # ( !IR[0] & ( (IR[1] & (AC[13] & IR[4])) ) )

	.dataa(!IR[1]),
	.datab(!AC[13]),
	.datac(!AC[14]),
	.datad(!IR[4]),
	.datae(gnd),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[43]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[43]~29 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[43]~29 .lut_mask = 64'h0011001100050005;
defparam \shifter|auto_generated|sbit_w[43]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N21
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[43]~30 (
// Equation(s):
// \shifter|auto_generated|sbit_w[43]~30_combout  = ( IR[1] & ( (!IR[4] & ((!IR[0] & (AC[9])) # (IR[0] & ((AC[8]))))) ) )

	.dataa(!IR[0]),
	.datab(!IR[4]),
	.datac(!AC[9]),
	.datad(!AC[8]),
	.datae(gnd),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[43]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[43]~30 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[43]~30 .lut_mask = 64'h00000000084C084C;
defparam \shifter|auto_generated|sbit_w[43]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N48
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[43]~31 (
// Equation(s):
// \shifter|auto_generated|sbit_w[43]~31_combout  = ( \shifter|auto_generated|sbit_w[27]~13_combout  & ( (IR[1] & (!\shifter|auto_generated|sbit_w[43]~29_combout  & !\shifter|auto_generated|sbit_w[43]~30_combout )) ) ) # ( 
// !\shifter|auto_generated|sbit_w[27]~13_combout  & ( (!\shifter|auto_generated|sbit_w[43]~29_combout  & !\shifter|auto_generated|sbit_w[43]~30_combout ) ) )

	.dataa(!IR[1]),
	.datab(gnd),
	.datac(!\shifter|auto_generated|sbit_w[43]~29_combout ),
	.datad(!\shifter|auto_generated|sbit_w[43]~30_combout ),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[27]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[43]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[43]~31 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[43]~31 .lut_mask = 64'hF000F00050005000;
defparam \shifter|auto_generated|sbit_w[43]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N18
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \shifter|auto_generated|sbit_w[43]~31_combout  & ( \shifter|auto_generated|sbit_w[39]~32_combout  & ( (!IR[3] & (IR[2] & ((!IR[4]) # (AC[15])))) ) ) ) # ( !\shifter|auto_generated|sbit_w[43]~31_combout  & ( 
// \shifter|auto_generated|sbit_w[39]~32_combout  & ( (!IR[3] & (((!IR[4]) # (!IR[2])) # (AC[15]))) ) ) ) # ( \shifter|auto_generated|sbit_w[43]~31_combout  & ( !\shifter|auto_generated|sbit_w[39]~32_combout  & ( (AC[15] & (IR[4] & (!IR[3] & IR[2]))) ) ) ) # 
// ( !\shifter|auto_generated|sbit_w[43]~31_combout  & ( !\shifter|auto_generated|sbit_w[39]~32_combout  & ( (!IR[3] & ((!IR[2]) # ((AC[15] & IR[4])))) ) ) )

	.dataa(!AC[15]),
	.datab(!IR[4]),
	.datac(!IR[3]),
	.datad(!IR[2]),
	.datae(!\shifter|auto_generated|sbit_w[43]~31_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[39]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'hF0100010F0D000D0;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \IO_DATA[11]~input (
	.i(IO_DATA[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[11]~input_o ));
// synopsys translate_off
defparam \IO_DATA[11]~input .bus_hold = "false";
defparam \IO_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N18
cyclonev_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = ( \state.ex_loadi~q  & ( ((\state.ex_in2~q  & \IO_DATA[11]~input_o )) # (IR[10]) ) ) # ( !\state.ex_loadi~q  & ( (\state.ex_in2~q  & \IO_DATA[11]~input_o ) ) )

	.dataa(!\state.ex_in2~q ),
	.datab(gnd),
	.datac(!\IO_DATA[11]~input_o ),
	.datad(!IR[10]),
	.datae(gnd),
	.dataf(!\state.ex_loadi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~2 .extended_lut = "off";
defparam \Selector16~2 .lut_mask = 64'h0505050505FF05FF;
defparam \Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N51
cyclonev_lcell_comb \Selector16~3 (
// Equation(s):
// \Selector16~3_combout  = ( \state.ex_xor~q  & ( (!\altsyncram_component|auto_generated|q_a [11] & (((!AC[11])))) # (\altsyncram_component|auto_generated|q_a [11] & (!\state.ex_load~q  & (AC[11] & !\state.ex_or~q ))) ) ) # ( !\state.ex_xor~q  & ( 
// (!\altsyncram_component|auto_generated|q_a [11]) # ((!\state.ex_load~q  & !\state.ex_or~q )) ) )

	.dataa(!\state.ex_load~q ),
	.datab(!\altsyncram_component|auto_generated|q_a [11]),
	.datac(!AC[11]),
	.datad(!\state.ex_or~q ),
	.datae(gnd),
	.dataf(!\state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~3 .extended_lut = "off";
defparam \Selector16~3 .lut_mask = 64'hEECCEECCC2C0C2C0;
defparam \Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N30
cyclonev_lcell_comb \Selector16~4 (
// Equation(s):
// \Selector16~4_combout  = ( \altsyncram_component|auto_generated|q_a [11] & ( \Selector16~3_combout  & ( (!\Selector16~2_combout  & ((!AC[11]) # ((!\state.ex_and~q  & \Selector26~2_combout )))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [11] & ( 
// \Selector16~3_combout  & ( (!\Selector16~2_combout  & ((!AC[11]) # (\Selector26~2_combout ))) ) ) )

	.dataa(!\state.ex_and~q ),
	.datab(!\Selector26~2_combout ),
	.datac(!AC[11]),
	.datad(!\Selector16~2_combout ),
	.datae(!\altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~4 .extended_lut = "off";
defparam \Selector16~4 .lut_mask = 64'h00000000F300F200;
defparam \Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N3
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( \shifter|auto_generated|sbit_w[35]~34_combout  & ( IR[3] & ( (!IR[4] & ((!IR[2]))) # (IR[4] & (AC[15])) ) ) ) # ( !\shifter|auto_generated|sbit_w[35]~34_combout  & ( IR[3] & ( (AC[15] & IR[4]) ) ) )

	.dataa(!AC[15]),
	.datab(!IR[4]),
	.datac(!IR[2]),
	.datad(gnd),
	.datae(!\shifter|auto_generated|sbit_w[35]~34_combout ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h000000001111D1D1;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N24
cyclonev_lcell_comb \Selector16~5 (
// Equation(s):
// \Selector16~5_combout  = ( \Selector16~1_combout  & ( \Add1~45_sumout  & ( ((!\WideOr3~0_combout ) # (!\Selector16~4_combout )) # (\state.ex_shift~q ) ) ) ) # ( !\Selector16~1_combout  & ( \Add1~45_sumout  & ( (!\WideOr3~0_combout ) # 
// ((!\Selector16~4_combout ) # ((\Selector16~0_combout  & \state.ex_shift~q ))) ) ) ) # ( \Selector16~1_combout  & ( !\Add1~45_sumout  & ( (!\Selector16~4_combout ) # (\state.ex_shift~q ) ) ) ) # ( !\Selector16~1_combout  & ( !\Add1~45_sumout  & ( 
// (!\Selector16~4_combout ) # ((\Selector16~0_combout  & \state.ex_shift~q )) ) ) )

	.dataa(!\Selector16~0_combout ),
	.datab(!\state.ex_shift~q ),
	.datac(!\WideOr3~0_combout ),
	.datad(!\Selector16~4_combout ),
	.datae(!\Selector16~1_combout ),
	.dataf(!\Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~5 .extended_lut = "off";
defparam \Selector16~5 .lut_mask = 64'hFF11FF33FFF1FFF3;
defparam \Selector16~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N26
dffeas \AC[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector16~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[11] .is_wysiwyg = "true";
defparam \AC[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({AC[14],AC[13],AC[12],AC[11],AC[10]}),
	.portaaddr({\next_mem_addr[10]~10_combout ,\next_mem_addr[9]~9_combout ,\next_mem_addr[8]~8_combout ,\next_mem_addr[7]~7_combout ,\next_mem_addr[6]~6_combout ,\next_mem_addr[5]~5_combout ,\next_mem_addr[4]~4_combout ,\next_mem_addr[3]~3_combout ,\next_mem_addr[2]~2_combout ,
\next_mem_addr[1]~1_combout ,\next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a10 .init_file = "PixelTest.mif";
defparam \altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qm24:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A310CE";
// synopsys translate_on

// Location: FF_X75_Y4_N56
dffeas \IR[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[10] .is_wysiwyg = "true";
defparam \IR[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N45
cyclonev_lcell_comb \PC_stack[9][10]~feeder (
// Equation(s):
// \PC_stack[9][10]~feeder_combout  = ( \PC_stack[8][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_stack[8][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[9][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[9][10]~feeder .extended_lut = "off";
defparam \PC_stack[9][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_stack[9][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N47
dffeas \PC_stack[9][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][10] .is_wysiwyg = "true";
defparam \PC_stack[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N42
cyclonev_lcell_comb \PC_stack[8][10]~feeder (
// Equation(s):
// \PC_stack[8][10]~feeder_combout  = ( \PC_stack[9][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_stack[9][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][10]~feeder .extended_lut = "off";
defparam \PC_stack[8][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_stack[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N44
dffeas \PC_stack[8][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][10]~feeder_combout ),
	.asdata(\PC_stack[7][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][10] .is_wysiwyg = "true";
defparam \PC_stack[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N33
cyclonev_lcell_comb \PC_stack[7][10]~feeder (
// Equation(s):
// \PC_stack[7][10]~feeder_combout  = \PC_stack[8][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[8][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][10]~feeder .extended_lut = "off";
defparam \PC_stack[7][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[7][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N35
dffeas \PC_stack[7][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][10]~feeder_combout ),
	.asdata(\PC_stack[6][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][10] .is_wysiwyg = "true";
defparam \PC_stack[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N30
cyclonev_lcell_comb \PC_stack[6][10]~feeder (
// Equation(s):
// \PC_stack[6][10]~feeder_combout  = \PC_stack[7][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[7][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][10]~feeder .extended_lut = "off";
defparam \PC_stack[6][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N32
dffeas \PC_stack[6][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][10]~feeder_combout ),
	.asdata(\PC_stack[5][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][10] .is_wysiwyg = "true";
defparam \PC_stack[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N21
cyclonev_lcell_comb \PC_stack[5][10]~feeder (
// Equation(s):
// \PC_stack[5][10]~feeder_combout  = \PC_stack[6][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[6][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][10]~feeder .extended_lut = "off";
defparam \PC_stack[5][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N23
dffeas \PC_stack[5][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][10]~feeder_combout ),
	.asdata(\PC_stack[4][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][10] .is_wysiwyg = "true";
defparam \PC_stack[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N18
cyclonev_lcell_comb \PC_stack[4][10]~feeder (
// Equation(s):
// \PC_stack[4][10]~feeder_combout  = \PC_stack[5][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[5][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][10]~feeder .extended_lut = "off";
defparam \PC_stack[4][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[4][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N20
dffeas \PC_stack[4][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][10]~feeder_combout ),
	.asdata(\PC_stack[3][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][10] .is_wysiwyg = "true";
defparam \PC_stack[4][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N9
cyclonev_lcell_comb \PC_stack[3][10]~feeder (
// Equation(s):
// \PC_stack[3][10]~feeder_combout  = \PC_stack[4][10]~q 

	.dataa(!\PC_stack[4][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][10]~feeder .extended_lut = "off";
defparam \PC_stack[3][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[3][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N11
dffeas \PC_stack[3][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][10]~feeder_combout ),
	.asdata(\PC_stack[2][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][10] .is_wysiwyg = "true";
defparam \PC_stack[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N57
cyclonev_lcell_comb \PC_stack[2][10]~feeder (
// Equation(s):
// \PC_stack[2][10]~feeder_combout  = \PC_stack[3][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[3][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][10]~feeder .extended_lut = "off";
defparam \PC_stack[2][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N59
dffeas \PC_stack[2][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][10]~feeder_combout ),
	.asdata(\PC_stack[1][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][10] .is_wysiwyg = "true";
defparam \PC_stack[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N6
cyclonev_lcell_comb \PC_stack[1][10]~feeder (
// Equation(s):
// \PC_stack[1][10]~feeder_combout  = \PC_stack[2][10]~q 

	.dataa(gnd),
	.datab(!\PC_stack[2][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][10]~feeder .extended_lut = "off";
defparam \PC_stack[1][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N8
dffeas \PC_stack[1][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][10]~feeder_combout ),
	.asdata(\PC_stack[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][10] .is_wysiwyg = "true";
defparam \PC_stack[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N54
cyclonev_lcell_comb \PC_stack[0][10]~feeder (
// Equation(s):
// \PC_stack[0][10]~feeder_combout  = \PC_stack[1][10]~q 

	.dataa(gnd),
	.datab(!\PC_stack[1][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][10]~feeder .extended_lut = "off";
defparam \PC_stack[0][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N56
dffeas \PC_stack[0][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][10]~feeder_combout ),
	.asdata(PC[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][10] .is_wysiwyg = "true";
defparam \PC_stack[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N45
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \altsyncram_component|auto_generated|q_a [10] & ( (((\state.ex_iload~DUPLICATE_q ) # (\state.ex_istore2~q )) # (IR[10])) # (\state.decode~q ) ) ) # ( !\altsyncram_component|auto_generated|q_a [10] & ( (!\state.decode~q  & (IR[10] 
// & (!\state.ex_istore2~q  & !\state.ex_iload~DUPLICATE_q ))) ) )

	.dataa(!\state.decode~q ),
	.datab(!IR[10]),
	.datac(!\state.ex_istore2~q ),
	.datad(!\state.ex_iload~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h200020007FFF7FFF;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( PC[10] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!PC[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N57
cyclonev_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = ( \Add0~41_sumout  & ( (!\state.ex_return~q  & (((\Selector1~0_combout )) # (\state.fetch~DUPLICATE_q ))) # (\state.ex_return~q  & (((\PC_stack[0][10]~q )))) ) ) # ( !\Add0~41_sumout  & ( (!\state.ex_return~q  & 
// (!\state.fetch~DUPLICATE_q  & ((\Selector1~0_combout )))) # (\state.ex_return~q  & (((\PC_stack[0][10]~q )))) ) )

	.dataa(!\state.ex_return~q ),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!\PC_stack[0][10]~q ),
	.datad(!\Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~1 .extended_lut = "off";
defparam \Selector1~1 .lut_mask = 64'h058D058D27AF27AF;
defparam \Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N59
dffeas \PC[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N57
cyclonev_lcell_comb \next_mem_addr[10]~10 (
// Equation(s):
// \next_mem_addr[10]~10_combout  = ( \WideNor0~combout  & ( \altsyncram_component|auto_generated|q_a [10] & ( (!\state.fetch~q  & (IR[10])) # (\state.fetch~q  & ((PC[10]))) ) ) ) # ( !\WideNor0~combout  & ( \altsyncram_component|auto_generated|q_a [10] & ( 
// (!\state.fetch~q ) # (PC[10]) ) ) ) # ( \WideNor0~combout  & ( !\altsyncram_component|auto_generated|q_a [10] & ( (!\state.fetch~q  & (IR[10])) # (\state.fetch~q  & ((PC[10]))) ) ) ) # ( !\WideNor0~combout  & ( !\altsyncram_component|auto_generated|q_a 
// [10] & ( (\state.fetch~q  & PC[10]) ) ) )

	.dataa(!\state.fetch~q ),
	.datab(gnd),
	.datac(!IR[10]),
	.datad(!PC[10]),
	.datae(!\WideNor0~combout ),
	.dataf(!\altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[10]~10 .extended_lut = "off";
defparam \next_mem_addr[10]~10 .lut_mask = 64'h00550A5FAAFF0A5F;
defparam \next_mem_addr[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({AC[9],AC[8],AC[7],AC[6],AC[5]}),
	.portaaddr({\next_mem_addr[10]~10_combout ,\next_mem_addr[9]~9_combout ,\next_mem_addr[8]~8_combout ,\next_mem_addr[7]~7_combout ,\next_mem_addr[6]~6_combout ,\next_mem_addr[5]~5_combout ,\next_mem_addr[4]~4_combout ,\next_mem_addr[3]~3_combout ,\next_mem_addr[2]~2_combout ,
\next_mem_addr[1]~1_combout ,\next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a5 .init_file = "PixelTest.mif";
defparam \altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qm24:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a5 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280A0";
// synopsys translate_on

// Location: FF_X75_Y4_N32
dffeas \IR[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[9] .is_wysiwyg = "true";
defparam \IR[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N18
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \state.ex_iload~DUPLICATE_q  & ( \altsyncram_component|auto_generated|q_a [9] ) ) # ( !\state.ex_iload~DUPLICATE_q  & ( \altsyncram_component|auto_generated|q_a [9] & ( ((\state.decode~q ) # (\state.ex_istore2~q )) # (IR[9]) ) ) 
// ) # ( !\state.ex_iload~DUPLICATE_q  & ( !\altsyncram_component|auto_generated|q_a [9] & ( (IR[9] & (!\state.ex_istore2~q  & !\state.decode~q )) ) ) )

	.dataa(!IR[9]),
	.datab(!\state.ex_istore2~q ),
	.datac(!\state.decode~q ),
	.datad(gnd),
	.datae(!\state.ex_iload~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h404000007F7FFFFF;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N42
cyclonev_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = ( \Selector2~0_combout  & ( (!\state.ex_return~q  & ((!\state.fetch~DUPLICATE_q ) # ((\Add0~37_sumout )))) # (\state.ex_return~q  & (((\PC_stack[0][9]~q )))) ) ) # ( !\Selector2~0_combout  & ( (!\state.ex_return~q  & 
// (\state.fetch~DUPLICATE_q  & (\Add0~37_sumout ))) # (\state.ex_return~q  & (((\PC_stack[0][9]~q )))) ) )

	.dataa(!\state.ex_return~q ),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!\Add0~37_sumout ),
	.datad(!\PC_stack[0][9]~q ),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~1 .extended_lut = "off";
defparam \Selector2~1 .lut_mask = 64'h025702578ADF8ADF;
defparam \Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N44
dffeas \PC[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N39
cyclonev_lcell_comb \next_mem_addr[9]~9 (
// Equation(s):
// \next_mem_addr[9]~9_combout  = ( \altsyncram_component|auto_generated|q_a [9] & ( (!\state.fetch~DUPLICATE_q  & ((!\WideNor0~combout ) # ((IR[9])))) # (\state.fetch~DUPLICATE_q  & (((PC[9])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [9] & ( 
// (!\state.fetch~DUPLICATE_q  & (\WideNor0~combout  & ((IR[9])))) # (\state.fetch~DUPLICATE_q  & (((PC[9])))) ) )

	.dataa(!\state.fetch~DUPLICATE_q ),
	.datab(!\WideNor0~combout ),
	.datac(!PC[9]),
	.datad(!IR[9]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[9]~9 .extended_lut = "off";
defparam \next_mem_addr[9]~9 .lut_mask = 64'h052705278DAF8DAF;
defparam \next_mem_addr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N6
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \state.decode~q  & ( \altsyncram_component|auto_generated|q_a [8] ) ) # ( !\state.decode~q  & ( (!\state.ex_istore2~q  & ((!\state.ex_iload~DUPLICATE_q  & ((IR[8]))) # (\state.ex_iload~DUPLICATE_q  & 
// (\altsyncram_component|auto_generated|q_a [8])))) # (\state.ex_istore2~q  & (\altsyncram_component|auto_generated|q_a [8])) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [8]),
	.datab(!\state.ex_istore2~q ),
	.datac(!\state.ex_iload~DUPLICATE_q ),
	.datad(!IR[8]),
	.datae(gnd),
	.dataf(!\state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h15D515D555555555;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N24
cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = ( \Selector3~0_combout  & ( (!\state.ex_return~q  & (((!\state.fetch~q )) # (\Add0~33_sumout ))) # (\state.ex_return~q  & (((\PC_stack[0][8]~q )))) ) ) # ( !\Selector3~0_combout  & ( (!\state.ex_return~q  & (\Add0~33_sumout  & 
// ((\state.fetch~q )))) # (\state.ex_return~q  & (((\PC_stack[0][8]~q )))) ) )

	.dataa(!\Add0~33_sumout ),
	.datab(!\PC_stack[0][8]~q ),
	.datac(!\state.fetch~q ),
	.datad(!\state.ex_return~q ),
	.datae(gnd),
	.dataf(!\Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h05330533F533F533;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N26
dffeas \PC[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N36
cyclonev_lcell_comb \next_mem_addr[8]~8 (
// Equation(s):
// \next_mem_addr[8]~8_combout  = ( IR[8] & ( (!\state.fetch~DUPLICATE_q  & (((\altsyncram_component|auto_generated|q_a [8])) # (\WideNor0~combout ))) # (\state.fetch~DUPLICATE_q  & (((PC[8])))) ) ) # ( !IR[8] & ( (!\state.fetch~DUPLICATE_q  & 
// (!\WideNor0~combout  & ((\altsyncram_component|auto_generated|q_a [8])))) # (\state.fetch~DUPLICATE_q  & (((PC[8])))) ) )

	.dataa(!\state.fetch~DUPLICATE_q ),
	.datab(!\WideNor0~combout ),
	.datac(!PC[8]),
	.datad(!\altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!IR[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[8]~8 .extended_lut = "off";
defparam \next_mem_addr[8]~8 .lut_mask = 64'h058D058D27AF27AF;
defparam \next_mem_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N53
dffeas \IR[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[7] .is_wysiwyg = "true";
defparam \IR[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N3
cyclonev_lcell_comb \next_mem_addr[7]~7 (
// Equation(s):
// \next_mem_addr[7]~7_combout  = ( PC[7] & ( ((!\WideNor0~combout  & ((\altsyncram_component|auto_generated|q_a [7]))) # (\WideNor0~combout  & (IR[7]))) # (\state.fetch~DUPLICATE_q ) ) ) # ( !PC[7] & ( (!\state.fetch~DUPLICATE_q  & ((!\WideNor0~combout  & 
// ((\altsyncram_component|auto_generated|q_a [7]))) # (\WideNor0~combout  & (IR[7])))) ) )

	.dataa(!IR[7]),
	.datab(!\WideNor0~combout ),
	.datac(!\state.fetch~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[7]~7 .extended_lut = "off";
defparam \next_mem_addr[7]~7 .lut_mask = 64'h10D010D01FDF1FDF;
defparam \next_mem_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N11
dffeas \IR[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[6] .is_wysiwyg = "true";
defparam \IR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N15
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \altsyncram_component|auto_generated|q_a [6] & ( (((\state.ex_istore2~q ) # (IR[6])) # (\state.decode~q )) # (\state.ex_iload~DUPLICATE_q ) ) ) # ( !\altsyncram_component|auto_generated|q_a [6] & ( (!\state.ex_iload~DUPLICATE_q  
// & (!\state.decode~q  & (IR[6] & !\state.ex_istore2~q ))) ) )

	.dataa(!\state.ex_iload~DUPLICATE_q ),
	.datab(!\state.decode~q ),
	.datac(!IR[6]),
	.datad(!\state.ex_istore2~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h080008007FFF7FFF;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N48
cyclonev_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ( \Selector5~0_combout  & ( (!\state.ex_return~q  & ((!\state.fetch~DUPLICATE_q ) # ((\Add0~25_sumout )))) # (\state.ex_return~q  & (((\PC_stack[0][6]~q )))) ) ) # ( !\Selector5~0_combout  & ( (!\state.ex_return~q  & 
// (\state.fetch~DUPLICATE_q  & (\Add0~25_sumout ))) # (\state.ex_return~q  & (((\PC_stack[0][6]~q )))) ) )

	.dataa(!\state.ex_return~q ),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!\Add0~25_sumout ),
	.datad(!\PC_stack[0][6]~q ),
	.datae(gnd),
	.dataf(!\Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~1 .extended_lut = "off";
defparam \Selector5~1 .lut_mask = 64'h025702578ADF8ADF;
defparam \Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N50
dffeas \PC[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N21
cyclonev_lcell_comb \next_mem_addr[6]~6 (
// Equation(s):
// \next_mem_addr[6]~6_combout  = ( \WideNor0~combout  & ( \altsyncram_component|auto_generated|q_a [6] & ( (!\state.fetch~DUPLICATE_q  & ((IR[6]))) # (\state.fetch~DUPLICATE_q  & (PC[6])) ) ) ) # ( !\WideNor0~combout  & ( 
// \altsyncram_component|auto_generated|q_a [6] & ( (!\state.fetch~DUPLICATE_q ) # (PC[6]) ) ) ) # ( \WideNor0~combout  & ( !\altsyncram_component|auto_generated|q_a [6] & ( (!\state.fetch~DUPLICATE_q  & ((IR[6]))) # (\state.fetch~DUPLICATE_q  & (PC[6])) ) ) 
// ) # ( !\WideNor0~combout  & ( !\altsyncram_component|auto_generated|q_a [6] & ( (PC[6] & \state.fetch~DUPLICATE_q ) ) ) )

	.dataa(!PC[6]),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!IR[6]),
	.datad(gnd),
	.datae(!\WideNor0~combout ),
	.dataf(!\altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[6]~6 .extended_lut = "off";
defparam \next_mem_addr[6]~6 .lut_mask = 64'h11111D1DDDDD1D1D;
defparam \next_mem_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({AC[4],AC[3],AC[2],AC[1],AC[0]}),
	.portaaddr({\next_mem_addr[10]~10_combout ,\next_mem_addr[9]~9_combout ,\next_mem_addr[8]~8_combout ,\next_mem_addr[7]~7_combout ,\next_mem_addr[6]~6_combout ,\next_mem_addr[5]~5_combout ,\next_mem_addr[4]~4_combout ,\next_mem_addr[3]~3_combout ,\next_mem_addr[2]~2_combout ,
\next_mem_addr[1]~1_combout ,\next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a0 .init_file = "PixelTest.mif";
defparam \altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qm24:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000288203";
// synopsys translate_on

// Location: FF_X75_Y4_N8
dffeas \IR[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[1] .is_wysiwyg = "true";
defparam \IR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N27
cyclonev_lcell_comb \shifter|auto_generated|sbit_w[45]~17 (
// Equation(s):
// \shifter|auto_generated|sbit_w[45]~17_combout  = ( \shifter|auto_generated|sbit_w[29]~16_combout  & ( (!IR[1]) # ((!IR[4] & (\shifter|auto_generated|sbit_w[27]~13_combout )) # (IR[4] & ((AC[15])))) ) ) # ( !\shifter|auto_generated|sbit_w[29]~16_combout  & 
// ( (IR[1] & ((!IR[4] & (\shifter|auto_generated|sbit_w[27]~13_combout )) # (IR[4] & ((AC[15]))))) ) )

	.dataa(!IR[1]),
	.datab(!\shifter|auto_generated|sbit_w[27]~13_combout ),
	.datac(!AC[15]),
	.datad(!IR[4]),
	.datae(gnd),
	.dataf(!\shifter|auto_generated|sbit_w[29]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|auto_generated|sbit_w[45]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[45]~17 .extended_lut = "off";
defparam \shifter|auto_generated|sbit_w[45]~17 .lut_mask = 64'h11051105BBAFBBAF;
defparam \shifter|auto_generated|sbit_w[45]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N39
cyclonev_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = ( IR[3] & ( (IR[4] & ((!IR[2] & ((\shifter|auto_generated|sbit_w[45]~17_combout ))) # (IR[2] & (AC[15])))) ) )

	.dataa(!AC[15]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[45]~17_combout ),
	.datad(!IR[2]),
	.datae(gnd),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~1 .extended_lut = "off";
defparam \Selector22~1 .lut_mask = 64'h0000000003110311;
defparam \Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N6
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \shifter|auto_generated|sbit_w[37]~20_combout  & ( !IR[3] & ( (!IR[2]) # (((\shifter|auto_generated|sbit_w[41]~15_combout  & IR[4])) # (\shifter|auto_generated|sbit_w[53]~37_combout )) ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[37]~20_combout  & ( !IR[3] & ( ((IR[2] & (\shifter|auto_generated|sbit_w[41]~15_combout  & IR[4]))) # (\shifter|auto_generated|sbit_w[53]~37_combout ) ) ) )

	.dataa(!IR[2]),
	.datab(!\shifter|auto_generated|sbit_w[41]~15_combout ),
	.datac(!\shifter|auto_generated|sbit_w[53]~37_combout ),
	.datad(!IR[4]),
	.datae(!\shifter|auto_generated|sbit_w[37]~20_combout ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h0F1FAFBF00000000;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \Selector22~5 (
// Equation(s):
// \Selector22~5_combout  = ( \Selector22~0_combout  & ( \Add1~21_sumout  & ( (!\Selector22~4_combout ) # ((!\WideOr3~0_combout ) # (\state.ex_shift~q )) ) ) ) # ( !\Selector22~0_combout  & ( \Add1~21_sumout  & ( (!\Selector22~4_combout ) # 
// ((!\WideOr3~0_combout ) # ((\state.ex_shift~q  & \Selector22~1_combout ))) ) ) ) # ( \Selector22~0_combout  & ( !\Add1~21_sumout  & ( (!\Selector22~4_combout ) # (\state.ex_shift~q ) ) ) ) # ( !\Selector22~0_combout  & ( !\Add1~21_sumout  & ( 
// (!\Selector22~4_combout ) # ((\state.ex_shift~q  & \Selector22~1_combout )) ) ) )

	.dataa(!\Selector22~4_combout ),
	.datab(!\state.ex_shift~q ),
	.datac(!\Selector22~1_combout ),
	.datad(!\WideOr3~0_combout ),
	.datae(!\Selector22~0_combout ),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~5 .extended_lut = "off";
defparam \Selector22~5 .lut_mask = 64'hABABBBBBFFABFFBB;
defparam \Selector22~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N14
dffeas \AC[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector22~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[5] .is_wysiwyg = "true";
defparam \AC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N30
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( IR[5] & ( ((!\state.ex_iload~DUPLICATE_q  & (!\state.decode~q  & !\state.ex_istore2~q ))) # (\altsyncram_component|auto_generated|q_a [5]) ) ) # ( !IR[5] & ( (\altsyncram_component|auto_generated|q_a [5] & (((\state.ex_istore2~q 
// ) # (\state.decode~q )) # (\state.ex_iload~DUPLICATE_q ))) ) )

	.dataa(!\state.ex_iload~DUPLICATE_q ),
	.datab(!\state.decode~q ),
	.datac(!\altsyncram_component|auto_generated|q_a [5]),
	.datad(!\state.ex_istore2~q ),
	.datae(gnd),
	.dataf(!IR[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N54
cyclonev_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = ( \Add0~21_sumout  & ( (!\state.ex_return~q  & (((\Selector6~0_combout )) # (\state.fetch~DUPLICATE_q ))) # (\state.ex_return~q  & (((\PC_stack[0][5]~q )))) ) ) # ( !\Add0~21_sumout  & ( (!\state.ex_return~q  & 
// (!\state.fetch~DUPLICATE_q  & ((\Selector6~0_combout )))) # (\state.ex_return~q  & (((\PC_stack[0][5]~q )))) ) )

	.dataa(!\state.ex_return~q ),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!\PC_stack[0][5]~q ),
	.datad(!\Selector6~0_combout ),
	.datae(gnd),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~1 .extended_lut = "off";
defparam \Selector6~1 .lut_mask = 64'h058D058D27AF27AF;
defparam \Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N56
dffeas \PC[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N0
cyclonev_lcell_comb \next_mem_addr[5]~5 (
// Equation(s):
// \next_mem_addr[5]~5_combout  = ( \altsyncram_component|auto_generated|q_a [5] & ( (!\state.fetch~q  & (((!\WideNor0~combout ) # (IR[5])))) # (\state.fetch~q  & (PC[5])) ) ) # ( !\altsyncram_component|auto_generated|q_a [5] & ( (!\state.fetch~q  & (((IR[5] 
// & \WideNor0~combout )))) # (\state.fetch~q  & (PC[5])) ) )

	.dataa(!\state.fetch~q ),
	.datab(!PC[5]),
	.datac(!IR[5]),
	.datad(!\WideNor0~combout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[5]~5 .extended_lut = "off";
defparam \next_mem_addr[5]~5 .lut_mask = 64'h111B111BBB1BBB1B;
defparam \next_mem_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N14
dffeas \IR[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[2] .is_wysiwyg = "true";
defparam \IR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N21
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( AC[15] & ( (\Selector19~0_combout  & (((!IR[2] & \shifter|auto_generated|sbit_w[49]~23_combout )) # (IR[4]))) ) ) # ( !AC[15] & ( (!IR[2] & (!IR[4] & (\shifter|auto_generated|sbit_w[49]~23_combout  & \Selector19~0_combout ))) ) 
// )

	.dataa(!IR[2]),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[49]~23_combout ),
	.datad(!\Selector19~0_combout ),
	.datae(gnd),
	.dataf(!AC[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h00080008003B003B;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N30
cyclonev_lcell_comb \Selector18~2 (
// Equation(s):
// \Selector18~2_combout  = ( \altsyncram_component|auto_generated|q_a [9] & ( (!\state.ex_load~q  & (!\state.ex_or~q  & ((!\state.ex_xor~q ) # (AC[9])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [9] & ( (!AC[9]) # (!\state.ex_xor~q ) ) )

	.dataa(!\state.ex_load~q ),
	.datab(!\state.ex_or~q ),
	.datac(!AC[9]),
	.datad(!\state.ex_xor~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~2 .extended_lut = "off";
defparam \Selector18~2 .lut_mask = 64'hFFF0FFF088088808;
defparam \Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \IO_DATA[9]~input (
	.i(IO_DATA[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[9]~input_o ));
// synopsys translate_off
defparam \IO_DATA[9]~input .bus_hold = "false";
defparam \IO_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N36
cyclonev_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = ( IR[9] & ( ((\IO_DATA[9]~input_o  & \state.ex_in2~q )) # (\state.ex_loadi~q ) ) ) # ( !IR[9] & ( (\IO_DATA[9]~input_o  & \state.ex_in2~q ) ) )

	.dataa(!\state.ex_loadi~q ),
	.datab(gnd),
	.datac(!\IO_DATA[9]~input_o ),
	.datad(!\state.ex_in2~q ),
	.datae(gnd),
	.dataf(!IR[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~1 .extended_lut = "off";
defparam \Selector18~1 .lut_mask = 64'h000F000F555F555F;
defparam \Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N42
cyclonev_lcell_comb \Selector18~3 (
// Equation(s):
// \Selector18~3_combout  = ( !\Selector18~1_combout  & ( \altsyncram_component|auto_generated|q_a [9] & ( (\Selector18~2_combout  & ((!AC[9]) # ((!\state.ex_and~q  & \Selector26~2_combout )))) ) ) ) # ( !\Selector18~1_combout  & ( 
// !\altsyncram_component|auto_generated|q_a [9] & ( (\Selector18~2_combout  & ((!AC[9]) # (\Selector26~2_combout ))) ) ) )

	.dataa(!AC[9]),
	.datab(!\state.ex_and~q ),
	.datac(!\Selector26~2_combout ),
	.datad(!\Selector18~2_combout ),
	.datae(!\Selector18~1_combout ),
	.dataf(!\altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~3 .extended_lut = "off";
defparam \Selector18~3 .lut_mask = 64'h00AF000000AE0000;
defparam \Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N48
cyclonev_lcell_comb \Selector18~4 (
// Equation(s):
// \Selector18~4_combout  = ( \Selector18~3_combout  & ( \Add1~37_sumout  & ( ((!\WideOr3~0_combout ) # ((\Selector26~1_combout  & \shifter|auto_generated|sbit_w[57]~21_combout ))) # (\Selector18~0_combout ) ) ) ) # ( !\Selector18~3_combout  & ( 
// \Add1~37_sumout  ) ) # ( \Selector18~3_combout  & ( !\Add1~37_sumout  & ( ((\Selector26~1_combout  & \shifter|auto_generated|sbit_w[57]~21_combout )) # (\Selector18~0_combout ) ) ) ) # ( !\Selector18~3_combout  & ( !\Add1~37_sumout  ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!\Selector26~1_combout ),
	.datac(!\shifter|auto_generated|sbit_w[57]~21_combout ),
	.datad(!\WideOr3~0_combout ),
	.datae(!\Selector18~3_combout ),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~4 .extended_lut = "off";
defparam \Selector18~4 .lut_mask = 64'hFFFF5757FFFFFF57;
defparam \Selector18~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N50
dffeas \AC[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector18~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[9] .is_wysiwyg = "true";
defparam \AC[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N42
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( !AC[8] & ( !AC[4] & ( (!AC[9] & (!AC[6] & (!AC[7] & !AC[5]))) ) ) )

	.dataa(!AC[9]),
	.datab(!AC[6]),
	.datac(!AC[7]),
	.datad(!AC[5]),
	.datae(!AC[8]),
	.dataf(!AC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N24
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !AC[13] & ( !AC[11] & ( (!AC[12] & (!AC[10] & (!AC[14] & !AC[15]))) ) ) )

	.dataa(!AC[12]),
	.datab(!AC[10]),
	.datac(!AC[14]),
	.datad(!AC[15]),
	.datae(!AC[13]),
	.dataf(!AC[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N21
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !AC[3] & ( (!AC[1] & (!AC[0] & !AC[2])) ) )

	.dataa(gnd),
	.datab(!AC[1]),
	.datac(!AC[0]),
	.datad(!AC[2]),
	.datae(gnd),
	.dataf(!AC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'hC000C00000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N54
cyclonev_lcell_comb \PC[1]~1 (
// Equation(s):
// \PC[1]~1_combout  = ( \Equal0~0_combout  & ( (\state.ex_jpos~q  & (((\Equal0~2_combout  & \Equal0~1_combout )) # (AC[15]))) ) ) # ( !\Equal0~0_combout  & ( (\state.ex_jpos~q  & AC[15]) ) )

	.dataa(!\state.ex_jpos~q ),
	.datab(!\Equal0~2_combout ),
	.datac(!AC[15]),
	.datad(!\Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[1]~1 .extended_lut = "off";
defparam \PC[1]~1 .lut_mask = 64'h0505050505150515;
defparam \PC[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N48
cyclonev_lcell_comb \PC[1]~0 (
// Equation(s):
// \PC[1]~0_combout  = ( AC[15] & ( \Equal0~0_combout  & ( (!\state.ex_jpos~q  & ((!\state.ex_jzero~q ) # ((\Equal0~2_combout  & \Equal0~1_combout )))) ) ) ) # ( !AC[15] & ( \Equal0~0_combout  & ( (!\state.ex_jpos~q  & (\Equal0~2_combout  & 
// (\state.ex_jzero~q  & \Equal0~1_combout ))) # (\state.ex_jpos~q  & ((!\Equal0~2_combout ) # ((!\Equal0~1_combout )))) ) ) ) # ( AC[15] & ( !\Equal0~0_combout  & ( (!\state.ex_jpos~q  & !\state.ex_jzero~q ) ) ) ) # ( !AC[15] & ( !\Equal0~0_combout  & ( 
// \state.ex_jpos~q  ) ) )

	.dataa(!\state.ex_jpos~q ),
	.datab(!\Equal0~2_combout ),
	.datac(!\state.ex_jzero~q ),
	.datad(!\Equal0~1_combout ),
	.datae(!AC[15]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[1]~0 .extended_lut = "off";
defparam \PC[1]~0 .lut_mask = 64'h5555A0A05546A0A2;
defparam \PC[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N6
cyclonev_lcell_comb \PC[0]~2 (
// Equation(s):
// \PC[0]~2_combout  = ( !\PC[1]~1_combout  & ( \PC[1]~0_combout  & ( (\resetn~input_o  & !\WideOr2~1_combout ) ) ) ) # ( !\PC[1]~1_combout  & ( !\PC[1]~0_combout  & ( (\resetn~input_o  & (!\state.ex_jneg~q  & (!\state.ex_jzero~q  & !\WideOr2~1_combout ))) ) 
// ) )

	.dataa(!\resetn~input_o ),
	.datab(!\state.ex_jneg~q ),
	.datac(!\state.ex_jzero~q ),
	.datad(!\WideOr2~1_combout ),
	.datae(!\PC[1]~1_combout ),
	.dataf(!\PC[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[0]~2 .extended_lut = "off";
defparam \PC[0]~2 .lut_mask = 64'h4000000055000000;
defparam \PC[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N41
dffeas \PC[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N48
cyclonev_lcell_comb \next_mem_addr[4]~4 (
// Equation(s):
// \next_mem_addr[4]~4_combout  = ( \altsyncram_component|auto_generated|q_a [4] & ( (!\state.fetch~DUPLICATE_q  & (((!\WideNor0~combout )) # (IR[4]))) # (\state.fetch~DUPLICATE_q  & (((PC[4])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [4] & ( 
// (!\state.fetch~DUPLICATE_q  & (IR[4] & ((\WideNor0~combout )))) # (\state.fetch~DUPLICATE_q  & (((PC[4])))) ) )

	.dataa(!IR[4]),
	.datab(!PC[4]),
	.datac(!\state.fetch~DUPLICATE_q ),
	.datad(!\WideNor0~combout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[4]~4 .extended_lut = "off";
defparam \next_mem_addr[4]~4 .lut_mask = 64'h03530353F353F353;
defparam \next_mem_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N45
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( IR[0] & ( ((!\state.ex_istore2~q  & (!\state.decode~q  & !\state.ex_iload~DUPLICATE_q ))) # (\altsyncram_component|auto_generated|q_a [0]) ) ) # ( !IR[0] & ( (\altsyncram_component|auto_generated|q_a [0] & 
// (((\state.ex_iload~DUPLICATE_q ) # (\state.decode~q )) # (\state.ex_istore2~q ))) ) )

	.dataa(!\state.ex_istore2~q ),
	.datab(!\state.decode~q ),
	.datac(!\state.ex_iload~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h007F007F80FF80FF;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N51
cyclonev_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = ( \Selector11~0_combout  & ( (!\state.ex_return~q  & ((!\state.fetch~DUPLICATE_q ) # ((\Add0~1_sumout )))) # (\state.ex_return~q  & (((\PC_stack[0][0]~q )))) ) ) # ( !\Selector11~0_combout  & ( (!\state.ex_return~q  & 
// (\state.fetch~DUPLICATE_q  & ((\Add0~1_sumout )))) # (\state.ex_return~q  & (((\PC_stack[0][0]~q )))) ) )

	.dataa(!\state.ex_return~q ),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!\PC_stack[0][0]~q ),
	.datad(!\Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~1 .extended_lut = "off";
defparam \Selector11~1 .lut_mask = 64'h052705278DAF8DAF;
defparam \Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N53
dffeas \PC[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( PC[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( PC[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( PC[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( PC[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N44
dffeas \PC_stack[9][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][2] .is_wysiwyg = "true";
defparam \PC_stack[9][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N27
cyclonev_lcell_comb \PC_stack[8][2]~feeder (
// Equation(s):
// \PC_stack[8][2]~feeder_combout  = \PC_stack[9][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[9][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][2]~feeder .extended_lut = "off";
defparam \PC_stack[8][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N29
dffeas \PC_stack[8][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][2]~feeder_combout ),
	.asdata(\PC_stack[7][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][2] .is_wysiwyg = "true";
defparam \PC_stack[8][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N24
cyclonev_lcell_comb \PC_stack[7][2]~feeder (
// Equation(s):
// \PC_stack[7][2]~feeder_combout  = \PC_stack[8][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[8][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][2]~feeder .extended_lut = "off";
defparam \PC_stack[7][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N26
dffeas \PC_stack[7][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][2]~feeder_combout ),
	.asdata(\PC_stack[6][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][2] .is_wysiwyg = "true";
defparam \PC_stack[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N30
cyclonev_lcell_comb \PC_stack[6][2]~feeder (
// Equation(s):
// \PC_stack[6][2]~feeder_combout  = \PC_stack[7][2]~q 

	.dataa(gnd),
	.datab(!\PC_stack[7][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][2]~feeder .extended_lut = "off";
defparam \PC_stack[6][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N32
dffeas \PC_stack[6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][2]~feeder_combout ),
	.asdata(\PC_stack[5][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][2] .is_wysiwyg = "true";
defparam \PC_stack[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N9
cyclonev_lcell_comb \PC_stack[5][2]~feeder (
// Equation(s):
// \PC_stack[5][2]~feeder_combout  = \PC_stack[6][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[6][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][2]~feeder .extended_lut = "off";
defparam \PC_stack[5][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N11
dffeas \PC_stack[5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][2]~feeder_combout ),
	.asdata(\PC_stack[4][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][2] .is_wysiwyg = "true";
defparam \PC_stack[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N6
cyclonev_lcell_comb \PC_stack[4][2]~feeder (
// Equation(s):
// \PC_stack[4][2]~feeder_combout  = \PC_stack[5][2]~q 

	.dataa(gnd),
	.datab(!\PC_stack[5][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][2]~feeder .extended_lut = "off";
defparam \PC_stack[4][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N8
dffeas \PC_stack[4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][2]~feeder_combout ),
	.asdata(\PC_stack[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][2] .is_wysiwyg = "true";
defparam \PC_stack[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N21
cyclonev_lcell_comb \PC_stack[3][2]~feeder (
// Equation(s):
// \PC_stack[3][2]~feeder_combout  = \PC_stack[4][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[4][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][2]~feeder .extended_lut = "off";
defparam \PC_stack[3][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N23
dffeas \PC_stack[3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][2]~feeder_combout ),
	.asdata(\PC_stack[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][2] .is_wysiwyg = "true";
defparam \PC_stack[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N57
cyclonev_lcell_comb \PC_stack[2][2]~feeder (
// Equation(s):
// \PC_stack[2][2]~feeder_combout  = \PC_stack[3][2]~q 

	.dataa(!\PC_stack[3][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][2]~feeder .extended_lut = "off";
defparam \PC_stack[2][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N59
dffeas \PC_stack[2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][2]~feeder_combout ),
	.asdata(\PC_stack[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][2] .is_wysiwyg = "true";
defparam \PC_stack[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N18
cyclonev_lcell_comb \PC_stack[1][2]~feeder (
// Equation(s):
// \PC_stack[1][2]~feeder_combout  = \PC_stack[2][2]~q 

	.dataa(gnd),
	.datab(!\PC_stack[2][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][2]~feeder .extended_lut = "off";
defparam \PC_stack[1][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N20
dffeas \PC_stack[1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][2]~feeder_combout ),
	.asdata(\PC_stack[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][2] .is_wysiwyg = "true";
defparam \PC_stack[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N54
cyclonev_lcell_comb \PC_stack[0][2]~feeder (
// Equation(s):
// \PC_stack[0][2]~feeder_combout  = \PC_stack[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][2]~feeder .extended_lut = "off";
defparam \PC_stack[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N56
dffeas \PC_stack[0][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][2]~feeder_combout ),
	.asdata(PC[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][2] .is_wysiwyg = "true";
defparam \PC_stack[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N33
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \altsyncram_component|auto_generated|q_a [2] & ( (((\state.ex_istore2~q ) # (IR[2])) # (\state.decode~q )) # (\state.ex_iload~DUPLICATE_q ) ) ) # ( !\altsyncram_component|auto_generated|q_a [2] & ( (!\state.ex_iload~DUPLICATE_q  
// & (!\state.decode~q  & (IR[2] & !\state.ex_istore2~q ))) ) )

	.dataa(!\state.ex_iload~DUPLICATE_q ),
	.datab(!\state.decode~q ),
	.datac(!IR[2]),
	.datad(!\state.ex_istore2~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h080008007FFF7FFF;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N45
cyclonev_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = ( \Selector9~0_combout  & ( (!\state.ex_return~q  & ((!\state.fetch~DUPLICATE_q ) # ((\Add0~9_sumout )))) # (\state.ex_return~q  & (((\PC_stack[0][2]~q )))) ) ) # ( !\Selector9~0_combout  & ( (!\state.ex_return~q  & 
// (\state.fetch~DUPLICATE_q  & (\Add0~9_sumout ))) # (\state.ex_return~q  & (((\PC_stack[0][2]~q )))) ) )

	.dataa(!\state.ex_return~q ),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!\Add0~9_sumout ),
	.datad(!\PC_stack[0][2]~q ),
	.datae(gnd),
	.dataf(!\Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~1 .extended_lut = "off";
defparam \Selector9~1 .lut_mask = 64'h025702578ADF8ADF;
defparam \Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N47
dffeas \PC[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N36
cyclonev_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = ( \Add0~13_sumout  & ( (!\state.ex_return~q  & (((\Selector8~0_combout )) # (\state.fetch~DUPLICATE_q ))) # (\state.ex_return~q  & (((\PC_stack[0][3]~q )))) ) ) # ( !\Add0~13_sumout  & ( (!\state.ex_return~q  & 
// (!\state.fetch~DUPLICATE_q  & ((\Selector8~0_combout )))) # (\state.ex_return~q  & (((\PC_stack[0][3]~q )))) ) )

	.dataa(!\state.ex_return~q ),
	.datab(!\state.fetch~DUPLICATE_q ),
	.datac(!\PC_stack[0][3]~q ),
	.datad(!\Selector8~0_combout ),
	.datae(gnd),
	.dataf(!\Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~1 .extended_lut = "off";
defparam \Selector8~1 .lut_mask = 64'h058D058D27AF27AF;
defparam \Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N38
dffeas \PC[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N42
cyclonev_lcell_comb \next_mem_addr[3]~3 (
// Equation(s):
// \next_mem_addr[3]~3_combout  = ( PC[3] & ( ((!\WideNor0~combout  & ((\altsyncram_component|auto_generated|q_a [3]))) # (\WideNor0~combout  & (IR[3]))) # (\state.fetch~DUPLICATE_q ) ) ) # ( !PC[3] & ( (!\state.fetch~DUPLICATE_q  & ((!\WideNor0~combout  & 
// ((\altsyncram_component|auto_generated|q_a [3]))) # (\WideNor0~combout  & (IR[3])))) ) )

	.dataa(!\state.fetch~DUPLICATE_q ),
	.datab(!\WideNor0~combout ),
	.datac(!IR[3]),
	.datad(!\altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[3]~3 .extended_lut = "off";
defparam \next_mem_addr[3]~3 .lut_mask = 64'h028A028A57DF57DF;
defparam \next_mem_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N42
cyclonev_lcell_comb \state~34 (
// Equation(s):
// \state~34_combout  = ( !\altsyncram_component|auto_generated|q_a [15] & ( (\state.decode~q  & (\altsyncram_component|auto_generated|q_a [14] & !\altsyncram_component|auto_generated|q_a [11])) ) )

	.dataa(!\state.decode~q ),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [14]),
	.datad(!\altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~34 .extended_lut = "off";
defparam \state~34 .lut_mask = 64'h0500050000000000;
defparam \state~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N30
cyclonev_lcell_comb \state~35 (
// Equation(s):
// \state~35_combout  = ( \state~34_combout  & ( (\altsyncram_component|auto_generated|q_a [13] & \altsyncram_component|auto_generated|q_a [12]) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|q_a [13]),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~35 .extended_lut = "off";
defparam \state~35 .lut_mask = 64'h0000000003030303;
defparam \state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N32
dffeas \state.ex_iload (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_iload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_iload .is_wysiwyg = "true";
defparam \state.ex_iload .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N27
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( !\state.decode~q  & ( (!\state.ex_iload~q  & !\state.ex_istore2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.ex_iload~q ),
	.datad(!\state.ex_istore2~q ),
	.datae(gnd),
	.dataf(!\state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'hF000F00000000000;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N45
cyclonev_lcell_comb \next_mem_addr[2]~2 (
// Equation(s):
// \next_mem_addr[2]~2_combout  = ( \altsyncram_component|auto_generated|q_a [2] & ( (!\state.fetch~DUPLICATE_q  & ((!\WideNor0~combout ) # ((IR[2])))) # (\state.fetch~DUPLICATE_q  & (((PC[2])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [2] & ( 
// (!\state.fetch~DUPLICATE_q  & (\WideNor0~combout  & ((IR[2])))) # (\state.fetch~DUPLICATE_q  & (((PC[2])))) ) )

	.dataa(!\state.fetch~DUPLICATE_q ),
	.datab(!\WideNor0~combout ),
	.datac(!PC[2]),
	.datad(!IR[2]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[2]~2 .extended_lut = "off";
defparam \next_mem_addr[2]~2 .lut_mask = 64'h052705278DAF8DAF;
defparam \next_mem_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N57
cyclonev_lcell_comb \state~36 (
// Equation(s):
// \state~36_combout  = ( !\altsyncram_component|auto_generated|q_a [14] & ( (\state.decode~q  & !\altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(!\state.decode~q ),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~36 .extended_lut = "off";
defparam \state~36 .lut_mask = 64'h5050505000000000;
defparam \state~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N42
cyclonev_lcell_comb \state~54 (
// Equation(s):
// \state~54_combout  = ( \altsyncram_component|auto_generated|q_a [15] & ( (!\altsyncram_component|auto_generated|q_a [13] & (!\altsyncram_component|auto_generated|q_a [12] & \state~36_combout )) ) )

	.dataa(!\altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!\state~36_combout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~54 .extended_lut = "off";
defparam \state~54 .lut_mask = 64'h0000000000A000A0;
defparam \state~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N43
dffeas \state.ex_call (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~54_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_call~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_call .is_wysiwyg = "true";
defparam \state.ex_call .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N21
cyclonev_lcell_comb \PC_stack[9][0]~1 (
// Equation(s):
// \PC_stack[9][0]~1_combout  = ( \state.ex_call~q  & ( \resetn~input_o  ) )

	.dataa(gnd),
	.datab(!\resetn~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.ex_call~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[9][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[9][0]~1 .extended_lut = "off";
defparam \PC_stack[9][0]~1 .lut_mask = 64'h0000000033333333;
defparam \PC_stack[9][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N53
dffeas \PC_stack[9][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][1] .is_wysiwyg = "true";
defparam \PC_stack[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N39
cyclonev_lcell_comb \PC_stack[8][1]~feeder (
// Equation(s):
// \PC_stack[8][1]~feeder_combout  = \PC_stack[9][1]~q 

	.dataa(!\PC_stack[9][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[8][1]~feeder .extended_lut = "off";
defparam \PC_stack[8][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N41
dffeas \PC_stack[8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[8][1]~feeder_combout ),
	.asdata(\PC_stack[7][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][1] .is_wysiwyg = "true";
defparam \PC_stack[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N36
cyclonev_lcell_comb \PC_stack[7][1]~feeder (
// Equation(s):
// \PC_stack[7][1]~feeder_combout  = \PC_stack[8][1]~q 

	.dataa(gnd),
	.datab(!\PC_stack[8][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[7][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[7][1]~feeder .extended_lut = "off";
defparam \PC_stack[7][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_stack[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N38
dffeas \PC_stack[7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[7][1]~feeder_combout ),
	.asdata(\PC_stack[6][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][1] .is_wysiwyg = "true";
defparam \PC_stack[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N51
cyclonev_lcell_comb \PC_stack[6][1]~feeder (
// Equation(s):
// \PC_stack[6][1]~feeder_combout  = \PC_stack[7][1]~q 

	.dataa(!\PC_stack[7][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[6][1]~feeder .extended_lut = "off";
defparam \PC_stack[6][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N53
dffeas \PC_stack[6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[6][1]~feeder_combout ),
	.asdata(\PC_stack[5][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][1] .is_wysiwyg = "true";
defparam \PC_stack[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N48
cyclonev_lcell_comb \PC_stack[5][1]~feeder (
// Equation(s):
// \PC_stack[5][1]~feeder_combout  = \PC_stack[6][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[6][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[5][1]~feeder .extended_lut = "off";
defparam \PC_stack[5][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N50
dffeas \PC_stack[5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[5][1]~feeder_combout ),
	.asdata(\PC_stack[4][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][1] .is_wysiwyg = "true";
defparam \PC_stack[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N27
cyclonev_lcell_comb \PC_stack[4][1]~feeder (
// Equation(s):
// \PC_stack[4][1]~feeder_combout  = \PC_stack[5][1]~q 

	.dataa(!\PC_stack[5][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[4][1]~feeder .extended_lut = "off";
defparam \PC_stack[4][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N29
dffeas \PC_stack[4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[4][1]~feeder_combout ),
	.asdata(\PC_stack[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][1] .is_wysiwyg = "true";
defparam \PC_stack[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N24
cyclonev_lcell_comb \PC_stack[3][1]~feeder (
// Equation(s):
// \PC_stack[3][1]~feeder_combout  = \PC_stack[4][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[4][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[3][1]~feeder .extended_lut = "off";
defparam \PC_stack[3][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N26
dffeas \PC_stack[3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[3][1]~feeder_combout ),
	.asdata(\PC_stack[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][1] .is_wysiwyg = "true";
defparam \PC_stack[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N12
cyclonev_lcell_comb \PC_stack[2][1]~feeder (
// Equation(s):
// \PC_stack[2][1]~feeder_combout  = \PC_stack[3][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[3][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[2][1]~feeder .extended_lut = "off";
defparam \PC_stack[2][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N14
dffeas \PC_stack[2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[2][1]~feeder_combout ),
	.asdata(\PC_stack[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][1] .is_wysiwyg = "true";
defparam \PC_stack[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N3
cyclonev_lcell_comb \PC_stack[1][1]~feeder (
// Equation(s):
// \PC_stack[1][1]~feeder_combout  = \PC_stack[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_stack[2][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[1][1]~feeder .extended_lut = "off";
defparam \PC_stack[1][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_stack[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N5
dffeas \PC_stack[1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[1][1]~feeder_combout ),
	.asdata(\PC_stack[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][1] .is_wysiwyg = "true";
defparam \PC_stack[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N15
cyclonev_lcell_comb \PC_stack[0][1]~feeder (
// Equation(s):
// \PC_stack[0][1]~feeder_combout  = \PC_stack[1][1]~q 

	.dataa(!\PC_stack[1][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_stack[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_stack[0][1]~feeder .extended_lut = "off";
defparam \PC_stack[0][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_stack[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N17
dffeas \PC_stack[0][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC_stack[0][1]~feeder_combout ),
	.asdata(PC[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.ex_return~q ),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][1] .is_wysiwyg = "true";
defparam \PC_stack[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N12
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \altsyncram_component|auto_generated|q_a [1] & ( (((IR[1]) # (\state.ex_istore2~q )) # (\state.decode~q )) # (\state.ex_iload~DUPLICATE_q ) ) ) # ( !\altsyncram_component|auto_generated|q_a [1] & ( (!\state.ex_iload~DUPLICATE_q  
// & (!\state.decode~q  & (!\state.ex_istore2~q  & IR[1]))) ) )

	.dataa(!\state.ex_iload~DUPLICATE_q ),
	.datab(!\state.decode~q ),
	.datac(!\state.ex_istore2~q ),
	.datad(!IR[1]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h008000807FFF7FFF;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N27
cyclonev_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = ( \state.fetch~DUPLICATE_q  & ( \Selector10~0_combout  & ( (!\state.ex_return~q  & ((\Add0~5_sumout ))) # (\state.ex_return~q  & (\PC_stack[0][1]~q )) ) ) ) # ( !\state.fetch~DUPLICATE_q  & ( \Selector10~0_combout  & ( 
// (!\state.ex_return~q ) # (\PC_stack[0][1]~q ) ) ) ) # ( \state.fetch~DUPLICATE_q  & ( !\Selector10~0_combout  & ( (!\state.ex_return~q  & ((\Add0~5_sumout ))) # (\state.ex_return~q  & (\PC_stack[0][1]~q )) ) ) ) # ( !\state.fetch~DUPLICATE_q  & ( 
// !\Selector10~0_combout  & ( (\PC_stack[0][1]~q  & \state.ex_return~q ) ) ) )

	.dataa(!\PC_stack[0][1]~q ),
	.datab(!\state.ex_return~q ),
	.datac(!\Add0~5_sumout ),
	.datad(gnd),
	.datae(!\state.fetch~DUPLICATE_q ),
	.dataf(!\Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~1 .extended_lut = "off";
defparam \Selector10~1 .lut_mask = 64'h11111D1DDDDD1D1D;
defparam \Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N29
dffeas \PC[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.init~q ),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N0
cyclonev_lcell_comb \next_mem_addr[1]~1 (
// Equation(s):
// \next_mem_addr[1]~1_combout  = ( \altsyncram_component|auto_generated|q_a [1] & ( (!\state.fetch~DUPLICATE_q  & (((!\WideNor0~combout ) # (IR[1])))) # (\state.fetch~DUPLICATE_q  & (PC[1])) ) ) # ( !\altsyncram_component|auto_generated|q_a [1] & ( 
// (!\state.fetch~DUPLICATE_q  & (((IR[1] & \WideNor0~combout )))) # (\state.fetch~DUPLICATE_q  & (PC[1])) ) )

	.dataa(!PC[1]),
	.datab(!IR[1]),
	.datac(!\WideNor0~combout ),
	.datad(!\state.fetch~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[1]~1 .extended_lut = "off";
defparam \next_mem_addr[1]~1 .lut_mask = 64'h03550355F355F355;
defparam \next_mem_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N14
dffeas \IR[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[4] .is_wysiwyg = "true";
defparam \IR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N12
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( IR[2] & ( IR[1] & ( (AC[15] & IR[4]) ) ) ) # ( !IR[2] & ( IR[1] & ( (AC[15] & IR[4]) ) ) ) # ( IR[2] & ( !IR[1] & ( (AC[15] & IR[4]) ) ) ) # ( !IR[2] & ( !IR[1] & ( (AC[15] & (((!IR[3] & !IR[0])) # (IR[4]))) ) ) )

	.dataa(!IR[3]),
	.datab(!AC[15]),
	.datac(!IR[4]),
	.datad(!IR[0]),
	.datae(!IR[2]),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h2303030303030303;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N54
cyclonev_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = ( AC[14] & ( IR[0] & ( ((!IR[1]) # (IR[4])) # (AC[12]) ) ) ) # ( !AC[14] & ( IR[0] & ( (AC[12] & (IR[1] & !IR[4])) ) ) ) # ( AC[14] & ( !IR[0] & ( (AC[13] & IR[1]) ) ) ) # ( !AC[14] & ( !IR[0] & ( (AC[13] & IR[1]) ) ) )

	.dataa(!AC[13]),
	.datab(!AC[12]),
	.datac(!IR[1]),
	.datad(!IR[4]),
	.datae(!AC[14]),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~1 .extended_lut = "off";
defparam \Selector12~1 .lut_mask = 64'h050505050300F3FF;
defparam \Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N12
cyclonev_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = ( !\Selector12~1_combout  & ( \shifter|auto_generated|sbit_w[43]~29_combout  & ( !IR[2] ) ) ) # ( \Selector12~1_combout  & ( !\shifter|auto_generated|sbit_w[43]~29_combout  & ( (!\shifter|auto_generated|sbit_w[43]~30_combout  & 
// (IR[2] & ((!\shifter|auto_generated|sbit_w[27]~13_combout ) # (IR[1])))) ) ) ) # ( !\Selector12~1_combout  & ( !\shifter|auto_generated|sbit_w[43]~29_combout  & ( (!IR[2]) # ((!\shifter|auto_generated|sbit_w[43]~30_combout  & 
// ((!\shifter|auto_generated|sbit_w[27]~13_combout ) # (IR[1])))) ) ) )

	.dataa(!\shifter|auto_generated|sbit_w[43]~30_combout ),
	.datab(!IR[2]),
	.datac(!IR[1]),
	.datad(!\shifter|auto_generated|sbit_w[27]~13_combout ),
	.datae(!\Selector12~1_combout ),
	.dataf(!\shifter|auto_generated|sbit_w[43]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~2 .extended_lut = "off";
defparam \Selector12~2 .lut_mask = 64'hEECE2202CCCC0000;
defparam \Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N54
cyclonev_lcell_comb \Selector12~3 (
// Equation(s):
// \Selector12~3_combout  = ( \shifter|auto_generated|sbit_w[55]~41_combout  & ( \Selector12~2_combout  & ( (IR[3] & !IR[4]) ) ) ) # ( !\shifter|auto_generated|sbit_w[55]~41_combout  & ( \Selector12~2_combout  & ( (IR[3] & (!IR[4] & 
// ((\shifter|auto_generated|sbit_w[55]~39_combout ) # (\shifter|auto_generated|sbit_w[55]~40_combout )))) ) ) ) # ( \shifter|auto_generated|sbit_w[55]~41_combout  & ( !\Selector12~2_combout  & ( !IR[4] ) ) ) # ( 
// !\shifter|auto_generated|sbit_w[55]~41_combout  & ( !\Selector12~2_combout  & ( (!IR[4] & (((!IR[3]) # (\shifter|auto_generated|sbit_w[55]~39_combout )) # (\shifter|auto_generated|sbit_w[55]~40_combout ))) ) ) )

	.dataa(!\shifter|auto_generated|sbit_w[55]~40_combout ),
	.datab(!IR[3]),
	.datac(!IR[4]),
	.datad(!\shifter|auto_generated|sbit_w[55]~39_combout ),
	.datae(!\shifter|auto_generated|sbit_w[55]~41_combout ),
	.dataf(!\Selector12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~3 .extended_lut = "off";
defparam \Selector12~3 .lut_mask = 64'hD0F0F0F010303030;
defparam \Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \IO_DATA[15]~input (
	.i(IO_DATA[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[15]~input_o ));
// synopsys translate_off
defparam \IO_DATA[15]~input .bus_hold = "false";
defparam \IO_DATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N0
cyclonev_lcell_comb \Selector12~4 (
// Equation(s):
// \Selector12~4_combout  = (!\state.ex_in2~q  & (((\state.ex_loadi~q  & IR[10])))) # (\state.ex_in2~q  & (((\state.ex_loadi~q  & IR[10])) # (\IO_DATA[15]~input_o )))

	.dataa(!\state.ex_in2~q ),
	.datab(!\IO_DATA[15]~input_o ),
	.datac(!\state.ex_loadi~q ),
	.datad(!IR[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~4 .extended_lut = "off";
defparam \Selector12~4 .lut_mask = 64'h111F111F111F111F;
defparam \Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N42
cyclonev_lcell_comb \Selector12~5 (
// Equation(s):
// \Selector12~5_combout  = ( \altsyncram_component|auto_generated|q_a [15] & ( (!\state.ex_or~q  & (!\state.ex_load~q  & ((!\state.ex_xor~q ) # (AC[15])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [15] & ( (!AC[15]) # (!\state.ex_xor~q ) ) )

	.dataa(!\state.ex_or~q ),
	.datab(!\state.ex_load~q ),
	.datac(!AC[15]),
	.datad(!\state.ex_xor~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~5 .extended_lut = "off";
defparam \Selector12~5 .lut_mask = 64'hFFF0FFF088088808;
defparam \Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N18
cyclonev_lcell_comb \Selector12~6 (
// Equation(s):
// \Selector12~6_combout  = ( AC[15] & ( \Selector12~5_combout  & ( (\Selector26~2_combout  & (!\Selector12~4_combout  & ((!\altsyncram_component|auto_generated|q_a [15]) # (!\state.ex_and~q )))) ) ) ) # ( !AC[15] & ( \Selector12~5_combout  & ( 
// !\Selector12~4_combout  ) ) )

	.dataa(!\Selector26~2_combout ),
	.datab(!\altsyncram_component|auto_generated|q_a [15]),
	.datac(!\Selector12~4_combout ),
	.datad(!\state.ex_and~q ),
	.datae(!AC[15]),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~6 .extended_lut = "off";
defparam \Selector12~6 .lut_mask = 64'h00000000F0F05040;
defparam \Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N57
cyclonev_lcell_comb \Add1~83 (
// Equation(s):
// \Add1~83_combout  = ( \altsyncram_component|auto_generated|q_a [15] & ( (!\state.ex_sub~DUPLICATE_q  & ((!\state.ex_addi~q  & ((\state.ex_add~DUPLICATE_q ))) # (\state.ex_addi~q  & (IR[10])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [15] & ( 
// ((\state.ex_addi~q  & IR[10])) # (\state.ex_sub~DUPLICATE_q ) ) )

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!IR[10]),
	.datad(!\state.ex_add~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~83 .extended_lut = "off";
defparam \Add1~83 .lut_mask = 64'h57575757028A028A;
defparam \Add1~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( \Add1~83_combout  ) + ( (AC[15] & (((\state.ex_add~DUPLICATE_q ) # (\state.ex_addi~q )) # (\state.ex_sub~DUPLICATE_q ))) ) + ( \Add1~58  ))

	.dataa(!\state.ex_sub~DUPLICATE_q ),
	.datab(!\state.ex_addi~q ),
	.datac(!\state.ex_add~DUPLICATE_q ),
	.datad(!\Add1~83_combout ),
	.datae(gnd),
	.dataf(!AC[15]),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FF80000000FF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N36
cyclonev_lcell_comb \Selector12~7 (
// Equation(s):
// \Selector12~7_combout  = ( \Selector12~6_combout  & ( \Add1~61_sumout  & ( (!\WideOr3~0_combout ) # ((\state.ex_shift~q  & ((\Selector12~3_combout ) # (\Selector12~0_combout )))) ) ) ) # ( !\Selector12~6_combout  & ( \Add1~61_sumout  ) ) # ( 
// \Selector12~6_combout  & ( !\Add1~61_sumout  & ( (\state.ex_shift~q  & ((\Selector12~3_combout ) # (\Selector12~0_combout ))) ) ) ) # ( !\Selector12~6_combout  & ( !\Add1~61_sumout  ) )

	.dataa(!\Selector12~0_combout ),
	.datab(!\state.ex_shift~q ),
	.datac(!\Selector12~3_combout ),
	.datad(!\WideOr3~0_combout ),
	.datae(!\Selector12~6_combout ),
	.dataf(!\Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~7 .extended_lut = "off";
defparam \Selector12~7 .lut_mask = 64'hFFFF1313FFFFFF13;
defparam \Selector12~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N38
dffeas \AC[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector12~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[15] .is_wysiwyg = "true";
defparam \AC[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y2_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,AC[15]}),
	.portaaddr({\next_mem_addr[10]~10_combout ,\next_mem_addr[9]~9_combout ,\next_mem_addr[8]~8_combout ,\next_mem_addr[7]~7_combout ,\next_mem_addr[6]~6_combout ,\next_mem_addr[5]~5_combout ,\next_mem_addr[4]~4_combout ,\next_mem_addr[3]~3_combout ,\next_mem_addr[2]~2_combout ,
\next_mem_addr[1]~1_combout ,\next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a15 .init_file = "PixelTest.mif";
defparam \altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qm24:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 5;
defparam \altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a15 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008421";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N36
cyclonev_lcell_comb \state~40 (
// Equation(s):
// \state~40_combout  = ( \altsyncram_component|auto_generated|q_a [11] & ( (!\altsyncram_component|auto_generated|q_a [15] & (\state.decode~q  & \altsyncram_component|auto_generated|q_a [14])) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|q_a [15]),
	.datac(!\state.decode~q ),
	.datad(!\altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~40 .extended_lut = "off";
defparam \state~40 .lut_mask = 64'h00000000000C000C;
defparam \state~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N33
cyclonev_lcell_comb \state~41 (
// Equation(s):
// \state~41_combout  = ( \state~40_combout  & ( (\altsyncram_component|auto_generated|q_a [12] & \altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!\altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\state~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~41 .extended_lut = "off";
defparam \state~41 .lut_mask = 64'h00000000000F000F;
defparam \state~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N34
dffeas \state.ex_istore (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_istore~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_istore .is_wysiwyg = "true";
defparam \state.ex_istore .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N9
cyclonev_lcell_comb \state~33 (
// Equation(s):
// \state~33_combout  = ( \state~32_combout  & ( (!\altsyncram_component|auto_generated|q_a [13] & \altsyncram_component|auto_generated|q_a [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [13]),
	.datad(!\altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\state~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~33 .extended_lut = "off";
defparam \state~33 .lut_mask = 64'h0000000000F000F0;
defparam \state~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N11
dffeas \state.ex_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_out .is_wysiwyg = "true";
defparam \state.ex_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N3
cyclonev_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = ( !\state.decode~q  & ( (!\state.fetch~q  & !\state.ex_iload~DUPLICATE_q ) ) )

	.dataa(!\state.fetch~q ),
	.datab(gnd),
	.datac(!\state.ex_iload~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr7~0 .extended_lut = "off";
defparam \WideOr7~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N33
cyclonev_lcell_comb WideOr7(
// Equation(s):
// \WideOr7~combout  = ( !\state.ex_in~q  & ( \WideOr7~0_combout  & ( (!\state.ex_istore~q  & (!\state.ex_out~q  & !\state.ex_store~q )) ) ) )

	.dataa(!\state.ex_istore~q ),
	.datab(gnd),
	.datac(!\state.ex_out~q ),
	.datad(!\state.ex_store~q ),
	.datae(!\state.ex_in~q ),
	.dataf(!\WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr7.extended_lut = "off";
defparam WideOr7.lut_mask = 64'h00000000A0000000;
defparam WideOr7.shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N34
dffeas \state.fetch~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\WideOr7~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.fetch~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.fetch~DUPLICATE .is_wysiwyg = "true";
defparam \state.fetch~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N36
cyclonev_lcell_comb \next_mem_addr[0]~0 (
// Equation(s):
// \next_mem_addr[0]~0_combout  = ( \altsyncram_component|auto_generated|q_a [0] & ( (!\state.fetch~DUPLICATE_q  & ((!\WideNor0~combout ) # ((IR[0])))) # (\state.fetch~DUPLICATE_q  & (((PC[0])))) ) ) # ( !\altsyncram_component|auto_generated|q_a [0] & ( 
// (!\state.fetch~DUPLICATE_q  & (\WideNor0~combout  & ((IR[0])))) # (\state.fetch~DUPLICATE_q  & (((PC[0])))) ) )

	.dataa(!\state.fetch~DUPLICATE_q ),
	.datab(!\WideNor0~combout ),
	.datac(!PC[0]),
	.datad(!IR[0]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_mem_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_mem_addr[0]~0 .extended_lut = "off";
defparam \next_mem_addr[0]~0 .lut_mask = 64'h052705278DAF8DAF;
defparam \next_mem_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N3
cyclonev_lcell_comb \state~49 (
// Equation(s):
// \state~49_combout  = ( \state~40_combout  & ( (!\altsyncram_component|auto_generated|q_a [12] & !\altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!\altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\state~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~49 .extended_lut = "off";
defparam \state~49 .lut_mask = 64'h00000000F000F000;
defparam \state~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N5
dffeas \state.ex_and (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_and .is_wysiwyg = "true";
defparam \state.ex_and .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \IO_DATA[10]~input (
	.i(IO_DATA[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[10]~input_o ));
// synopsys translate_off
defparam \IO_DATA[10]~input .bus_hold = "false";
defparam \IO_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N45
cyclonev_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = ( \state.ex_in2~q  & ( ((\state.ex_loadi~q  & IR[10])) # (\IO_DATA[10]~input_o ) ) ) # ( !\state.ex_in2~q  & ( (\state.ex_loadi~q  & IR[10]) ) )

	.dataa(!\state.ex_loadi~q ),
	.datab(!IR[10]),
	.datac(!\IO_DATA[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.ex_in2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~2 .extended_lut = "off";
defparam \Selector17~2 .lut_mask = 64'h111111111F1F1F1F;
defparam \Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N12
cyclonev_lcell_comb \Selector17~3 (
// Equation(s):
// \Selector17~3_combout  = ( AC[10] & ( (!\altsyncram_component|auto_generated|q_a [10] & (((!\state.ex_xor~q )))) # (\altsyncram_component|auto_generated|q_a [10] & (!\state.ex_or~q  & (!\state.ex_load~q ))) ) ) # ( !AC[10] & ( 
// (!\altsyncram_component|auto_generated|q_a [10]) # ((!\state.ex_or~q  & (!\state.ex_load~q  & !\state.ex_xor~q ))) ) )

	.dataa(!\state.ex_or~q ),
	.datab(!\state.ex_load~q ),
	.datac(!\altsyncram_component|auto_generated|q_a [10]),
	.datad(!\state.ex_xor~q ),
	.datae(gnd),
	.dataf(!AC[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~3 .extended_lut = "off";
defparam \Selector17~3 .lut_mask = 64'hF8F0F8F0F808F808;
defparam \Selector17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N6
cyclonev_lcell_comb \Selector17~4 (
// Equation(s):
// \Selector17~4_combout  = ( \altsyncram_component|auto_generated|q_a [10] & ( \Selector17~3_combout  & ( (!\Selector17~2_combout  & ((!AC[10]) # ((!\state.ex_and~q  & \Selector26~2_combout )))) ) ) ) # ( !\altsyncram_component|auto_generated|q_a [10] & ( 
// \Selector17~3_combout  & ( (!\Selector17~2_combout  & ((!AC[10]) # (\Selector26~2_combout ))) ) ) )

	.dataa(!AC[10]),
	.datab(!\state.ex_and~q ),
	.datac(!\Selector26~2_combout ),
	.datad(!\Selector17~2_combout ),
	.datae(!\altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\Selector17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~4 .extended_lut = "off";
defparam \Selector17~4 .lut_mask = 64'h00000000AF00AE00;
defparam \Selector17~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N9
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( IR[2] & ( \shifter|auto_generated|sbit_w[46]~25_combout  & ( (!IR[3] & ((IR[4]) # (\shifter|auto_generated|sbit_w[38]~26_combout ))) ) ) ) # ( !IR[2] & ( \shifter|auto_generated|sbit_w[46]~25_combout  & ( (!IR[3] & 
// \shifter|auto_generated|sbit_w[42]~24_combout ) ) ) ) # ( IR[2] & ( !\shifter|auto_generated|sbit_w[46]~25_combout  & ( (\shifter|auto_generated|sbit_w[38]~26_combout  & (!IR[4] & !IR[3])) ) ) ) # ( !IR[2] & ( 
// !\shifter|auto_generated|sbit_w[46]~25_combout  & ( (!IR[3] & \shifter|auto_generated|sbit_w[42]~24_combout ) ) ) )

	.dataa(!\shifter|auto_generated|sbit_w[38]~26_combout ),
	.datab(!IR[4]),
	.datac(!IR[3]),
	.datad(!\shifter|auto_generated|sbit_w[42]~24_combout ),
	.datae(!IR[2]),
	.dataf(!\shifter|auto_generated|sbit_w[46]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h00F0404000F07070;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N54
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( IR[3] & ( (!IR[4] & (\shifter|auto_generated|sbit_w[34]~28_combout  & (!IR[2]))) # (IR[4] & (((AC[15])))) ) )

	.dataa(!\shifter|auto_generated|sbit_w[34]~28_combout ),
	.datab(!IR[2]),
	.datac(!IR[4]),
	.datad(!AC[15]),
	.datae(gnd),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "off";
defparam \Selector17~1 .lut_mask = 64'h00000000404F404F;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N42
cyclonev_lcell_comb \Selector17~5 (
// Equation(s):
// \Selector17~5_combout  = ( \Selector17~1_combout  & ( \Add1~41_sumout  & ( (!\Selector17~4_combout ) # ((!\WideOr3~0_combout ) # (\state.ex_shift~q )) ) ) ) # ( !\Selector17~1_combout  & ( \Add1~41_sumout  & ( (!\Selector17~4_combout ) # 
// ((!\WideOr3~0_combout ) # ((\state.ex_shift~q  & \Selector17~0_combout ))) ) ) ) # ( \Selector17~1_combout  & ( !\Add1~41_sumout  & ( (!\Selector17~4_combout ) # (\state.ex_shift~q ) ) ) ) # ( !\Selector17~1_combout  & ( !\Add1~41_sumout  & ( 
// (!\Selector17~4_combout ) # ((\state.ex_shift~q  & \Selector17~0_combout )) ) ) )

	.dataa(!\Selector17~4_combout ),
	.datab(!\state.ex_shift~q ),
	.datac(!\WideOr3~0_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\Selector17~1_combout ),
	.dataf(!\Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~5 .extended_lut = "off";
defparam \Selector17~5 .lut_mask = 64'hAABBBBBBFAFBFBFB;
defparam \Selector17~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N44
dffeas \AC[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector17~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[10] .is_wysiwyg = "true";
defparam \AC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N9
cyclonev_lcell_comb \state~39 (
// Equation(s):
// \state~39_combout  = ( \state~38_combout  & ( (\altsyncram_component|auto_generated|q_a [12] & !\altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|q_a [12]),
	.datad(!\altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\state~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~39 .extended_lut = "off";
defparam \state~39 .lut_mask = 64'h000000000F000F00;
defparam \state~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N11
dffeas \state.ex_store (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_store .is_wysiwyg = "true";
defparam \state.ex_store .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N11
dffeas \state.ex_store2 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state.ex_store~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_store2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_store2 .is_wysiwyg = "true";
defparam \state.ex_store2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \MW~q  & ( \state.init~q  & ( (((!\state.ex_store2~q  & !\state.ex_istore2~q )) # (\state.ex_istore~q )) # (\state.ex_store~q ) ) ) ) # ( !\MW~q  & ( \state.init~q  & ( (\state.ex_istore~q ) # (\state.ex_store~q ) ) ) ) # ( \MW~q 
//  & ( !\state.init~q  & ( (\state.ex_istore~q ) # (\state.ex_store~q ) ) ) ) # ( !\MW~q  & ( !\state.init~q  & ( (\state.ex_istore~q ) # (\state.ex_store~q ) ) ) )

	.dataa(!\state.ex_store~q ),
	.datab(!\state.ex_store2~q ),
	.datac(!\state.ex_istore~q ),
	.datad(!\state.ex_istore2~q ),
	.datae(!\MW~q ),
	.dataf(!\state.init~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h5F5F5F5F5F5FDF5F;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N2
dffeas MW(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MW~q ),
	.prn(vcc));
// synopsys translate_off
defparam MW.is_wysiwyg = "true";
defparam MW.power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N20
dffeas \IR[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[3] .is_wysiwyg = "true";
defparam \IR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N54
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( \state.ex_shift~q  & ( !IR[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.ex_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N24
cyclonev_lcell_comb \Selector27~7 (
// Equation(s):
// \Selector27~7_combout  = ( !IR[2] & ( (\Selector26~1_combout  & (((IR[4] & (IR[1] & \shifter|auto_generated|sbit_w[18]~8_combout ))) # (\shifter|auto_generated|sbit_w[48]~11_combout ))) ) ) # ( IR[2] & ( (\Selector26~1_combout  & ((((IR[4] & 
// \shifter|auto_generated|sbit_w[36]~9_combout )) # (\shifter|auto_generated|sbit_w[48]~11_combout )))) ) )

	.dataa(!\Selector26~1_combout ),
	.datab(!IR[4]),
	.datac(!\shifter|auto_generated|sbit_w[36]~9_combout ),
	.datad(!\shifter|auto_generated|sbit_w[18]~8_combout ),
	.datae(!IR[2]),
	.dataf(!\shifter|auto_generated|sbit_w[48]~11_combout ),
	.datag(!IR[1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~7 .extended_lut = "on";
defparam \Selector27~7 .lut_mask = 64'h0001010155555555;
defparam \Selector27~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N6
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( \altsyncram_component|auto_generated|q_a [0] & ( (((!AC[0] & \state.ex_xor~q )) # (\state.ex_or~q )) # (\state.ex_load~q ) ) )

	.dataa(!\state.ex_load~q ),
	.datab(!\state.ex_or~q ),
	.datac(!AC[0]),
	.datad(!\state.ex_xor~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h0000000077F777F7;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \IO_DATA[0]~input (
	.i(IO_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IO_DATA[0]~input_o ));
// synopsys translate_off
defparam \IO_DATA[0]~input .bus_hold = "false";
defparam \IO_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N0
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( \state.ex_loadi~q  & ( ((\state.ex_in2~q  & \IO_DATA[0]~input_o )) # (IR[0]) ) ) # ( !\state.ex_loadi~q  & ( (\state.ex_in2~q  & \IO_DATA[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\state.ex_in2~q ),
	.datac(!IR[0]),
	.datad(!\IO_DATA[0]~input_o ),
	.datae(gnd),
	.dataf(!\state.ex_loadi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h003300330F3F0F3F;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N12
cyclonev_lcell_comb \Selector27~3 (
// Equation(s):
// \Selector27~3_combout  = ( !\altsyncram_component|auto_generated|q_a [0] & ( (((AC[0] & ((!\Selector26~2_combout ) # (\state.ex_xor~q )))) # (\Selector27~1_combout )) # (\Selector27~0_combout ) ) ) # ( \altsyncram_component|auto_generated|q_a [0] & ( 
// (((AC[0] & ((!\Selector26~2_combout ) # (\state.ex_and~q )))) # (\Selector27~1_combout )) # (\Selector27~0_combout ) ) )

	.dataa(!AC[0]),
	.datab(!\Selector27~0_combout ),
	.datac(!\state.ex_and~q ),
	.datad(!\Selector27~1_combout ),
	.datae(!\altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\Selector26~2_combout ),
	.datag(!\state.ex_xor~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~3 .extended_lut = "on";
defparam \Selector27~3 .lut_mask = 64'h77FF77FF37FF37FF;
defparam \Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N18
cyclonev_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = ( \Selector26~0_combout  & ( \Selector27~3_combout  ) ) # ( !\Selector26~0_combout  & ( \Selector27~3_combout  ) ) # ( \Selector26~0_combout  & ( !\Selector27~3_combout  & ( (((!\WideOr3~0_combout  & \Add1~1_sumout )) # 
// (\shifter|auto_generated|sbit_w[56]~10_combout )) # (\Selector27~7_combout ) ) ) ) # ( !\Selector26~0_combout  & ( !\Selector27~3_combout  & ( ((!\WideOr3~0_combout  & \Add1~1_sumout )) # (\Selector27~7_combout ) ) ) )

	.dataa(!\Selector27~7_combout ),
	.datab(!\WideOr3~0_combout ),
	.datac(!\Add1~1_sumout ),
	.datad(!\shifter|auto_generated|sbit_w[56]~10_combout ),
	.datae(!\Selector26~0_combout ),
	.dataf(!\Selector27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~2 .extended_lut = "off";
defparam \Selector27~2 .lut_mask = 64'h5D5D5DFFFFFFFFFF;
defparam \Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N20
dffeas \AC[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector27~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[0] .is_wysiwyg = "true";
defparam \AC[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N24
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( \state~33_combout  ) # ( !\state~33_combout  & ( (\IO_WRITE_int~q  & (((!\state.fetch~q  & \state.init~q )) # (\state.decode~q ))) ) )

	.dataa(!\state.fetch~q ),
	.datab(!\state.init~q ),
	.datac(!\state.decode~q ),
	.datad(!\IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\state~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h002F002FFFFFFFFF;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N26
dffeas IO_WRITE_int(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IO_WRITE_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam IO_WRITE_int.is_wysiwyg = "true";
defparam IO_WRITE_int.power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N44
dffeas \state.ex_out2 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state.ex_out~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_out2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_out2 .is_wysiwyg = "true";
defparam \state.ex_out2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N42
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( !\state.ex_out2~q  & ( !\state.ex_in2~q  & ( \IO_CYCLE~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IO_CYCLE~reg0_q ),
	.datad(gnd),
	.datae(!\state.ex_out2~q ),
	.dataf(!\state.ex_in2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h0F0F000000000000;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N27
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \Selector29~0_combout  & ( (((!\state.fetch~q  & \state.init~q )) # (\state.ex_in~q )) # (\state.ex_out~q ) ) ) # ( !\Selector29~0_combout  & ( (\state.ex_in~q ) # (\state.ex_out~q ) ) )

	.dataa(!\state.fetch~q ),
	.datab(!\state.init~q ),
	.datac(!\state.ex_out~q ),
	.datad(!\state.ex_in~q ),
	.datae(gnd),
	.dataf(!\Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'h0FFF0FFF2FFF2FFF;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N29
dffeas \IO_CYCLE~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IO_CYCLE~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IO_CYCLE~reg0 .is_wysiwyg = "true";
defparam \IO_CYCLE~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N4
dffeas \IR[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[11] .is_wysiwyg = "true";
defparam \IR[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N40
dffeas \IR[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[12] .is_wysiwyg = "true";
defparam \IR[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N46
dffeas \IR[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[13] .is_wysiwyg = "true";
defparam \IR[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N25
dffeas \IR[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[14] .is_wysiwyg = "true";
defparam \IR[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N22
dffeas \IR[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[15] .is_wysiwyg = "true";
defparam \IR[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y74_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
