Chang Woo Kang , Ali Iranli , Massoud Pedram, Technology mapping and packing for coarse-grained, anti-fuse based FPGAs, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Dokouzyannis Stavros , Arzoumanidis Efsevios, CAD dependent estimation of optimal k-value in FSM onto k-LUT FPGA mappings, based on standard benchmark networks, Proceedings of the 7th WSEAS International Conference on Electronics, Hardware, Wireless and Optical Communications, p.49-53, February 20-22, 2008, Cambridge, UK
Madhukar R. Korupolu , K. K. Lee , D. F. Wong, Exact tree-based FPGA technology mapping for logic blocks with independent LUTs, Proceedings of the 35th annual Design Automation Conference, p.708-711, June 15-19, 1998, San Francisco, California, USA
Wei Zhang , Niraj K. Jha , Li Shang, A hybrid Nano/CMOS dynamically reconfigurable system—Part II: Design optimization flow, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.3, p.1-31, August 2009
Jason Cong , Hui Huang, Depth optimal incremental mapping for field programmable gate arrays, Proceedings of the 37th Annual Design Automation Conference, p.290-293, June 05-09, 2000, Los Angeles, California, USA
Yuzheng Ding , Peter Suaris , Nanchi Chou, The effect of post-layout pin permutation on timing, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA
Paul Kaufmann , Marco Platzner, Advanced techniques for the creation and propagation of modules in cartesian genetic programming, Proceedings of the 10th annual conference on Genetic and evolutionary computation, July 12-16, 2008, Atlanta, GA, USA
Jason Cong , Chang Wu , Yuzheng Ding, Cut ranking and pruning: enabling a general and efficient FPGA mapping solution, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.29-35, February 21-23, 1999, Monterey, California, USA
Kaveh Elizeh , Nicola Nicolici, Embedded memory binding in FPGAs, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California
Seok-Bum Ko , Jien-Chung Lo, Efficient Realization of Parity Prediction Functions in FPGAs, Journal of Electronic Testing: Theory and Applications, v.20 n.5, p.489-499, October 2004
Jason Cong , Kenneth Yan, Synthesis for FPGAs with embedded memory blocks, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.75-82, February 10-11, 2000, Monterey, California, USA
Darko Kirovski , Yean-Yow Hwang , Miodrag Potkonjak , Jason Cong, Intellectual property protection by watermarking combinational logic synthesis solutions, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.194-198, November 08-12, 1998, San Jose, California, USA
Yuji Kukimoto , Robert K. Brayton , Prashant Sawkar, Delay-optimal technology mapping by DAG covering, Proceedings of the 35th annual Design Automation Conference, p.348-351, June 15-19, 1998, San Francisco, California, USA
Jason Cong , Songjie Xu, Delay-optimal technology mapping for FPGAs with heterogeneous LUTs, Proceedings of the 35th annual Design Automation Conference, p.704-707, June 15-19, 1998, San Francisco, California, USA
Jason Cong , Yean-Yow Hwang, Boolean matching for complex PLBs in LUT-based FPGAs with application to architecture evaluation, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.27-34, February 22-25, 1998, Monterey, California, USA
Alireza Kaviani , Stephen Brown, Technology mapping issues for an FPGA with lookup tables and PLA-like blocks, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.60-66, February 10-11, 2000, Monterey, California, USA
Jason Cong , Songjie Xu, Delay-oriented technology mapping for heterogeneous FPGAs with bounded resources, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.40-44, November 08-12, 1998, San Jose, California, USA
Peter Suaris , Lungtien Liu , Yuzheng Ding , Nanchi Chou, Incremental physical resynthesis for timing optimization, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA
Jason Cong , Hui Huang , Xin Yuan, Technology mapping fork/m-macrocell based FPGAs, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.51-59, February 10-11, 2000, Monterey, California, USA
Deming Chen , Jason Cong , Milos D. Ercegovac , Zhijun Huang, Performance-driven mapping for CPLD architectures, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.39-47, February 2001, Monterey, California, USA
L. JóŹwiak , A. Chojnacki, Effective and efficient FPGA synthesis through general functional decomposition, Journal of Systems Architecture: the EUROMICRO Journal, v.49 n.4-6, p.247-265, September 2003
Jason Cong , Yean-Yow Hwang , Songjie Xu, Technology mapping for FPGAs with nonuniform pin delays and fast interconnections, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.373-378, June 21-25, 1999, New Orleans, Louisiana, USA
Jason Cong , Songjie Xu, Technology mapping for FPGAs with embedded memory blocks, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.179-188, February 22-25, 1998, Monterey, California, USA
Bernd Wurth , Ulf Schlichtmann , Klaus Eckl , Kurt J. Antreich, Functional multiple-output decomposition with application to technology mapping for lookup table-based FPGAs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.3, p.313-350, July 1999
Jason Cong , Songjie Xu, Invited talk: synthesis challenges for next-generation high-performance and high-density PLDs, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.157-162, January 2000, Yokohama, Japan
Jason Cong , Chang Wu, FPGA synthesis with retiming and pipelining for clock period minimization of sequential circuits, Proceedings of the 34th annual Design Automation Conference, p.644-649, June 09-13, 1997, Anaheim, California, USA
Jason Cong , Yean-Yow Hwang, Partially-dependent functional decomposition with applications in FPGA synthesis and mapping, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.35-42, February 09-11, 1997, Monterey, California, USA
Jason Cong , Yean-Yow Hwang, Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA designs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.193-225, April 2000
Scott Y. L. Chin , Clarence S. P. Lee , Steven J. E. Wilton, On the power dissipation of embedded memory blocks used to implement logic in field-programmable gate arrays, International Journal of Reconfigurable Computing, 2008, p.1-13, January 2008
Jason Cong , Hui Huang , Xin Yuan, Technology mapping and architecture evalution fork/m-macrocell-based FPGAs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.1, p.3-23, January 2005
Amit Chowdhary , John P. Hayes, General technology mapping for field-programmable gate arrays based on lookup tables, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.1, p.1-32, January 2002
Val Pevzner , Andrew Kennings , Andy Fox, Physical optimization for FPGAs using post-placement topology rewriting, Proceedings of the 2009 international symposium on Physical design, March 29-April 01, 2009, San Diego, California, USA
Andrew Kennings , Kristofer Vorwerk , Arun Kundu , Val Pevzner , Andy Fox, FPGA technology mapping with encoded libraries and staged priority cuts, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.4 n.4, p.1-17, December 2011
Gang Chen , Jason Cong, Simultaneous logic decomposition with technology mapping in FPGA designs, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.48-55, February 2001, Monterey, California, USA
Andrew Kennings , Kristofer Vorwerk , Arun Kundu , Val Pevzner , Andy Fox, FPGA technology mapping with encoded libraries andstaged priority cuts, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA
Jason Cong , Kirill Minkovich, Optimality study of logic synthesis for LUT-based FPGAs, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA
Luca Benini , Giovanni De Micheli, A survey of Boolean matching techniques for library binding, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.3, p.193-226, July 1997
Steven J. E. Wilton, Heterogeneous technology mapping for FPGAs with dual-port embedded memory arrays, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.67-74, February 10-11, 2000, Monterey, California, USA
Dokouzyannis Stavros , Arzoumanidis Efsevios, Comparative-experimental study of FSM optimization and mapping onto LUT-FPGAs, using SIS, MVSIS and ABC packages, Proceedings of the 7th WSEAS International Conference on Electronics, Hardware, Wireless and Optical Communications, p.91-96, February 20-22, 2008, Cambridge, UK
Wei Zhang , Li Shang , Niraj K. Jha, NanoMap: an integrated design optimization flow for a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California
James Cohoon , John Karro , Jens Lienig, Evolutionary algorithms for the physical design of VLSI circuits, Advances in evolutionary computing: theory and applications, Springer-Verlag New York, Inc., New York, NY, 2003
Seok-Bum Ko , Jien-Chung Lo, Efficient Decomposition Techniques for FPGAs, Proceedings of the 9th International Conference on High Performance Computing, p.630-642, December 18-21, 2002
Giovanni De Micheli , Rajesh K. Gupta, Hardware/software co-design, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
Steven J. E. Wilton, SMAP: heterogeneous technology mapping for area reduction in FPGAs with embedded memory arrays, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.171-178, February 22-25, 1998, Monterey, California, USA
Deming Chen , Jason Cong , Peichen Pan, FPGA Design Automation: A Survey, Foundations and Trends in Electronic Design Automation, v.1 n.3, p.139-169, January 2006
Scott Hauck , Andre DeHon, Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
