$date
	Wed Apr 20 21:53:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module d_ff_final $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # ld $end
$var wire 1 $ preset $end
$var wire 1 % rst $end
$var reg 1 & q $end
$upscope $end
$scope module d_ff_tb $end
$var wire 1 ' q $end
$var reg 1 ( clk $end
$var reg 1 ) d $end
$var reg 1 * load $end
$var reg 1 + preset $end
$var reg 1 , reset $end
$scope module f4 $end
$var wire 1 ( clk $end
$var wire 1 ) d $end
$var wire 1 + pre_set $end
$var reg 1 ' q $end
$upscope $end
$upscope $end
$scope module flipflop1 $end
$var wire 1 - clk $end
$var wire 1 . d $end
$var reg 1 / q $end
$upscope $end
$scope module flipflop2 $end
$var wire 1 0 clk $end
$var wire 1 1 d $end
$var wire 1 2 reset $end
$var reg 1 3 q $end
$upscope $end
$scope module flipflop3 $end
$var wire 1 4 clk $end
$var wire 1 5 d $end
$var wire 1 6 reset $end
$var reg 1 7 q $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x7
z6
z5
z4
x3
z2
z1
z0
x/
z.
z-
1,
0+
0*
0)
0(
x'
x&
z%
z$
z#
z"
z!
$end
#5
1'
1+
#30
