Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jan 10 08:42:09 2024
| Host         : K4des running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_projet_control_sets_placed.rpt
| Design       : top_level_projet
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           22 |
| No           | No                    | Yes                    |              88 |           23 |
| No           | Yes                   | No                     |              73 |           22 |
| Yes          | No                    | No                     |              76 |           18 |
| Yes          | No                    | Yes                    |              18 |            5 |
| Yes          | Yes                   | No                     |              72 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                                             Enable Signal                                            |                                    Set/Reset Signal                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                | BTN_L/enable0                                                                                        | BTN_L/enable02_out                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                | BTN_R/enable0                                                                                        | BTN_R/enable02_out                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                | Control_servo/ce/rst                                                                                 | Control_servo/largeur/sortie0                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                | accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg[0]_1                                        | accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg[0][6]_i_1_n_0                |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                | accelerometre/Inst_AccelerometerCtl/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0             | accelerometre/Inst_AccelerometerCtl/RESET_INT_reg_n_0                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                | accelerometre/Inst_AccelerometerCtl/ADXL_Control/E[0]                                                | accelerometre/Inst_AccelerometerCtl/ADXL_Control/Reset_Cnt_Num_Reads                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                | accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg[1][6]_i_2_n_0                               | accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg[1]0_in[7]                    |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                | accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg[2]_0                                        | accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg[2][7]                        |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                | accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send[6]_i_1_n_0                                   | accelerometre/Inst_AccelerometerCtl/RESET_INT_reg_n_0                                 |                2 |              7 |         3.50 |
|  FSM1/data_out_reg[7]_i_2_n_0 |                                                                                                      |                                                                                       |                3 |              8 |         2.67 |
|  FSM1/data_in_save__0         |                                                                                                      |                                                                                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                | accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/EN_LOAD_DOUT                          |                                                                                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                | accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/SHIFT_TICK_IN                         |                                                                                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                | accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG[7]_i_1_n_0                   |                                                                                       |                3 |              8 |         2.67 |
|  Control_servo/ceunhz/E[0]    |                                                                                                      | rst_IBUF                                                                              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                |                                                                                                      | accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/SCLK_2X_DIV[8]_i_1_n_0 |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                |                                                                                                      | accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP[8]                 |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                |                                                                                                      | accelerometre/Inst_AccelerometerCtl/RESET_INT_reg_n_0                                 |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG                |                                                                                                      | accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cnt_SS_Inactive0                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                |                                                                                                      | accelerometre/Inst_AccelerometerCtl/RESET                                             |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                | accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Ready                                          | accelerometre/Inst_AccelerometerCtl/RESET_INT_reg_n_0                                 |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG                | accelerometre/Inst_AccelerometerCtl/ADXL_Control/Q[0]                                                | accelerometre/Inst_AccelerometerCtl/RESET_INT_reg_n_0                                 |                4 |             12 |         3.00 |
|  s_ce                         |                                                                                                      |                                                                                       |                7 |             14 |         2.00 |
|  clk_IBUF_BUFG                | accelerometre/Inst_AccelerometerCtl/ADXL_Control/E[0]                                                | accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM0                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                |                                                                                                      | accelerometre/Inst_AccelerometerCtl/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0           |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                | Control_servo/ce/s_count_val_2000k_reg[2]_0                                                          | rst_IBUF                                                                              |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                |                                                                                                      |                                                                                       |                8 |             19 |         2.38 |
|  clk_IBUF_BUFG                | accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/FSM_sequential_StC_Spi_SendRec_reg[1] |                                                                                       |               13 |             58 |         4.46 |
|  clk_IBUF_BUFG                |                                                                                                      | rst_IBUF                                                                              |               23 |             88 |         3.83 |
+-------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+--------------+


