#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Nov  9 13:44:59 2017
# Process ID: 22817
# Current directory: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj
# Command line: vivado
# Log file: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/vivado.log
# Journal file: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
report_timing -hold
list_targets
reset_run impl_1 -prev_step 
report_timing
open_run synth_1 -name synth_1
reset_run impl_1 -from_step route_design
launch_runs impl_1 -next_step 
reset_run impl_1
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name b_filter_v8_4_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v8_4_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property version 8.5 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property display_name b_filter_v8.5 [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:b_filter:8.5 [get_ips  design_1_b_filter_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_1_synth_1
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP1 {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {40} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_cells rst_ps7_0_25M]
delete_bd_objs [get_bd_nets rst_ps7_0_25M_peripheral_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK2]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/processing_system7_0_axi_periph" Clk_xbar "/processing_system7_0/FCLK_CLK1 (40 MHz)" Clk_master "/processing_system7_0/FCLK_CLK0 (100 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK1 (40 MHz)" }  [get_bd_intf_pins b_filter_0/S00_AXI]
save_bd_design
reset_run design_1_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk -hwspec /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk -hwspec /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name b_filter_v8_5_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v8_5_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
update_compile_order -fileset sources_1
set_property version 9.0 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property display_name b_filter_v9.0 [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:b_filter:9.0 [get_ips  design_1_b_filter_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_1_synth_1
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
ipx::edit_ip_in_project -upgrade true -name b_filter_v9_0_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v9_0_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
update_compile_order -fileset sources_1
set_property version 10.0 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property display_name b_filter_v10.0 [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
upgrade_ip -vlnv user.org:user:b_filter:10.0 [get_ips  design_1_b_filter_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_1_synth_1
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name b_filter_v10_0_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v10_0_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
update_compile_order -fileset sources_1
set_property display_name b_filter_v10.1 [ipx::current_core]
set_property version 10.1 [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
upgrade_ip -vlnv user.org:user:b_filter:10.1 [get_ips  design_1_b_filter_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_1_synth_1
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name b_filter_v10_1_v10_1_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v10_1_v10_1_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
update_compile_order -fileset sources_1
set_property version 10.2 [ipx::current_core]
set_property display_name b_filter_v11 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property version 11 [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0 user.org:user:b_filter:10.1} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:b_filter:11 [get_ips  design_1_b_filter_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_1_synth_1
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {15}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run design_1_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name b_filter_v11_v11_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v11_v11_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property version 11.1 [ipx::current_core]
set_property display_name b_filter_v11.1 [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0 user.org:user:b_filter:10.1 user.org:user:b_filter:11} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.bit /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP1 {1} CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {1}] [get_bd_cells processing_system7_0]
endgroup
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:b_filter:11.1 [get_ips  design_1_b_filter_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI] [get_bd_cells b_filter_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_nets rst_ps7_0_40M_peripheral_aresetn]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK2] [get_bd_cells rst_ps7_0_40M]
ipx::edit_ip_in_project -upgrade true -name b_filter_v11_1_v11_1_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v11_1_v11_1_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
save_bd_design
startgroup
create_bd_cell -type ip -vlnv user.org:user:b_filter:11.1 b_filter_0
endgroup
set_property location {6.5 2421 182} [get_bd_cells b_filter_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP1" intc_ip "New AXI Interconnect" Clk_xbar "/processing_system7_0/FCLK_CLK1 (15 MHz)" Clk_master "/processing_system7_0/FCLK_CLK1 (15 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK1 (15 MHz)" }  [get_bd_intf_pins b_filter_0/S00_AXI]
save_bd_design
report_ip_status -name ip_status 
reset_run design_1_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property range 32K [get_bd_addr_segs {processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg}]
reset_run synth_1
reset_run design_1_b_filter_0_0_synth_1
reset_run design_1_auto_pc_2_synth_1
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg]
assign_bd_address [get_bd_addr_segs {b_filter_0/S00_AXI/S00_AXI_reg }]
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg]
assign_bd_address
set_property range 32K [get_bd_addr_segs {processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg}]
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg]
assign_bd_address
set_property range 4M [get_bd_addr_segs {processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg}]
set_property range 32K [get_bd_addr_segs {processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg}]
ipx::edit_ip_in_project -upgrade true -name b_filter_v11_1_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v11_1_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
update_compile_order -fileset sources_1
close_project
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0
endgroup
set_property location {6 2321 361} [get_bd_cells axi_clock_converter_0]
set_property location {6.5 2308 367} [get_bd_cells axi_clock_converter_0]
set_property location {7 2095 355} [get_bd_cells axi_clock_converter_0]
set_property location {6 1776 339} [get_bd_cells axi_clock_converter_0]
delete_bd_objs [get_bd_cells axi_clock_converter_0]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hwdef -force  -file /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.bit /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit
ipx::edit_ip_in_project -upgrade true -name b_filter_v11_1_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v11_1_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src {/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter_S00_AXI.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd
ipx::remove_file hdl/b_filter_v1_0_S00_AXI.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file src/banddetect100300.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file hdl/b_filter_v1_0.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file hdl/b_filter_v1_0_S00_AXI.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/banddetect100300.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file hdl/b_filter_v1_0.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
add_files -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd
update_compile_order -fileset sources_1
ipx::remove_file src/FPP_ADD_SUB.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file src/right_shifter.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file src/fp_leading_zeros_and_shift.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file src/biquad.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file src/FPP_MULT.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file src/FPP_ADD_SUB.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/fp_leading_zeros_and_shift.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/right_shifter.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/biquad.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/FPP_MULT.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src {/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/bandpass_iir4.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/mult_gen_v12_0.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/mult_gen_0.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/unsigned_multiplier.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter_S00_AXI.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/single_precision_multiplier.vhd}
ipx::merge_project_changes files [ipx::current_core]
add_files -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src {/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd}
add_files -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src {/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd}  -force
add_files -norecurse /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
move_files -fileset sim_1 [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter_v1_0.vhd]
move_files -fileset sim_1 [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd]
move_files -fileset sim_1 [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter_v1_0_S00_AXI.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property version 12 [ipx::current_core]
set_property display_name b_filter_v12 [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0 user.org:user:b_filter:10.1 user.org:user:b_filter:11 user.org:user:b_filter:11.1} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:b_filter:12 [get_ips  design_1_b_filter_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_0_synth_1
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
open_run impl_1
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name b_filter_v12_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v12_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
update_compile_order -fileset sources_1
set_property version 14 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property display_name b_filter_v14 [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
synth_design -rtl -name rtl_1
set_property buffer_type BUF [ipx::get_ports s00_axi_aclk -of_objects [ipx::current_core]]
set_property buffer_type BUFG [ipx::get_ports s00_axi_aclk -of_objects [ipx::current_core]]
ipx::associate_bus_interfaces -busif S00_AXI -clock s00_axi_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXI -clock S00_AXI_CLK [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0 user.org:user:b_filter:10.1 user.org:user:b_filter:11 user.org:user:b_filter:11.1 user.org:user:b_filter:12} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:b_filter:14 [get_ips  design_1_b_filter_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_0_synth_1
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.bit /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit
ipx::edit_ip_in_project -upgrade true -name b_filter_v14_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd w ]
add_files -fileset sim_1 /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source b_filter.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top detect_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
run all
run all
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source detect_tb.tcl
run 1 us
run 20us
restart
run 20us
close_sim
launch_simulation
source detect_tb.tcl
run 20us
close_sim
launch_simulation
source detect_tb.tcl
run 20us
run 20us
run 20us
add_wave {{/detect_tb/inst1_banddetect/Q1/sample_out}} 
add_wave {{/detect_tb/inst1_banddetect/Q2/sample_out}} 
add_wave {{/detect_tb/inst1_banddetect/Q3/sample_out}} 
add_wave {{/detect_tb/inst1_banddetect/Q4/sample_out}} 
add_wave {{/detect_tb/inst1_banddetect/LEVEL_DETECT/result}} 
restart
run 200us
run 200us
close_sim
launch_simulation
source detect_tb.tcl
run 200us
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
close_sim
launch_simulation
source detect_tb.tcl
run 2000us
close_sim
launch_simulation
source detect_tb.tcl
run 200us
run 2000us
close_sim
launch_simulation
source detect_tb.tcl
run 2000us
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src /home/yanxiang/Dropbox/doing/dramco/fp_filter/fp_filter.srcs/sources_1/new/banddetect100300.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
launch_simulation
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src /home/yanxiang/Dropbox/doing/dramco/fp_filter/fp_filter.srcs/sources_1/new/banddetect100300.vhd
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source detect_tb.tcl
run 2000us
close_sim
launch_simulation
source detect_tb.tcl
run 2000us
close_sim
launch_simulation
source detect_tb.tcl
run 2000us
add_wave {{/detect_tb/inst2_banddetect/Q1/sample_out}} 
add_wave {{/detect_tb/inst1_banddetect/Q1/sample_out}} 
restart
run 400us
add_wave {{/detect_tb/inst2_banddetect/Q4/sample_out}} 
add_wave {{/detect_tb/inst1_banddetect/Q4}} 
add_wave {{/detect_tb/inst1_banddetect/Q4/sample_out}} 
add_wave {{/detect_tb/inst2_banddetect/LEVEL_DETECT/result}} 
add_wave {{/detect_tb/inst1_banddetect/LEVEL_DETECT/result}} 
restart
run 400us
add_wave {{/detect_tb/inst2_banddetect/LEVEL_DETECT}} 
add_wave {{/detect_tb/inst1_banddetect/LEVEL_DETECT}} 
restart
run 400us
close_sim
launch_simulation
source detect_tb.tcl
run 400 us
close_sim
launch_simulation
source detect_tb.tcl
run 400us
close_sim
launch_simulation
source detect_tb.tcl
run 400us
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property version 15 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property display_name b_filter_v15 [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0 user.org:user:b_filter:10.1 user.org:user:b_filter:11 user.org:user:b_filter:11.1 user.org:user:b_filter:12 user.org:user:b_filter:14} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
upgrade_ip -vlnv user.org:user:b_filter:15 [get_ips  design_1_b_filter_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_0_synth_1
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name b_filter_v15_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v15_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property version 16 [ipx::current_core]
set_property display_name b_filter_v16 [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0 user.org:user:b_filter:10.1 user.org:user:b_filter:11 user.org:user:b_filter:11.1 user.org:user:b_filter:12 user.org:user:b_filter:14 user.org:user:b_filter:15} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
all_clocks
open_run synth_1 -name synth_1
report_clock_networks -name {network_1}
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:b_filter:16 [get_ips  design_1_b_filter_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_0_synth_1
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
report_clock_networks -name {network_2}
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
refresh_design
report_clock_networks -name {network_1}
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
report_utilization -name utilization_1
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
endgroup
delete_bd_objs [get_bd_cells clk_wiz_0]
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.ENABLE_ADVANCED_OPTIONS {0}] [get_bd_cells ps7_0_axi_periph]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
endgroup
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG}] [get_bd_cells util_ds_buf_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (15 MHz)" }  [get_bd_pins util_ds_buf_0/BUFG_I]
disconnect_bd_net /processing_system7_0_FCLK_CLK2 [get_bd_pins processing_system7_0/FCLK_CLK1]
undo
undo
disconnect_bd_net /processing_system7_0_FCLK_CLK2 [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_O] [get_bd_pins b_filter_0/s00_axi_aclk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins util_ds_buf_0/BUFG_I]
startgroup
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
report_clock_networks -name {network_2}
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
refresh_design
report_clock_networks -name {network_1}
current_design impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name b_filter_v16_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v16_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property version 17 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property display_name b_filter_v17 [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0 user.org:user:b_filter:10.1 user.org:user:b_filter:11 user.org:user:b_filter:11.1 user.org:user:b_filter:12 user.org:user:b_filter:14 user.org:user:b_filter:15 user.org:user:b_filter:16} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:b_filter:17 [get_ips  design_1_b_filter_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_0_synth_1
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.bit /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
