<p><span><strong><br/></strong></span></p><h1 id="HW-CTFaxi_init-module_name">module_name</h1><p><span>axi_init</span></p><h2 id="HW-CTFaxi_init-JavaScriptparameters">JavaScript parameters</h2><p>&quot;axiRdEn&quot;:  int, 1 - Enable AXI read data and read address channel. 0 - disable read data and read address channels.<br/>&quot;axiWrEn&quot;:  int, 1 - Enable AXI write data and write address channel. 0 - disable write data and write address channels.<br/>&quot;axiPipeR&quot;: int, // Depth of the pipe in the read-response channel datapath.<br/>&quot;axiPipeB&quot;: int,  //  Depth of the pipe in the write-response channel datapath.<br/>&quot;axiPipeW&quot;: int, // Depth of the pipe in the write-data channel datapath.<br/>&quot;axiPipeAW&quot;: int, //  Depth of the pipe in the write-address channel datapath.<br/>&quot;axiPipeAR&quot;: int,  // Depth of the pipe in the read-address channel datapath.  </p><h2 id="HW-CTFaxi_init-Interfaces">Interfaces</h2><p>clkInterface: A slave interface of type <a class="external-link" href="https://confluence.arteris.com/display/ENGR/InterfaceCLK" rel="nofollow">InterfaceCLK</a></p><p>ctlInterface : A master interface of type <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156992/HW-CTF+InterfaceCTL" data-linked-resource-id="16156992" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF InterfaceCTL</a></p><p>axiInterface: A slave interface of type InterfaceAXI</p><pre><br/></pre><h2 id="HW-CTFaxi_init-ModulesUsed">Modules Used</h2><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157076/HW-CTF+axi_ctl_req" data-linked-resource-id="16157076" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF axi_ctl_req</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157208/HW-CTF+ctl_axi_resp" data-linked-resource-id="16157208" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF ctl_axi_resp</a></p><p>axi_ctl_req_dp</p><h2 id="HW-CTFaxi_init-BlockDiagram">Block Diagram</h2><p><br/></p><p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16157086/image2020-4-16%2017:43:35.png?api=v2"></span></p><p><br/></p><p><br/></p><h2 id="HW-CTFaxi_init-Description">Description</h2><p>This component the AXI native layer in the Initiator ATUs (<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157127/HW-CTF+atui_axi" data-linked-resource-id="16157127" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF atui_axi</a>). It translates requests on the AXI native layer to CTL request interface (ctl_req_ and ctl_req_dp_) and responses on the CTL response interface (ctl_resp_ and ctl_resp_dp_) to AXI responses. The descriptions for the sub-blocks can be found in the following links:</p><p> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157076/HW-CTF+axi_ctl_req" data-linked-resource-id="16157076" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF axi_ctl_req</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157208/HW-CTF+ctl_axi_resp" data-linked-resource-id="16157208" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF ctl_axi_resp</a></p><p>The axi_ctl_req_dp sub-block consists of just straight wire-connections and no logic.</p><p><strong><br/></strong></p>