

================================================================
== Vitis HLS Report for 'cvtcolor_bgr2hsv'
================================================================
* Date:           Wed Apr 21 09:52:03 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cvtcolor_bgr2hsv
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 5.092 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max    | min |   max   |   Type   |
    +---------+---------+----------+-----------+-----+---------+----------+
    |       80|  2073679| 0.533 us | 13.825 ms |   80|  2073679| dataflow |
    +---------+---------+----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                                  |                                 |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |             Instance             |              Module             |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +----------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |Array2xfMat_512_9_1080_1920_1_U0  |Array2xfMat_512_9_1080_1920_1_s  |       79|  2073678|  0.527 us | 13.825 ms |   79|  2073678|   none  |
        |xfMat2Array_512_9_1080_1920_1_U0  |xfMat2Array_512_9_1080_1920_1_s  |        7|  2073606| 46.669 ns | 13.825 ms |    7|  2073606|   none  |
        |bgr2hsv_9_1080_1920_1_U0          |bgr2hsv_9_1080_1920_1_s          |        3|  2073609| 20.001 ns | 13.825 ms |    3|  2073609|   none  |
        |Block_split1_proc21_U0            |Block_split1_proc21              |        0|        0|    0 ns   |    0 ns   |    0|        0|   none  |
        +----------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|     990|     670|    -|
|Instance         |       65|    17|   10343|   30935|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       65|    17|   11342|   31671|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       10|  ~0  |       2|      13|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+---------------------------------+---------+----+------+-------+-----+
    |             Instance             |              Module             | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +----------------------------------+---------------------------------+---------+----+------+-------+-----+
    |Array2xfMat_512_9_1080_1920_1_U0  |Array2xfMat_512_9_1080_1920_1_s  |        0|   5|  3981|  16669|    0|
    |Block_split1_proc21_U0            |Block_split1_proc21              |        0|   0|     3|     74|    0|
    |bgr2hsv_9_1080_1920_1_U0          |bgr2hsv_9_1080_1920_1_s          |        5|   6|   497|    758|    0|
    |control_s_axi_U                   |control_s_axi                    |        0|   0|   252|    424|    0|
    |gmem1_m_axi_U                     |gmem1_m_axi                      |       30|   0|  1415|   1585|    0|
    |gmem2_m_axi_U                     |gmem2_m_axi                      |       30|   0|  1415|   1585|    0|
    |xfMat2Array_512_9_1080_1920_1_U0  |xfMat2Array_512_9_1080_1920_1_s  |        0|   6|  2780|   9840|    0|
    +----------------------------------+---------------------------------+---------+----+------+-------+-----+
    |Total                             |                                 |       65|  17| 10343|  30935|    0|
    +----------------------------------+---------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------+---------+----+----+-----+------+-----+---------+
    |         Name         | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |imgInput0_cols_c10_U  |        0|  99|   0|    -|     2|   32|       64|
    |imgInput0_cols_c_U    |        0|  99|   0|    -|     2|   32|       64|
    |imgInput0_data_U      |        0|  99|   0|    -|     2|   24|       48|
    |imgInput0_rows_c9_U   |        0|  99|   0|    -|     2|   32|       64|
    |imgInput0_rows_c_U    |        0|  99|   0|    -|     2|   32|       64|
    |imgOutput0_cols_c_U   |        0|  99|   0|    -|     4|   32|      128|
    |imgOutput0_data_U     |        0|  99|   0|    -|     2|   24|       48|
    |imgOutput0_rows_c_U   |        0|  99|   0|    -|     4|   32|      128|
    |img_bgr_c_U           |        0|  99|   0|    -|     2|   64|      128|
    |img_hsv_c_U           |        0|  99|   0|    -|     4|   64|      256|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |Total                 |        0| 990|   0|    0|    26|  368|      992|
    +----------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |                   Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |Array2xfMat_512_9_1080_1920_1_U0_ap_ready_count    |     +    |   0|  0|   9|           2|           1|
    |Block_split1_proc21_U0_ap_ready_count              |     +    |   0|  0|   9|           2|           1|
    |Array2xfMat_512_9_1080_1920_1_U0_ap_start          |    and   |   0|  0|   2|           1|           1|
    |Block_split1_proc21_U0_ap_start                    |    and   |   0|  0|   2|           1|           1|
    |ap_idle                                            |    and   |   0|  0|   2|           1|           1|
    |ap_sync_ready                                      |    and   |   0|  0|   2|           1|           1|
    |ap_sync_Array2xfMat_512_9_1080_1920_1_U0_ap_ready  |    or    |   0|  0|   2|           1|           1|
    |ap_sync_Block_split1_proc21_U0_ap_ready            |    or    |   0|  0|   2|           1|           1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                              |          |   0|  0|  30|          10|           8|
    +---------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Array2xfMat_512_9_1080_1920_1_U0_ap_ready_count        |   9|          2|    2|          4|
    |Block_split1_proc21_U0_ap_ready_count                  |   9|          2|    2|          4|
    |ap_sync_reg_Array2xfMat_512_9_1080_1920_1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Block_split1_proc21_U0_ap_ready            |   9|          2|    1|          2|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  |  36|          8|    6|         12|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Array2xfMat_512_9_1080_1920_1_U0_ap_ready_count        |  2|   0|    2|          0|
    |Block_split1_proc21_U0_ap_ready_count                  |  2|   0|    2|          0|
    |ap_rst_n_inv                                           |  1|   0|    1|          0|
    |ap_rst_reg_1                                           |  1|   0|    1|          0|
    |ap_rst_reg_2                                           |  1|   0|    1|          0|
    |ap_sync_reg_Array2xfMat_512_9_1080_1920_1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Block_split1_proc21_U0_ap_ready            |  1|   0|    1|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  |  9|   0|    9|          0|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |   Source Object  |    C Type    |
+-----------------------+-----+-----+---------------+------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|     s_axi     |      control     |  return void |
|s_axi_control_AWREADY  | out |    1|     s_axi     |      control     |  return void |
|s_axi_control_AWADDR   |  in |    6|     s_axi     |      control     |  return void |
|s_axi_control_WVALID   |  in |    1|     s_axi     |      control     |  return void |
|s_axi_control_WREADY   | out |    1|     s_axi     |      control     |  return void |
|s_axi_control_WDATA    |  in |   32|     s_axi     |      control     |  return void |
|s_axi_control_WSTRB    |  in |    4|     s_axi     |      control     |  return void |
|s_axi_control_ARVALID  |  in |    1|     s_axi     |      control     |  return void |
|s_axi_control_ARREADY  | out |    1|     s_axi     |      control     |  return void |
|s_axi_control_ARADDR   |  in |    6|     s_axi     |      control     |  return void |
|s_axi_control_RVALID   | out |    1|     s_axi     |      control     |  return void |
|s_axi_control_RREADY   |  in |    1|     s_axi     |      control     |  return void |
|s_axi_control_RDATA    | out |   32|     s_axi     |      control     |  return void |
|s_axi_control_RRESP    | out |    2|     s_axi     |      control     |  return void |
|s_axi_control_BVALID   | out |    1|     s_axi     |      control     |  return void |
|s_axi_control_BREADY   |  in |    1|     s_axi     |      control     |  return void |
|s_axi_control_BRESP    | out |    2|     s_axi     |      control     |  return void |
|ap_clk                 |  in |    1| ap_ctrl_chain | cvtcolor_bgr2hsv | return value |
|ap_rst_n               |  in |    1| ap_ctrl_chain | cvtcolor_bgr2hsv | return value |
|interrupt              | out |    1| ap_ctrl_chain | cvtcolor_bgr2hsv | return value |
|m_axi_gmem1_AWVALID    | out |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_AWID       | out |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_WDATA      | out |  512|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_WSTRB      | out |   64|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_WID        | out |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_ARID       | out |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_RDATA      |  in |  512|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_RID        |  in |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_BID        |  in |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|     m_axi     |       gmem1      |    pointer   |
|m_axi_gmem2_AWVALID    | out |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_AWREADY    |  in |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_AWADDR     | out |   64|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_AWID       | out |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_AWLEN      | out |    8|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_AWSIZE     | out |    3|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_AWBURST    | out |    2|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_AWLOCK     | out |    2|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_AWCACHE    | out |    4|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_AWPROT     | out |    3|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_AWQOS      | out |    4|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_AWREGION   | out |    4|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_AWUSER     | out |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_WVALID     | out |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_WREADY     |  in |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_WDATA      | out |  512|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_WSTRB      | out |   64|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_WLAST      | out |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_WID        | out |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_WUSER      | out |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_ARVALID    | out |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_ARREADY    |  in |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_ARADDR     | out |   64|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_ARID       | out |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_ARLEN      | out |    8|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_ARSIZE     | out |    3|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_ARBURST    | out |    2|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_ARLOCK     | out |    2|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_ARCACHE    | out |    4|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_ARPROT     | out |    3|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_ARQOS      | out |    4|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_ARREGION   | out |    4|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_ARUSER     | out |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_RVALID     |  in |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_RREADY     | out |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_RDATA      |  in |  512|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_RLAST      |  in |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_RID        |  in |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_RUSER      |  in |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_RRESP      |  in |    2|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_BVALID     |  in |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_BREADY     | out |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_BRESP      |  in |    2|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_BID        |  in |    1|     m_axi     |       gmem2      |    pointer   |
|m_axi_gmem2_BUSER      |  in |    1|     m_axi     |       gmem2      |    pointer   |
+-----------------------+-----+-----+---------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %cols"   --->   Operation 8 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %rows"   --->   Operation 9 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%img_hsv_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_hsv"   --->   Operation 10 'read' 'img_hsv_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%img_bgr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_bgr"   --->   Operation 11 'read' 'img_bgr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%imgInput0_cols_c10 = alloca i64"   --->   Operation 12 'alloca' 'imgInput0_cols_c10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%imgInput0_rows_c9 = alloca i64"   --->   Operation 13 'alloca' 'imgInput0_rows_c9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%img_hsv_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3391]   --->   Operation 14 'alloca' 'img_hsv_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_bgr_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3391]   --->   Operation 15 'alloca' 'img_bgr_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%imgOutput0_cols_c = alloca i64"   --->   Operation 16 'alloca' 'imgOutput0_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%imgOutput0_rows_c = alloca i64"   --->   Operation 17 'alloca' 'imgOutput0_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%imgInput0_cols_c = alloca i64"   --->   Operation 18 'alloca' 'imgInput0_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%imgInput0_rows_c = alloca i64"   --->   Operation 19 'alloca' 'imgInput0_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%imgInput0_data = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3400]   --->   Operation 20 'alloca' 'imgInput0_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%imgOutput0_data = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3406]   --->   Operation 21 'alloca' 'imgOutput0_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%call_ln3391 = call void @Block_.split1_proc21, i32 %rows_read, i32 %cols_read, i64 %img_bgr_read, i64 %img_hsv_read, i32 %imgInput0_rows_c, i32 %imgInput0_cols_c, i32 %imgOutput0_rows_c, i32 %imgOutput0_cols_c, i64 %img_bgr_c, i64 %img_hsv_c" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3391]   --->   Operation 22 'call' 'call_ln3391' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln3416 = call void @Array2xfMat<512, 9, 1080, 1920, 1>, i512 %gmem1, i24 %imgInput0_data, i64 %img_bgr_c, i32 %imgInput0_rows_c, i32 %imgInput0_cols_c, i32 %imgInput0_rows_c9, i32 %imgInput0_cols_c10, void %call_ln3391, void %call_ln3391" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3416]   --->   Operation 23 'call' 'call_ln3416' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln3416 = call void @Array2xfMat<512, 9, 1080, 1920, 1>, i512 %gmem1, i24 %imgInput0_data, i64 %img_bgr_c, i32 %imgInput0_rows_c, i32 %imgInput0_cols_c, i32 %imgInput0_rows_c9, i32 %imgInput0_cols_c10, void %call_ln3391, void %call_ln3391" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3416]   --->   Operation 24 'call' 'call_ln3416' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln3417 = call void @bgr2hsv<9, 1080, 1920, 1>, i24 %imgInput0_data, i24 %imgOutput0_data, i32 %imgInput0_rows_c9, i32 %imgInput0_cols_c10, i8 %xf_cv_icvSaturate8u_cv, i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv, i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv, void %call_ln3416, void %call_ln3416" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3417]   --->   Operation 25 'call' 'call_ln3417' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln3417 = call void @bgr2hsv<9, 1080, 1920, 1>, i24 %imgInput0_data, i24 %imgOutput0_data, i32 %imgInput0_rows_c9, i32 %imgInput0_cols_c10, i8 %xf_cv_icvSaturate8u_cv, i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv, i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv, void %call_ln3416, void %call_ln3416" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3417]   --->   Operation 26 'call' 'call_ln3417' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln3418 = call void @xfMat2Array<512, 9, 1080, 1920, 1>, i24 %imgOutput0_data, i512 %gmem2, i32 %imgOutput0_rows_c, i32 %imgOutput0_cols_c, i64 %img_hsv_c, void %call_ln3417, void %call_ln3417" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3418]   --->   Operation 27 'call' 'call_ln3418' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_10"   --->   Operation 28 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 29 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_13, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_15, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_15, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem2"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_bgr, void @empty_9, i32, i32, void @empty_10, i32, i32, void @empty_8, void @empty_16, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_7"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_bgr, void @empty, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_7"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_hsv, void @empty_9, i32, i32, void @empty_10, i32, i32, void @empty_8, void @empty_17, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_7"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_hsv, void @empty, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_7"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_9, i32, i32, void @empty_10, i32, i32, void @empty_8, void @empty_0, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_1, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_9, i32, i32, void @empty_10, i32, i32, void @empty_8, void @empty_11, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_1, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_9, i32, i32, void @empty_10, i32, i32, void @empty_8, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput0_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i24 %imgInput0_data, i24 %imgInput0_data"   --->   Operation 46 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_data, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @imgOutput0_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i24 %imgOutput0_data, i24 %imgOutput0_data"   --->   Operation 48 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput0_data, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput0_OC_rows_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %imgInput0_rows_c, i32 %imgInput0_rows_c"   --->   Operation 50 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput0_rows_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput0_OC_cols_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %imgInput0_cols_c, i32 %imgInput0_cols_c"   --->   Operation 52 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput0_cols_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @imgOutput0_OC_rows_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %imgOutput0_rows_c, i32 %imgOutput0_rows_c"   --->   Operation 54 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgOutput0_rows_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @imgOutput0_OC_cols_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %imgOutput0_cols_c, i32 %imgOutput0_cols_c"   --->   Operation 56 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgOutput0_cols_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @img_bgr_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %img_bgr_c, i64 %img_bgr_c" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3391]   --->   Operation 58 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln3391 = specinterface void @_ssdm_op_SpecInterface, i64 %img_bgr_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3391]   --->   Operation 59 'specinterface' 'specinterface_ln3391' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @img_hsv_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %img_hsv_c, i64 %img_hsv_c" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3391]   --->   Operation 60 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln3391 = specinterface void @_ssdm_op_SpecInterface, i64 %img_hsv_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3391]   --->   Operation 61 'specinterface' 'specinterface_ln3391' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput0_OC_rows_c9_str, i32, void @p_str, void @p_str, i32, i32, i32 %imgInput0_rows_c9, i32 %imgInput0_rows_c9"   --->   Operation 62 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput0_rows_c9, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput0_OC_cols_c10_str, i32, void @p_str, void @p_str, i32, i32, i32 %imgInput0_cols_c10, i32 %imgInput0_cols_c10"   --->   Operation 64 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput0_cols_c10, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln3418 = call void @xfMat2Array<512, 9, 1080, 1920, 1>, i24 %imgOutput0_data, i512 %gmem2, i32 %imgOutput0_rows_c, i32 %imgOutput0_cols_c, i64 %img_hsv_c, void %call_ln3417, void %call_ln3417" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3418]   --->   Operation 66 'call' 'call_ln3418' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln3419 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/src/xf_cvt_color_accel.cpp:3419]   --->   Operation 67 'ret' 'ret_ln3419' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ img_bgr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_hsv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xf_cv_icvSaturate8u_cv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                (read                ) [ 00000000]
rows_read                (read                ) [ 00000000]
img_hsv_read             (read                ) [ 00000000]
img_bgr_read             (read                ) [ 00000000]
imgInput0_cols_c10       (alloca              ) [ 00111111]
imgInput0_rows_c9        (alloca              ) [ 00111111]
img_hsv_c                (alloca              ) [ 01111111]
img_bgr_c                (alloca              ) [ 01111111]
imgOutput0_cols_c        (alloca              ) [ 01111111]
imgOutput0_rows_c        (alloca              ) [ 01111111]
imgInput0_cols_c         (alloca              ) [ 01111111]
imgInput0_rows_c         (alloca              ) [ 01111111]
imgInput0_data           (alloca              ) [ 00111111]
imgOutput0_data          (alloca              ) [ 00111111]
call_ln3391              (call                ) [ 00000000]
call_ln3416              (call                ) [ 00000000]
call_ln3417              (call                ) [ 00000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000000]
spectopmodule_ln0        (spectopmodule       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty                    (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_41                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_42                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_43                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_44                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_45                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_46                 (specchannel         ) [ 00000000]
specinterface_ln3391     (specinterface       ) [ 00000000]
empty_47                 (specchannel         ) [ 00000000]
specinterface_ln3391     (specinterface       ) [ 00000000]
empty_48                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_49                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
call_ln3418              (call                ) [ 00000000]
ret_ln3419               (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_bgr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_bgr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_hsv">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_hsv"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rows">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cols">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="xf_cv_icvSaturate8u_cv">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xf_cv_icvSaturate8u_cv"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_.split1_proc21"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Array2xfMat<512, 9, 1080, 1920, 1>"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgr2hsv<9, 1080, 1920, 1>"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfMat2Array<512, 9, 1080, 1920, 1>"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput0_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput0_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput0_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput0_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput0_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput0_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_bgr_c_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_hsv_c_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput0_OC_rows_c9_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput0_OC_cols_c10_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="imgInput0_cols_c10_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput0_cols_c10/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="imgInput0_rows_c9_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput0_rows_c9/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="img_hsv_c_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_hsv_c/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="img_bgr_c_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_bgr_c/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="imgOutput0_cols_c_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput0_cols_c/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="imgOutput0_rows_c_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput0_rows_c/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="imgInput0_cols_c_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput0_cols_c/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="imgInput0_rows_c_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput0_rows_c/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="imgInput0_data_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput0_data/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="imgOutput0_data_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput0_data/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="cols_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="rows_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="img_hsv_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_hsv_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="img_bgr_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_bgr_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_Array2xfMat_512_9_1080_1920_1_s_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="512" slack="0"/>
<pin id="175" dir="0" index="2" bw="24" slack="1"/>
<pin id="176" dir="0" index="3" bw="64" slack="1"/>
<pin id="177" dir="0" index="4" bw="32" slack="1"/>
<pin id="178" dir="0" index="5" bw="32" slack="1"/>
<pin id="179" dir="0" index="6" bw="32" slack="1"/>
<pin id="180" dir="0" index="7" bw="32" slack="1"/>
<pin id="181" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln3416/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_xfMat2Array_512_9_1080_1920_1_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="24" slack="5"/>
<pin id="187" dir="0" index="2" bw="512" slack="0"/>
<pin id="188" dir="0" index="3" bw="32" slack="5"/>
<pin id="189" dir="0" index="4" bw="32" slack="5"/>
<pin id="190" dir="0" index="5" bw="64" slack="5"/>
<pin id="191" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln3418/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_bgr2hsv_9_1080_1920_1_s_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="24" slack="3"/>
<pin id="197" dir="0" index="2" bw="24" slack="3"/>
<pin id="198" dir="0" index="3" bw="32" slack="3"/>
<pin id="199" dir="0" index="4" bw="32" slack="3"/>
<pin id="200" dir="0" index="5" bw="8" slack="0"/>
<pin id="201" dir="0" index="6" bw="32" slack="0"/>
<pin id="202" dir="0" index="7" bw="32" slack="0"/>
<pin id="203" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln3417/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="call_ln3391_Block_split1_proc21_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="0" index="3" bw="64" slack="0"/>
<pin id="213" dir="0" index="4" bw="64" slack="0"/>
<pin id="214" dir="0" index="5" bw="32" slack="0"/>
<pin id="215" dir="0" index="6" bw="32" slack="0"/>
<pin id="216" dir="0" index="7" bw="32" slack="0"/>
<pin id="217" dir="0" index="8" bw="32" slack="0"/>
<pin id="218" dir="0" index="9" bw="64" slack="0"/>
<pin id="219" dir="0" index="10" bw="64" slack="0"/>
<pin id="220" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln3391/1 "/>
</bind>
</comp>

<comp id="226" class="1005" name="imgInput0_cols_c10_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imgInput0_cols_c10 "/>
</bind>
</comp>

<comp id="232" class="1005" name="imgInput0_rows_c9_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imgInput0_rows_c9 "/>
</bind>
</comp>

<comp id="238" class="1005" name="img_hsv_c_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="img_hsv_c "/>
</bind>
</comp>

<comp id="244" class="1005" name="img_bgr_c_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="img_bgr_c "/>
</bind>
</comp>

<comp id="250" class="1005" name="imgOutput0_cols_c_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgOutput0_cols_c "/>
</bind>
</comp>

<comp id="256" class="1005" name="imgOutput0_rows_c_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgOutput0_rows_c "/>
</bind>
</comp>

<comp id="262" class="1005" name="imgInput0_cols_c_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgInput0_cols_c "/>
</bind>
</comp>

<comp id="268" class="1005" name="imgInput0_rows_c_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgInput0_rows_c "/>
</bind>
</comp>

<comp id="274" class="1005" name="imgInput0_data_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="24" slack="1"/>
<pin id="276" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="imgInput0_data "/>
</bind>
</comp>

<comp id="280" class="1005" name="imgOutput0_data_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="24" slack="3"/>
<pin id="282" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="imgOutput0_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="194" pin=5"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="194" pin=6"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="194" pin=7"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="222"><net_src comp="154" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="223"><net_src comp="148" pin="2"/><net_sink comp="208" pin=2"/></net>

<net id="224"><net_src comp="166" pin="2"/><net_sink comp="208" pin=3"/></net>

<net id="225"><net_src comp="160" pin="2"/><net_sink comp="208" pin=4"/></net>

<net id="229"><net_src comp="108" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="172" pin=7"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="235"><net_src comp="112" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="172" pin=6"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="194" pin=3"/></net>

<net id="241"><net_src comp="116" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="208" pin=10"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="184" pin=5"/></net>

<net id="247"><net_src comp="120" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="208" pin=9"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="172" pin=3"/></net>

<net id="253"><net_src comp="124" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="208" pin=8"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="184" pin=4"/></net>

<net id="259"><net_src comp="128" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="208" pin=7"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="265"><net_src comp="132" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="208" pin=6"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="172" pin=5"/></net>

<net id="271"><net_src comp="136" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="208" pin=5"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="172" pin=4"/></net>

<net id="277"><net_src comp="140" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="283"><net_src comp="144" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="184" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {6 7 }
 - Input state : 
	Port: cvtcolor_bgr2hsv : gmem1 | {2 3 }
	Port: cvtcolor_bgr2hsv : img_bgr | {1 }
	Port: cvtcolor_bgr2hsv : img_hsv | {1 }
	Port: cvtcolor_bgr2hsv : rows | {1 }
	Port: cvtcolor_bgr2hsv : cols | {1 }
	Port: cvtcolor_bgr2hsv : xf_cv_icvSaturate8u_cv | {4 5 }
	Port: cvtcolor_bgr2hsv : void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv | {4 5 }
	Port: cvtcolor_bgr2hsv : void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv | {4 5 }
  - Chain level:
	State 1
		call_ln3391 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          | grp_Array2xfMat_512_9_1080_1920_1_s_fu_172 |    5    |  3.936  |   4200  |   8287  |
|   call   | grp_xfMat2Array_512_9_1080_1920_1_s_fu_184 |    6    |  5.248  |   3013  |   1842  |
|          |     grp_bgr2hsv_9_1080_1920_1_s_fu_194     |    6    |  5.904  |   520   |   686   |
|          |   call_ln3391_Block_split1_proc21_fu_208   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |            cols_read_read_fu_148           |    0    |    0    |    0    |    0    |
|   read   |            rows_read_read_fu_154           |    0    |    0    |    0    |    0    |
|          |          img_hsv_read_read_fu_160          |    0    |    0    |    0    |    0    |
|          |          img_bgr_read_read_fu_166          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    17   |  15.088 |   7733  |  10815  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------------------------------------------------------------+--------+--------+--------+
|                                                                       |  BRAM  |   FF   |   LUT  |
+-----------------------------------------------------------------------+--------+--------+--------+
|void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv|    1   |    0   |    0   |
|void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv|    1   |    0   |    0   |
|                         xf_cv_icvSaturate8u_cv                        |    3   |    0   |    0   |
+-----------------------------------------------------------------------+--------+--------+--------+
|                                 Total                                 |    5   |    0   |    0   |
+-----------------------------------------------------------------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|imgInput0_cols_c10_reg_226|   32   |
| imgInput0_cols_c_reg_262 |   32   |
|  imgInput0_data_reg_274  |   24   |
| imgInput0_rows_c9_reg_232|   32   |
| imgInput0_rows_c_reg_268 |   32   |
| imgOutput0_cols_c_reg_250|   32   |
|  imgOutput0_data_reg_280 |   24   |
| imgOutput0_rows_c_reg_256|   32   |
|     img_bgr_c_reg_244    |   64   |
|     img_hsv_c_reg_238    |   64   |
+--------------------------+--------+
|           Total          |   368  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   17   |   15   |  7733  |  10815 |
|   Memory  |    5   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   368  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   17   |   15   |  8101  |  10815 |
+-----------+--------+--------+--------+--------+--------+
