

================================================================
== Vitis HLS Report for 'BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4'
================================================================
* Date:           Mon Oct 16 16:29:26 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      144|      144|  2.160 us|  2.160 us|  144|  144|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_4  |      142|      142|        32|          1|          1|   112|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 1, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 35 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv3_mid2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %conv3_mid2"   --->   Operation 36 'read' 'conv3_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv2_mid2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %conv2_mid2"   --->   Operation 37 'read' 'conv2_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %tmp"   --->   Operation 38 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln14"   --->   Operation 39 'read' 'bitcast_ln14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln16_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln16_1"   --->   Operation 40 'read' 'sext_ln16_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln16_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln16"   --->   Operation 41 'read' 'sext_ln16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln16_1_cast = sext i62 %sext_ln16_1_read"   --->   Operation 42 'sext' 'sext_ln16_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln16_cast = sext i62 %sext_ln16_read"   --->   Operation 43 'sext' 'sext_ln16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 150528, void @empty_47, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_49, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %w"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.for.inc.split, i1 1, void %newFuncRoot"   --->   Operation 48 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%w_1 = load i7 %w" [BatchNorm.cpp:16]   --->   Operation 49 'load' 'w_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.59ns)   --->   "%icmp_ln16 = icmp_eq  i7 %w_1, i7 112" [BatchNorm.cpp:16]   --->   Operation 50 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln16 = add i7 %w_1, i7 1" [BatchNorm.cpp:16]   --->   Operation 51 'add' 'add_ln16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %new.body.for.inc, void %for.inc50.loopexit.exitStub" [BatchNorm.cpp:16]   --->   Operation 52 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [BatchNorm.cpp:16]   --->   Operation 53 'br' 'br_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.59ns)   --->   "%icmp_ln16_1 = icmp_eq  i7 %add_ln16, i7 112" [BatchNorm.cpp:16]   --->   Operation 54 'icmp' 'icmp_ln16_1' <Predicate = (!icmp_ln16)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16_1, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [BatchNorm.cpp:16]   --->   Operation 55 'br' 'br_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln16 = store i7 %add_ln16, i7 %w" [BatchNorm.cpp:16]   --->   Operation 56 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [BatchNorm.cpp:16]   --->   Operation 57 'br' 'br_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.9>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln16_cast" [BatchNorm.cpp:16]   --->   Operation 58 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [7/7] (10.9ns)   --->   "%empty_173 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 112" [BatchNorm.cpp:16]   --->   Operation 59 'readreq' 'empty_173' <Predicate = (!icmp_ln16 & first_iter_0)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 10.9>
ST_3 : Operation 60 [6/7] (10.9ns)   --->   "%empty_173 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 112" [BatchNorm.cpp:16]   --->   Operation 60 'readreq' 'empty_173' <Predicate = (!icmp_ln16 & first_iter_0)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 10.9>
ST_4 : Operation 61 [5/7] (10.9ns)   --->   "%empty_173 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 112" [BatchNorm.cpp:16]   --->   Operation 61 'readreq' 'empty_173' <Predicate = (!icmp_ln16 & first_iter_0)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 10.9>
ST_5 : Operation 62 [4/7] (10.9ns)   --->   "%empty_173 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 112" [BatchNorm.cpp:16]   --->   Operation 62 'readreq' 'empty_173' <Predicate = (!icmp_ln16 & first_iter_0)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 10.9>
ST_6 : Operation 63 [3/7] (10.9ns)   --->   "%empty_173 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 112" [BatchNorm.cpp:16]   --->   Operation 63 'readreq' 'empty_173' <Predicate = (!icmp_ln16 & first_iter_0)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 10.9>
ST_7 : Operation 64 [2/7] (10.9ns)   --->   "%empty_173 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 112" [BatchNorm.cpp:16]   --->   Operation 64 'readreq' 'empty_173' <Predicate = (!icmp_ln16 & first_iter_0)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 10.9>
ST_8 : Operation 65 [1/7] (10.9ns)   --->   "%empty_173 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 112" [BatchNorm.cpp:16]   --->   Operation 65 'readreq' 'empty_173' <Predicate = (!icmp_ln16 & first_iter_0)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 10.9>
ST_9 : Operation 66 [1/1] (10.9ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [BatchNorm.cpp:17]   --->   Operation 66 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln16)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.37>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %gmem1_addr_read" [BatchNorm.cpp:17]   --->   Operation 67 'bitcast' 'bitcast_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_10 : Operation 68 [2/2] (7.37ns)   --->   "%sub = fsub i32 %bitcast_ln17, i32 %bitcast_ln14_read" [BatchNorm.cpp:17]   --->   Operation 68 'fsub' 'sub' <Predicate = (!icmp_ln16)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.37>
ST_11 : Operation 69 [1/2] (7.37ns)   --->   "%sub = fsub i32 %bitcast_ln17, i32 %bitcast_ln14_read" [BatchNorm.cpp:17]   --->   Operation 69 'fsub' 'sub' <Predicate = (!icmp_ln16)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 70 [1/1] (6.41ns)   --->   "%conv = fpext i32 %sub" [BatchNorm.cpp:17]   --->   Operation 70 'fpext' 'conv' <Predicate = (!icmp_ln16)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 9.82>
ST_13 : Operation 71 [9/9] (9.82ns)   --->   "%div = ddiv i64 %conv, i64 %tmp_read" [BatchNorm.cpp:17]   --->   Operation 71 'ddiv' 'div' <Predicate = (!icmp_ln16)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 9.82>
ST_14 : Operation 72 [8/9] (9.82ns)   --->   "%div = ddiv i64 %conv, i64 %tmp_read" [BatchNorm.cpp:17]   --->   Operation 72 'ddiv' 'div' <Predicate = (!icmp_ln16)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 9.82>
ST_15 : Operation 73 [7/9] (9.82ns)   --->   "%div = ddiv i64 %conv, i64 %tmp_read" [BatchNorm.cpp:17]   --->   Operation 73 'ddiv' 'div' <Predicate = (!icmp_ln16)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 9.82>
ST_16 : Operation 74 [6/9] (9.82ns)   --->   "%div = ddiv i64 %conv, i64 %tmp_read" [BatchNorm.cpp:17]   --->   Operation 74 'ddiv' 'div' <Predicate = (!icmp_ln16)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 9.82>
ST_17 : Operation 75 [5/9] (9.82ns)   --->   "%div = ddiv i64 %conv, i64 %tmp_read" [BatchNorm.cpp:17]   --->   Operation 75 'ddiv' 'div' <Predicate = (!icmp_ln16)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 9.82>
ST_18 : Operation 76 [4/9] (9.82ns)   --->   "%div = ddiv i64 %conv, i64 %tmp_read" [BatchNorm.cpp:17]   --->   Operation 76 'ddiv' 'div' <Predicate = (!icmp_ln16)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 9.82>
ST_19 : Operation 77 [3/9] (9.82ns)   --->   "%div = ddiv i64 %conv, i64 %tmp_read" [BatchNorm.cpp:17]   --->   Operation 77 'ddiv' 'div' <Predicate = (!icmp_ln16)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 9.82>
ST_20 : Operation 78 [2/9] (9.82ns)   --->   "%div = ddiv i64 %conv, i64 %tmp_read" [BatchNorm.cpp:17]   --->   Operation 78 'ddiv' 'div' <Predicate = (!icmp_ln16)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 9.82>
ST_21 : Operation 79 [1/9] (9.82ns)   --->   "%div = ddiv i64 %conv, i64 %tmp_read" [BatchNorm.cpp:17]   --->   Operation 79 'ddiv' 'div' <Predicate = (!icmp_ln16)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 9.59>
ST_22 : Operation 80 [2/2] (9.59ns)   --->   "%mul = dmul i64 %div, i64 %conv2_mid2_read" [BatchNorm.cpp:17]   --->   Operation 80 'dmul' 'mul' <Predicate = (!icmp_ln16)> <Delay = 9.59> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 9.59> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 9.59>
ST_23 : Operation 81 [1/2] (9.59ns)   --->   "%mul = dmul i64 %div, i64 %conv2_mid2_read" [BatchNorm.cpp:17]   --->   Operation 81 'dmul' 'mul' <Predicate = (!icmp_ln16)> <Delay = 9.59> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 9.59> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.50>
ST_24 : Operation 82 [2/2] (8.50ns)   --->   "%add3 = dadd i64 %mul, i64 %conv3_mid2_read" [BatchNorm.cpp:17]   --->   Operation 82 'dadd' 'add3' <Predicate = (!icmp_ln16)> <Delay = 8.50> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.50>
ST_25 : Operation 83 [1/2] (8.50ns)   --->   "%add3 = dadd i64 %mul, i64 %conv3_mid2_read" [BatchNorm.cpp:17]   --->   Operation 83 'dadd' 'add3' <Predicate = (!icmp_ln16)> <Delay = 8.50> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.9>
ST_26 : Operation 84 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln16_1_cast" [BatchNorm.cpp:16]   --->   Operation 84 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 86 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 112, i64 112, i64 112"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 87 [1/1] (10.9ns)   --->   "%empty_174 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem2_addr, i32 112" [BatchNorm.cpp:16]   --->   Operation 87 'writereq' 'empty_174' <Predicate = (!icmp_ln16 & first_iter_0)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc.split" [BatchNorm.cpp:16]   --->   Operation 88 'br' 'br_ln16' <Predicate = (!icmp_ln16 & first_iter_0)> <Delay = 0.00>
ST_26 : Operation 89 [1/1] (7.60ns)   --->   "%conv4 = fptrunc i64 %add3" [BatchNorm.cpp:17]   --->   Operation 89 'fptrunc' 'conv4' <Predicate = (!icmp_ln16)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.9>
ST_27 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [BatchNorm.cpp:16]   --->   Operation 90 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i32 %conv4" [BatchNorm.cpp:17]   --->   Operation 91 'bitcast' 'bitcast_ln17_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 92 [1/1] (10.9ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem2_addr, i32 %bitcast_ln17_1, i4 15" [BatchNorm.cpp:17]   --->   Operation 92 'write' 'write_ln17' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 10.9>
ST_28 : Operation 93 [5/5] (10.9ns)   --->   "%empty_172 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [BatchNorm.cpp:15]   --->   Operation 93 'writeresp' 'empty_172' <Predicate = (icmp_ln16_1)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 10.9>
ST_29 : Operation 94 [4/5] (10.9ns)   --->   "%empty_172 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [BatchNorm.cpp:15]   --->   Operation 94 'writeresp' 'empty_172' <Predicate = (icmp_ln16_1)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 10.9>
ST_30 : Operation 95 [3/5] (10.9ns)   --->   "%empty_172 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [BatchNorm.cpp:15]   --->   Operation 95 'writeresp' 'empty_172' <Predicate = (icmp_ln16_1)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 10.9>
ST_31 : Operation 96 [2/5] (10.9ns)   --->   "%empty_172 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [BatchNorm.cpp:15]   --->   Operation 96 'writeresp' 'empty_172' <Predicate = (icmp_ln16_1)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 99 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 10.9>
ST_32 : Operation 97 [1/5] (10.9ns)   --->   "%empty_172 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [BatchNorm.cpp:15]   --->   Operation 97 'writeresp' 'empty_172' <Predicate = (icmp_ln16_1)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln16 = br void %new.latch.for.inc.split" [BatchNorm.cpp:16]   --->   Operation 98 'br' 'br_ln16' <Predicate = (icmp_ln16_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15ns, clock uncertainty: 4.05ns.

 <State 1>: 1.31ns
The critical path consists of the following:
	'alloca' operation ('w') [9]  (0 ns)
	'load' operation ('w', BatchNorm.cpp:16) on local variable 'w' [24]  (0 ns)
	'add' operation ('add_ln16', BatchNorm.cpp:16) [30]  (0.706 ns)
	'icmp' operation ('icmp_ln16_1', BatchNorm.cpp:16) [50]  (0.6 ns)

 <State 2>: 10.9ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', BatchNorm.cpp:16) [25]  (0 ns)
	bus request operation ('empty_173', BatchNorm.cpp:16) on port 'gmem1' (BatchNorm.cpp:16) [35]  (10.9 ns)

 <State 3>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_173', BatchNorm.cpp:16) on port 'gmem1' (BatchNorm.cpp:16) [35]  (10.9 ns)

 <State 4>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_173', BatchNorm.cpp:16) on port 'gmem1' (BatchNorm.cpp:16) [35]  (10.9 ns)

 <State 5>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_173', BatchNorm.cpp:16) on port 'gmem1' (BatchNorm.cpp:16) [35]  (10.9 ns)

 <State 6>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_173', BatchNorm.cpp:16) on port 'gmem1' (BatchNorm.cpp:16) [35]  (10.9 ns)

 <State 7>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_173', BatchNorm.cpp:16) on port 'gmem1' (BatchNorm.cpp:16) [35]  (10.9 ns)

 <State 8>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_173', BatchNorm.cpp:16) on port 'gmem1' (BatchNorm.cpp:16) [35]  (10.9 ns)

 <State 9>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem1_addr_read', BatchNorm.cpp:17) on port 'gmem1' (BatchNorm.cpp:17) [40]  (10.9 ns)

 <State 10>: 7.38ns
The critical path consists of the following:
	'fsub' operation ('sub', BatchNorm.cpp:17) [42]  (7.38 ns)

 <State 11>: 7.38ns
The critical path consists of the following:
	'fsub' operation ('sub', BatchNorm.cpp:17) [42]  (7.38 ns)

 <State 12>: 6.42ns
The critical path consists of the following:
	'fpext' operation ('conv', BatchNorm.cpp:17) [43]  (6.42 ns)

 <State 13>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div', BatchNorm.cpp:17) [44]  (9.83 ns)

 <State 14>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div', BatchNorm.cpp:17) [44]  (9.83 ns)

 <State 15>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div', BatchNorm.cpp:17) [44]  (9.83 ns)

 <State 16>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div', BatchNorm.cpp:17) [44]  (9.83 ns)

 <State 17>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div', BatchNorm.cpp:17) [44]  (9.83 ns)

 <State 18>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div', BatchNorm.cpp:17) [44]  (9.83 ns)

 <State 19>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div', BatchNorm.cpp:17) [44]  (9.83 ns)

 <State 20>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div', BatchNorm.cpp:17) [44]  (9.83 ns)

 <State 21>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div', BatchNorm.cpp:17) [44]  (9.83 ns)

 <State 22>: 9.59ns
The critical path consists of the following:
	'dmul' operation ('mul', BatchNorm.cpp:17) [45]  (9.59 ns)

 <State 23>: 9.59ns
The critical path consists of the following:
	'dmul' operation ('mul', BatchNorm.cpp:17) [45]  (9.59 ns)

 <State 24>: 8.51ns
The critical path consists of the following:
	'dadd' operation ('add3', BatchNorm.cpp:17) [46]  (8.51 ns)

 <State 25>: 8.51ns
The critical path consists of the following:
	'dadd' operation ('add3', BatchNorm.cpp:17) [46]  (8.51 ns)

 <State 26>: 10.9ns
The critical path consists of the following:
	'getelementptr' operation ('gmem2_addr', BatchNorm.cpp:16) [26]  (0 ns)
	bus request operation ('empty_174', BatchNorm.cpp:16) on port 'gmem2' (BatchNorm.cpp:16) [36]  (10.9 ns)

 <State 27>: 10.9ns
The critical path consists of the following:
	bus write operation ('write_ln17', BatchNorm.cpp:17) on port 'gmem2' (BatchNorm.cpp:17) [49]  (10.9 ns)

 <State 28>: 10.9ns
The critical path consists of the following:
	bus response operation ('empty_172', BatchNorm.cpp:15) on port 'gmem2' (BatchNorm.cpp:15) [53]  (10.9 ns)

 <State 29>: 10.9ns
The critical path consists of the following:
	bus response operation ('empty_172', BatchNorm.cpp:15) on port 'gmem2' (BatchNorm.cpp:15) [53]  (10.9 ns)

 <State 30>: 10.9ns
The critical path consists of the following:
	bus response operation ('empty_172', BatchNorm.cpp:15) on port 'gmem2' (BatchNorm.cpp:15) [53]  (10.9 ns)

 <State 31>: 10.9ns
The critical path consists of the following:
	bus response operation ('empty_172', BatchNorm.cpp:15) on port 'gmem2' (BatchNorm.cpp:15) [53]  (10.9 ns)

 <State 32>: 10.9ns
The critical path consists of the following:
	bus response operation ('empty_172', BatchNorm.cpp:15) on port 'gmem2' (BatchNorm.cpp:15) [53]  (10.9 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
