/****************************************************************************
 * chips/rk3576/hardware/rk3576_memorymap.h
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed to the Apache Software Foundation (ASF) under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.  The
 * ASF licenses this file to you under the Apache License, Version 2.0 (the
 * "License"); you may not use this file except in compliance with the
 * License.  You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.  See the
 * License for the specific language governing permissions and limitations
 * under the License.
 *
 ****************************************************************************/

#ifndef __ARCH_ARM64_SRC_RK3576_HARDWARE_RK3576_MEMORYMAP_H
#define __ARCH_ARM64_SRC_RK3576_HARDWARE_RK3576_MEMORYMAP_H

/****************************************************************************
 * Included Files
 ****************************************************************************/

#include <nuttx/config.h>

/****************************************************************************
 * Pre-processor Definitions
 ****************************************************************************/

/* GPIO banks (TRM) */

#define RK3576_GPIO0_ADDR 0x27320000
#define RK3576_GPIO1_ADDR 0x2AE10000
#define RK3576_GPIO2_ADDR 0x2AE20000
#define RK3576_GPIO3_ADDR 0x2AE30000
#define RK3576_GPIO4_ADDR 0x2AE40000
#define RK3576_PIO_ADDR   RK3576_GPIO0_ADDR

/* DesignWare 16550 UARTs (TRM). UART0 = debug console (vendor DTS earlycon).
 */

#define RK3576_UART0_ADDR  0x2AD40000
#define RK3576_UART1_ADDR  0x27310000
#define RK3576_UART2_ADDR  0x2AD50000
#define RK3576_UART3_ADDR  0x2AD60000
#define RK3576_UART4_ADDR  0x2AD70000
#define RK3576_UART5_ADDR  0x2AD80000
#define RK3576_UART6_ADDR  0x2AD90000
#define RK3576_UART7_ADDR  0x2ADA0000
#define RK3576_UART8_ADDR  0x2ADB0000
#define RK3576_UART9_ADDR  0x2ADC0000
#define RK3576_UART10_ADDR 0x2AFC0000
#define RK3576_UART11_ADDR 0x2AFD0000

/* PWM (Rockchip PWM v4) */
#define RK3576_PWM0_ADDR 0x27330000
#define RK3576_PWM1_ADDR 0x2ADD0000
#define RK3576_PWM2_ADDR 0x2ADE0000

/* Synopsys DesignWare MSHC (dw_mmc, same IP as rk3288/rk3399) */

#define RK3576_SDMMC_ADDR 0x2A310000 /* SD/MMC host (dw-mshc) */
#define RK3576_SDIO_ADDR  0x2A320000 /* SDIO host (dw-mshc)   */
#define RK3576_EMMC_ADDR  0x2A330000 /* eMMC host (dwcmshc)   */

/* USB OTG (Synopsys DesignWare USB3 / DWC3) */

#define RK3576_USB0_ADDR 0x23000000 /* USB OTG0 (DWC3) */
#define RK3576_USB1_ADDR 0x23400000 /* USB OTG1 (DWC3) */

/* USB and PIPE PHY register files */

#define RK3576_USB_GRF_ADDR       0x2601e000
#define RK3576_PHP_GRF_ADDR       0x26020000
#define RK3576_PMU0_GRF_ADDR      0x26024000
#define RK3576_PIPE_PHY1_GRF_ADDR 0x2602a000
#define RK3576_USB2PHY_GRF_ADDR   0x2602e000
#define RK3576_COMBPHY1_ADDR      0x2b060000

/* I2C controller (Synopsys/Rockchip RK I2C, "rk3399-i2c" compatible). */

#define RK3576_I2C0_ADDR 0x27300000
#define RK3576_I2C1_ADDR 0x2ac40000
#define RK3576_I2C2_ADDR 0x2ac50000
#define RK3576_I2C3_ADDR 0x2ac60000
#define RK3576_I2C4_ADDR 0x2ac70000
#define RK3576_I2C5_ADDR 0x2ac80000
#define RK3576_I2C6_ADDR 0x2ac90000
#define RK3576_I2C7_ADDR 0x2aca0000
#define RK3576_I2C8_ADDR 0x2acb0000
#define RK3576_I2C9_ADDR 0x2ae80000

/* Serial Audio Interface controllers. */

#define RK3576_SAI0_ADDR 0x2a600000
#define RK3576_SAI1_ADDR 0x2a610000
#define RK3576_SAI2_ADDR 0x2a620000
#define RK3576_SAI3_ADDR 0x2a630000
#define RK3576_SAI4_ADDR 0x2a640000
#define RK3576_SAI5_ADDR 0x27d40000
#define RK3576_SAI6_ADDR 0x27d50000
#define RK3576_SAI7_ADDR 0x27ed0000
#define RK3576_SAI8_ADDR 0x27ee0000
#define RK3576_SAI9_ADDR 0x27ef0000

/* Rockchip SPI (Serial Peripheral Interface, DesignWare SSI, TRM §30.4.1) */

#define RK3576_SPI0_ADDR 0x2ACF0000
#define RK3576_SPI1_ADDR 0x2AD00000
#define RK3576_SPI2_ADDR 0x2AD10000
#define RK3576_SPI3_ADDR 0x2AD20000
#define RK3576_SPI4_ADDR 0x2AD30000

/* Video Output Processor (VOP) */

#define RK3576_VOP_ADDR 0x27D00000 /* VOP (VO0 domain, 64KB) */

/* Video encoder (VEPU510) -- H.264/H.265 and JPEG, in the VPU power
 * cluster next to RGA (0x27920000), VDPP (0x27960000) and RKVDEC
 * (0x27B00000).
 *
 * VEPU0 and VEPU1 are two instances of the same IP in separate power
 * domains (PD_VEPU0 / PD_VEPU1).  This tree drives VEPU0 only.
 */

#define RK3576_VEPU0_ADDR 0x27A00000 /* VEPU510 instance 0 (64KB) */
#define RK3576_VEPU1_ADDR 0x27A10000 /* VEPU510 instance 1 (64KB) */

#define RK3576_VEPU_SIZE  0x00010000

/* MIPI DSI host controller + MIPI D-PHY (DCPHY) */

#define RK3576_DSIHOST_ADDR   0x27D80000 /* DSI host controller (DSI2.0) */
#define RK3576_DCPHY_ADDR     0x2B020000 /* MIPI D/C-PHY combo APB */
#define RK3576_DCPHY_GRF_ADDR 0x26034000 /* MIPI DCPHY GRF */
#define RK3576_VO0_GRF_ADDR                       \
  0x2601A000 /* VO0 GRF (SOC_CON10 = DSI IPI cfg) \
              */

/* Video Capture (VICAP) and the MIPI CSI-2 receive path (TRM Part 2, Ch. 6
 * and Ch. 19).
 *
 * The capture path is a three-stage pipeline:
 *
 *   D-PHY RX  ->  CSI HOST (CSI-2 protocol parser)  ->  VICAP (capture,
 *                                                       crop, DMA to DDR)
 *
 * There are five CSI HOSTs but only three RX PHYs, so the hosts are wired
 * the same way: HOST0 is fed by the DCPHY RX (slave) lanes, HOST1+HOST2
 * share CSIDPHY0 and HOST3+HOST4 share CSIDPHY1.  VICAP's MIPIn input is
 * hard-wired to CSIHOSTn with no mux in between.
 */

#define RK3576_VICAP_ADDR    0x27C10000 /* VICAP core (PD_VI, 128KB) */

#define RK3576_CSIHOST0_ADDR 0x27C80000 /* CSI-2 parser 0 (64KB) */
#define RK3576_CSIHOST1_ADDR 0x27C90000
#define RK3576_CSIHOST2_ADDR 0x27CA0000
#define RK3576_CSIHOST3_ADDR 0x27CB0000
#define RK3576_CSIHOST4_ADDR 0x27CC0000

/* RX-only MIPI CSI D-PHYs -- a separate block from the DSI-side DCPHY.
 * CSIDPHY0 sits in the PMU1 PHY cluster, CSIDPHY1 in the main CRU domain.
 */

#define RK3576_CSIDPHY0_ADDR 0x2B030000 /* MIPI CSI D-PHY 0 (64KB) */
#define RK3576_CSIDPHY1_ADDR 0x2B070000 /* MIPI CSI D-PHY 1 (64KB) */

/* HDMI TX controller and HDMI/eDP combo PHY.
 *
 * The HDMITX controller and the combo PHY are two separate APB slaves:
 * the controller (PD_VO0 domain, 0x27DA0000) implements the HDMI link
 * layer, while the PHY (VD_HDPTXPHY domain, 0x2B000000) contains the PLL,
 * the four serialisers and the sideband block.  The PHY's control/status
 * GRF (0x26032000) carries the power-up controls (bias/bgr/pll enable) and
 * the ready flags (o_pll_lock_done / o_phy_clk_rdy / o_phy_rdy).
 *
 * Only one of HDMI and eDP can be active at a time: they share this PHY
 * ("the VOP can only work in HDMI or eDP mode", TRM Part 2, 11.3.3).
 */

#define RK3576_HDMITX_ADDR   0x27DA0000 /* HDMI TX controller (128KB)    */
#define RK3576_HDPTXPHY_ADDR 0x2B000000 /* HDMI/eDP combo PHY APB (64KB) */
#define RK3576_HDPTXPHY_GRF_ADDR \
  0x26032000 /* HDPTX PHY control / status GRF */
#define RK3576_VCCIO6_IOC_ADDR \
  0x2604A000 /* VCCIO6 IOC: HPD / DDC / CEC pads */

/* Rockchip FSPI (Flexible Serial Peripheral Interface) */

#define RK3576_FSPI0_ADDR 0x2A340000
#define RK3576_FSPI1_ADDR 0x2A300000

/* Watchdog Timer (WDT), TRM Part1 Ch15.  Six independent WDT instances. */

#define RK3576_PMU_WDT_ADDR 0x27340000 /* PMU_WDT  - reset PMU_MCU  */
#define RK3576_NPU_WDT_ADDR 0x27780000 /* NPU_WDT  - reset NPU_MCU  */
#define RK3576_DDR_WDT_ADDR 0x2A040000 /* DDR_WDT  - reset DDR_MCU  */
#define RK3576_WDT_S_ADDR   0x2A4C0000 /* WDT_S    - secure WDT     */
#define RK3576_WDT_NS_ADDR  0x2ACE0000 /* WDT_NS   - non-secure WDT */
#define RK3576_BUS_WDT_ADDR 0x2AEB0000 /* BUS_WDT  - reset BUS_MCU  */

/* Power Management Unit (PMU) */

#define RK3576_PMU_ADDR 0x27360000 /* PMU (power-domain & PMC control) */

/* Clock & Reset Unit */

#define RK3576_CRU_ADDR         0x27200000
#define RK3576_PPLL_CRU_ADDR    0x27208000
#define RK3576_SECURE_CRU_ADDR  0x27210000
#define RK3576_PMU1_CRU_ADDR    0x27220000
#define RK3576_DDR0_CRU_ADDR    0x27228000
#define RK3576_DDR1_CRU_ADDR    0x27230000
#define RK3576_BIGCORE_CRU_ADDR 0x27238000
#define RK3576_LITCORE_CRU_ADDR 0x27240000
#define RK3576_CCI_CRU_ADDR     0x27248000

/* System General Register Files (SYS_GRF), TRM Chapter 5.5. */

#define RK3576_SYS_GRF_ADDR 0x2600A000

/* Generic programmable interval timers (TRM).  Only the non-secure NS
 * instances are exported; each block has 6 independent channels at a
 * 0x1000 stride (see rk3576_timer.h).
 */

#define RK3576_TIMER_NS0_ADDR 0x2ACC0000
#define RK3576_TIMER_NS1_ADDR 0x2ACD0000

/* High precision timer */
#define RK3576_HPTIMER_ADDR 0x27400000

/* Temperature-Sensor ADC (TS-ADC), TRM Chapter 19 */

#define RK3576_TSADC_ADDR 0x2AE70000

/* IOMUX */
#define RK3576_IOC_ADDR 0x26040000

/* DMA controller (three PL330 instances, non-secure bases) ***************/

#define RK3576_DMAC0_ADDR 0x2ab90000
#define RK3576_DMAC1_ADDR 0x2abb0000
#define RK3576_DMAC2_ADDR 0x2abd0000

/* SAR ADC */

#define RK3576_SARADC_ADDR 0x2AE00000

/* Mailbox instances 0..13 occupy consecutive 4 KiB windows. */

#define RK3576_MAILBOX_BASE   0x2AE50000
#define RK3576_MAILBOX_STRIDE 0x00001000
#define RK3576_MAILBOX_COUNT  14

#endif /* __ARCH_ARM64_SRC_RK3576_HARDWARE_RK3576_MEMORYMAP_H */
