;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-121
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	JMN -201, @-229
	JMN -201, @-759
	JMN -201, @-229
	JMN -201, @-129
	MOV -1, <-23
	SUB @-127, 100
	JMN <-127, 100
	ADD #279, <1
	ADD #279, <1
	SLT @-127, 100
	SLT @-127, 100
	SLT @-127, 100
	SUB -0, -9
	SLT @-127, 100
	JMN -207, @-121
	ADD -7, <-20
	SUB @121, 106
	JMN -207, @-120
	SUB @0, @2
	CMP 120, @12
	CMP @0, @2
	SUB 3, 20
	JMN -207, @-120
	JMN -207, @-120
	DJN 0, <0
	SUB @3, 0
	CMP @127, 106
	ADD 210, 60
	SUB @0, @2
	SLT 0, 0
	SUB @3, 0
	JMN <3, 0
	ADD 270, 60
	ADD 270, 60
	SLT #270, <-1
	ADD 210, 60
	SPL 0, <-2
	SPL 0, <-2
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -792, -10
	SLT 29, @12
