
<!--
This XML file (created on Wed Mar 29 09:13:32 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>5.1</ver>
<schema>quartus_version_5.1_build_176.xsd</schema><license>
	<host_id>0004615a8257</host_id>
	<nic_id>0004615a8257</nic_id>
	<cdrive_id>6c1257ae</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>5.1</version>
	<build>Build 176</build>
	<binary_type>32</binary_type>
	<acs_patches>
		<acs_patch>.15</acs_patch>
	</acs_patches>
	<module>quartus_fit.exe</module>
	<edition>Web Edition</edition>
	<compilation_end_time>Wed Mar 29 09:13:33 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1504</cpu_freq>
	</cpu>
	<ram units="MB">512</ram>
</machine>
<top_file>C:/altera/FPGA_course/ex9/T8052test</top_file>
<resource_usage_summary>
	<rsc name="Total logic elements" util="26" max=" 12060 " type="int">3184 </rsc>
	<rsc name="-- Combinational with no register" type="int">1896</rsc>
	<rsc name="-- Register only" type="int">330</rsc>
	<rsc name="-- Combinational with a register" type="int">958</rsc>
	<rsc name="Logic element usage by number of LUT inputs" type="text"></rsc>
	<rsc name="-- 4 input functions" type="int">1476</rsc>
	<rsc name="-- 3 input functions" type="int">723</rsc>
	<rsc name="-- 2 input functions" type="int">559</rsc>
	<rsc name="-- 1 input functions" type="int">265</rsc>
	<rsc name="-- 0 input functions" type="int">161</rsc>
	<rsc name="Logic elements by mode" type="text"></rsc>
	<rsc name="-- normal mode" type="int">2724</rsc>
	<rsc name="-- arithmetic mode" type="int">460</rsc>
	<rsc name="-- qfbk mode" type="int">164</rsc>
	<rsc name="-- register cascade mode" type="int">0</rsc>
	<rsc name="-- synchronous clear/load mode" type="int">504</rsc>
	<rsc name="-- asynchronous clear/load mode" type="int">840</rsc>
	<rsc name="Total LABs" util="33" max=" 1206 " type="int">396 </rsc>
	<rsc name="Logic elements in carry chains" type="int">511</rsc>
	<rsc name="User inserted logic elements" type="int">0</rsc>
	<rsc name="Virtual pins" type="int">0</rsc>
	<rsc name="I/O pins" util="6" max=" 185 " type="int">12 </rsc>
	<rsc name="-- Clock pins" util="50" max=" 2 " type="int">1 </rsc>
	<rsc name="Global signals" type="int">8</rsc>
	<rsc name="M4Ks" util="54" max=" 52 " type="int">28 </rsc>
	<rsc name="Total memory bits" util="46" max=" 239616 " type="int">111360 </rsc>
	<rsc name="Total RAM block bits" util="54" max=" 239616 " type="int">129024 </rsc>
	<rsc name="PLLs" util="50" max=" 2 " type="int">1 </rsc>
	<rsc name="Global clocks" util="100" max=" 8 " type="int">8 </rsc>
	<rsc name="Maximum fan-out node" type="text">altpll0:inst1|altpll:altpll_component|_clk0</rsc>
	<rsc name="Maximum fan-out" type="int">697</rsc>
	<rsc name="Highest non-global fan-out signal" type="text">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena</rsc>
	<rsc name="Highest non-global fan-out" type="int">122</rsc>
	<rsc name="Total fan-out" type="int">13706</rsc>
	<rsc name="Average fan-out" type="float">4.24</rsc>
</resource_usage_summary>
<pll_summary>
	<row>
		<name>altpll0:inst1|altpll:altpll_component|pll</name>
		<pll_type>-</pll_type>
		<scan_chain>None</scan_chain>
		<pll_mode>Normal</pll_mode>
		<compensate_clock>clock0</compensate_clock>
		<input_frequency_0 units="MHz">50.0</input_frequency_0>
		<nominal_vco_frequency units="MHz">800.0</nominal_vco_frequency>
		<freq_min_lock units="MHz">30.68</freq_min_lock>
		<freq_max_lock units="MHz">62.5</freq_max_lock>
		<m_vco_tap>0</m_vco_tap>
		<m_initial>1</m_initial>
		<m_value>16</m_value>
		<n_value>1</n_value>
		<pll_location>PLL_2</pll_location>
		<pll_inclk0_signal units="MHz">50</pll_inclk0_signal>
	</row>
</pll_summary>
<pll_usage>
	<row>
		<name>altpll0:inst1|altpll:altpll_component|_clk0</name>
		<output_clock>clock0</output_clock>
		<mult>1</mult>
		<div>2</div>
		<output_frequency units="MHz">25.0</output_frequency>
		<phase_shift>0 (0 ps)</phase_shift>
		<delay units="ps">0</delay>
		<duty_cycle>50/50</duty_cycle>
		<counter>G1</counter>
		<counter_value>32</counter_value>
		<high___low>16/16 Even</high___low>
		<initial>1</initial>
		<vco_tap>0</vco_tap>
	</row>
</pll_usage>
<control_signals>
	<row>
		<name>altera_internal_jtag~TCKUTAP</name>
		<location>JTAG_X1_Y13_N1</location>
		<fan_out>406</fan_out>
		<usage>Clock</usage>
		<global>yes</global>
		<global_resource_used>Global clock</global_resource_used>
		<global_line_name>GCLK2</global_line_name>
	</row>
	<row>
		<name>altpll0:inst1|altpll:altpll_component|_clk0</name>
		<location>PLL_2</location>
		<fan_out>696</fan_out>
		<usage>Clock</usage>
		<global>yes</global>
		<global_resource_used>Global clock</global_resource_used>
		<global_line_name>GCLK7</global_line_name>
	</row>
	<row>
		<name>inst2</name>
		<location>LC_X8_Y12_N2</location>
		<fan_out>502</fan_out>
		<usage>Async. clear, Clock enable</usage>
		<global>yes</global>
		<global_resource_used>Global clock</global_resource_used>
		<global_line_name>GCLK3</global_line_name>
	</row>
	<row>
		<name>sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]</name>
		<location>LC_X37_Y15_N5</location>
		<fan_out>16</fan_out>
		<usage>Async. clear, Sync. load</usage>
		<global>yes</global>
		<global_resource_used>Global clock</global_resource_used>
		<global_line_name>GCLK1</global_line_name>
	</row>
	<row>
		<name>sld_hub:sld_hub_inst|CLRN_SIGNAL</name>
		<location>LC_X35_Y13_N4</location>
		<fan_out>53</fan_out>
		<usage>Async. clear</usage>
		<global>yes</global>
		<global_resource_used>Global clock</global_resource_used>
		<global_line_name>GCLK4</global_line_name>
	</row>
	<row>
		<name>sld_signaltap:auto_signaltap_0|reset_all</name>
		<location>LC_X37_Y16_N1</location>
		<fan_out>216</fan_out>
		<usage>Async. clear</usage>
		<global>yes</global>
		<global_resource_used>Global clock</global_resource_used>
		<global_line_name>GCLK0</global_line_name>
	</row>
	<row>
		<name>sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]</name>
		<location>LC_X36_Y13_N1</location>
		<fan_out>15</fan_out>
		<usage>Async. clear</usage>
		<global>yes</global>
		<global_resource_used>Global clock</global_resource_used>
		<global_line_name>GCLK5</global_line_name>
	</row>
	<row>
		<name units="MHz">50</name>
		<location>PIN_G16</location>
		<fan_out>241</fan_out>
		<usage>Clock</usage>
		<global>yes</global>
		<global_resource_used>Global clock</global_resource_used>
		<global_line_name>GCLK6</global_line_name>
	</row>
</control_signals>
<non_global_high_fan_out_signals>
	<row>
		<name>T8052:inst|T51_Port:tp1|Port_Output[7]</name>
		<fan_out>3</fan_out>
	</row>
	<row>
		<name>T8052:inst|T51_Port:tp1|Port_Output[6]</name>
		<fan_out>3</fan_out>
	</row>
	<row>
		<name>T8052:inst|T51_Port:tp1|Port_Output[5]</name>
		<fan_out>3</fan_out>
	</row>
	<row>
		<name>T8052:inst|T51_Port:tp1|Port_Output[4]</name>
		<fan_out>3</fan_out>
	</row>
	<row>
		<name>T8052:inst|T51_Port:tp1|Port_Output[3]</name>
		<fan_out>3</fan_out>
	</row>
	<row>
		<name>T8052:inst|T51_Port:tp1|Port_Output[2]</name>
		<fan_out>3</fan_out>
	</row>
	<row>
		<name>T8052:inst|T51_Port:tp1|Port_Output[1]</name>
		<fan_out>3</fan_out>
	</row>
	<row>
		<name>altera_internal_jtag~TDO</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>altera_internal_jtag~TMSUTAP</name>
		<fan_out>22</fan_out>
	</row>
	<row>
		<name>altera_internal_jtag</name>
		<fan_out>17</fan_out>
	</row>
</non_global_high_fan_out_signals>
<ram_summary>
	<row>
		<name>T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ALTSYNCRAM</name>
		<type>AUTO</type>
		<mode>Simple Dual Port</mode>
		<port_a_depth>256</port_a_depth>
		<port_a_width>8</port_a_width>
		<port_b_depth>256</port_b_depth>
		<port_b_width>8</port_b_width>
		<port_a_input_registers>yes</port_a_input_registers>
		<port_a_output_registers>no</port_a_output_registers>
		<port_b_input_registers>yes</port_b_input_registers>
		<port_b_output_registers>no</port_b_output_registers>
		<size>2048</size>
		<m4ks>1</m4ks>
		<mif>None</mif>
		<location>M4K_X19_Y10</location>
	</row>
	<row>
		<name>T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ALTSYNCRAM</name>
		<type>AUTO</type>
		<mode>Simple Dual Port</mode>
		<port_a_depth>256</port_a_depth>
		<port_a_width>8</port_a_width>
		<port_b_depth>256</port_b_depth>
		<port_b_width>8</port_b_width>
		<port_a_input_registers>yes</port_a_input_registers>
		<port_a_output_registers>no</port_a_output_registers>
		<port_b_input_registers>yes</port_b_input_registers>
		<port_b_output_registers>no</port_b_output_registers>
		<size>2048</size>
		<m4ks>1</m4ks>
		<mif>None</mif>
		<location>M4K_X19_Y15</location>
	</row>
	<row>
		<name>T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ALTSYNCRAM</name>
		<type>AUTO</type>
		<mode>True Dual Port</mode>
		<port_a_depth>4096</port_a_depth>
		<port_a_width>8</port_a_width>
		<port_b_depth>4096</port_b_depth>
		<port_b_width>8</port_b_width>
		<port_a_input_registers>yes</port_a_input_registers>
		<port_a_output_registers>no</port_a_output_registers>
		<port_b_input_registers>yes</port_b_input_registers>
		<port_b_output_registers>no</port_b_output_registers>
		<size>32768</size>
		<m4ks>8</m4ks>
		<mif>None</mif>
		<location>M4K_X33_Y16, M4K_X33_Y17, M4K_X33_Y21, M4K_X33_Y18, M4K_X33_Y19, M4K_X33_Y14, M4K_X33_Y15, M4K_X33_Y20</location>
	</row>
	<row>
		<name>T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ALTSYNCRAM</name>
		<type>AUTO</type>
		<mode>True Dual Port</mode>
		<port_a_depth>8192</port_a_depth>
		<port_a_width>8</port_a_width>
		<port_b_depth>8192</port_b_depth>
		<port_b_width>8</port_b_width>
		<port_a_input_registers>yes</port_a_input_registers>
		<port_a_output_registers>no</port_a_output_registers>
		<port_b_input_registers>yes</port_b_input_registers>
		<port_b_output_registers>no</port_b_output_registers>
		<size>65536</size>
		<m4ks>16</m4ks>
		<mif>C:/altera/FPGA_course/ex9/firmware/firmware.hex</mif>
		<location>M4K_X19_Y13, M4K_X19_Y12, M4K_X19_Y6, M4K_X19_Y7, M4K_X19_Y8, M4K_X33_Y6, M4K_X19_Y14, M4K_X33_Y10, M4K_X33_Y12, M4K_X33_Y11, M4K_X33_Y8, M4K_X33_Y9, M4K_X19_Y9, M4K_X19_Y11, M4K_X33_Y7, M4K_X33_Y13</location>
	</row>
	<row>
		<name>sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dhb2:auto_generated|ALTSYNCRAM</name>
		<type>AUTO</type>
		<mode>Simple Dual Port</mode>
		<port_a_depth>256</port_a_depth>
		<port_a_width>35</port_a_width>
		<port_b_depth>256</port_b_depth>
		<port_b_width>35</port_b_width>
		<port_a_input_registers>yes</port_a_input_registers>
		<port_a_output_registers>no</port_a_output_registers>
		<port_b_input_registers>yes</port_b_input_registers>
		<port_b_output_registers>no</port_b_output_registers>
		<size>8960</size>
		<m4ks>2</m4ks>
		<mif>None</mif>
		<location>M4K_X19_Y21, M4K_X19_Y20</location>
	</row>
</ram_summary>
<interconnect_usage_summary>
	<rsc name="M4K buffers" util="5" max=" 1872 " type="int">99 </rsc>
	<rsc name="Local interconnects" util="14" max=" 43552 " type="int">6238 </rsc>
	<rsc name="LUT chains" util="1" max=" 10854 " type="int">101 </rsc>
	<rsc name="R4s" util="25" max=" 28560 " type="int">7240 </rsc>
	<rsc name="C4s" util="22" max=" 30600 " type="int">6597 </rsc>
	<rsc name="Global clocks" util="100" max=" 8 " type="int">8 </rsc>
	<rsc name="LAB clocks" util="47" max=" 312 " type="int">148 </rsc>
	<rsc name="Direct links" util="1" max=" 43552 " type="int">389 </rsc>
</interconnect_usage_summary>
<mep_data>
	<command_line>quartus_fit --read_settings_files=off --write_settings_files=off T8052test -c T8052test</command_line>
</mep_data>
<software_data>
	<smart_recompile>on</smart_recompile>
</software_data>
<messages>
	<warning>Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results</warning>
	<warning>Warning: Minimum datapath delay requirements are difficult to meet for this circuit; relaxing the minimum datapath delay requirements</warning>
	<warning>Warning: Ignored locations or region assignments to the following nodes</warning>
	<warning>Warning: Node &quot;SWITCH4&quot; is assigned to location or region, but does not exist in design</warning>
	<warning>Warning: Node &quot;SWITCH2&quot; is assigned to location or region, but does not exist in design</warning>
	<info>Info: Quartus II Fitter was successful. 0 errors, 22 warnings</info>
	<info>Info: Elapsed time: 00:08:29</info>
	<info>Info: Processing ended: Wed Mar 29 09:13:32 2006</info>
	<info>Info: Following groups of pins have the same output enable</info>
	<info>Info: Following pins have the same output enable: T8052:inst|T51_Port:tp0|Port_Output[1]</info>
</messages>
<fitter_settings>
	<row>
		<option>Device</option>
		<setting>EP1C12F256C7</setting>
	</row>
	<row>
		<option>Use smart compilation</option>
		<setting>On</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Optimize Hold Timing</option>
		<setting>All paths</setting>
		<default_value>IO Paths and Minimum TPD Paths</default_value>
	</row>
	<row>
		<option>Optimize Fast-Corner Timing</option>
		<setting>On</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Perform Physical Synthesis for Combinational Logic</option>
		<setting>On</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Perform Register Duplication</option>
		<setting>On</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Perform Register Retiming</option>
		<setting>On</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Physical Synthesis Effort Level</option>
		<setting>Fast</setting>
		<default_value>Normal</default_value>
	</row>
	<row>
		<option>SignalProbe signals routed during normal compilation</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Router Timing Optimization Level</option>
		<setting>Normal</setting>
		<default_value>Normal</default_value>
	</row>
	<row>
		<option>Placement Effort Multiplier</option>
		<setting>1.0</setting>
		<default_value>1.0</default_value>
	</row>
	<row>
		<option>Router Effort Multiplier</option>
		<setting>1.0</setting>
		<default_value>1.0</default_value>
	</row>
	<row>
		<option>Optimize Timing</option>
		<setting>Normal compilation</setting>
		<default_value>Normal compilation</default_value>
	</row>
	<row>
		<option>Optimize IOC Register Placement for Timing</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Limit to One Fitting Attempt</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Final Placement Optimizations</option>
		<setting>Automatically</setting>
		<default_value>Automatically</default_value>
	</row>
	<row>
		<option>Fitter Aggressive Routability Optimizations</option>
		<setting>Automatically</setting>
		<default_value>Automatically</default_value>
	</row>
	<row>
		<option>Fitter Initial Placement Seed</option>
		<setting>1</setting>
		<default_value>1</default_value>
	</row>
	<row>
		<option>Slow Slew Rate</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>PCI I/O</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Weak Pull-Up Resistor</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Enable Bus-Hold Circuitry</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Auto Global Memory Control Signals</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Auto Packed Registers -- Cyclone</option>
		<setting>Auto</setting>
		<default_value>Auto</default_value>
	</row>
	<row>
		<option>Auto Delay Chains</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto Merge PLLs</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Perform Asynchronous Signal Pipelining</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Fitter Effort</option>
		<setting>Auto Fit</setting>
		<default_value>Auto Fit</default_value>
	</row>
	<row>
		<option>Logic Cell Insertion - Logic Duplication</option>
		<setting>Auto</setting>
		<default_value>Auto</default_value>
	</row>
	<row>
		<option>Auto Register Duplication</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Auto Global Clock</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto Global Register Control Signals</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
</fitter_settings>
<fitter_device_options>
	<row>
		<option>Enable user-supplied start-up clock (CLKUSR)</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Enable device-wide reset (DEV_CLRn)</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Enable device-wide output enable (DEV_OE)</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Enable INIT_DONE output</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Configuration scheme</option>
		<setting>Active Serial</setting>
	</row>
	<row>
		<option>Error detection CRC</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Reserve ASDO pin after configuration.</option>
		<setting>As input tri-stated</setting>
	</row>
	<row>
		<option>Reserve all unused pins</option>
		<setting>As input tri-stated</setting>
	</row>
	<row>
		<option>Base pin-out file on sameframe device</option>
		<setting>Off</setting>
	</row>
</fitter_device_options>
<input_pins>
	<row>
		<name units="MHz">50</name>
		<pin__>G16</pin__>
		<i_o_bank>3</i_o_bank>
		<x_coordinate>53</x_coordinate>
		<y_coordinate>15</y_coordinate>
		<cell_number>1</cell_number>
		<combinational_fan_out>241</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>yes</global>
		<input_register>no</input_register>
		<power_up_high>no</power_up_high>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
	</row>
	<row>
		<name>SWITCH1</name>
		<pin__>T15</pin__>
		<i_o_bank>4</i_o_bank>
		<x_coordinate>52</x_coordinate>
		<y_coordinate>0</y_coordinate>
		<cell_number>1</cell_number>
		<combinational_fan_out>1</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>no</global>
		<input_register>no</input_register>
		<power_up_high>no</power_up_high>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
	</row>
	<row>
		<name>SWITCH3</name>
		<pin__>P14</pin__>
		<i_o_bank>3</i_o_bank>
		<x_coordinate>53</x_coordinate>
		<y_coordinate>1</y_coordinate>
		<cell_number>0</cell_number>
		<combinational_fan_out>4</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>no</global>
		<input_register>no</input_register>
		<power_up_high>no</power_up_high>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
	</row>
</input_pins>
<output_pins>
	<row>
		<name>LED[1]</name>
		<pin__>N13</pin__>
		<i_o_bank>3</i_o_bank>
		<x_coordinate>53</x_coordinate>
		<y_coordinate>1</y_coordinate>
		<cell_number>1</cell_number>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<tri_primitive>no</tri_primitive>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load>Unspecified</load>
	</row>
	<row>
		<name>LED[2]</name>
		<pin__>M13</pin__>
		<i_o_bank>3</i_o_bank>
		<x_coordinate>53</x_coordinate>
		<y_coordinate>4</y_coordinate>
		<cell_number>0</cell_number>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<tri_primitive>no</tri_primitive>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load>Unspecified</load>
	</row>
	<row>
		<name>LED[3]</name>
		<pin__>N12</pin__>
		<i_o_bank>4</i_o_bank>
		<x_coordinate>44</x_coordinate>
		<y_coordinate>0</y_coordinate>
		<cell_number>1</cell_number>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<tri_primitive>no</tri_primitive>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load>Unspecified</load>
	</row>
	<row>
		<name>LED[4]</name>
		<pin__>P12</pin__>
		<i_o_bank>4</i_o_bank>
		<x_coordinate>48</x_coordinate>
		<y_coordinate>0</y_coordinate>
		<cell_number>2</cell_number>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<tri_primitive>no</tri_primitive>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load>Unspecified</load>
	</row>
	<row>
		<name>LED[5]</name>
		<pin__>M12</pin__>
		<i_o_bank>4</i_o_bank>
		<x_coordinate>46</x_coordinate>
		<y_coordinate>0</y_coordinate>
		<cell_number>0</cell_number>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<tri_primitive>no</tri_primitive>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load>Unspecified</load>
	</row>
	<row>
		<name>LED[6]</name>
		<pin__>R12</pin__>
		<i_o_bank>4</i_o_bank>
		<x_coordinate>48</x_coordinate>
		<y_coordinate>0</y_coordinate>
		<cell_number>1</cell_number>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<tri_primitive>no</tri_primitive>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load>Unspecified</load>
	</row>
	<row>
		<name>LED[7]</name>
		<pin__>T11</pin__>
		<i_o_bank>4</i_o_bank>
		<x_coordinate>32</x_coordinate>
		<y_coordinate>0</y_coordinate>
		<cell_number>0</cell_number>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<tri_primitive>no</tri_primitive>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load>Unspecified</load>
	</row>
</output_pins>
<bidir_pins>
	<row>
		<name>SCL</name>
		<pin__>M15</pin__>
		<i_o_bank>3</i_o_bank>
		<x_coordinate>53</x_coordinate>
		<y_coordinate>5</y_coordinate>
		<cell_number>0</cell_number>
		<combinational_fan_out>4</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>no</global>
		<input_register>no</input_register>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load>Unspecified</load>
	</row>
	<row>
		<name>SDA</name>
		<pin__>N16</pin__>
		<i_o_bank>3</i_o_bank>
		<x_coordinate>53</x_coordinate>
		<y_coordinate>3</y_coordinate>
		<cell_number>2</cell_number>
		<combinational_fan_out>4</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>no</global>
		<input_register>no</input_register>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load>Unspecified</load>
	</row>
</bidir_pins>
<i_o_bank_usage>
	<row>
		<i_o_bank>1</i_o_bank>
		<usage>2 / 44 ( 5 % )</usage>
		<vccio_voltage>3.3V</vccio_voltage>
	</row>
	<row>
		<i_o_bank>2</i_o_bank>
		<usage>0 / 48 ( 0 % )</usage>
		<vccio_voltage>3.3V</vccio_voltage>
	</row>
	<row>
		<i_o_bank>3</i_o_bank>
		<usage>6 / 45 ( 13 % )</usage>
		<vccio_voltage>3.3V</vccio_voltage>
	</row>
	<row>
		<i_o_bank>4</i_o_bank>
		<usage>6 / 48 ( 13 % )</usage>
		<vccio_voltage>3.3V</vccio_voltage>
	</row>
</i_o_bank_usage>
<advanced_data___general>
	<row>
		<name>Status Code</name>
		<value>0</value>
	</row>
	<row>
		<name>Desired User Slack</name>
		<value>0</value>
	</row>
	<row>
		<name>Fit Attempts</name>
		<value>1</value>
	</row>
</advanced_data___general>
<advanced_data___placement_preparation>
	<row>
		<name>Auto Fit Point 1 - Fit Attempt 1</name>
		<value>ff</value>
	</row>
	<row>
		<name>Mid Wire Use - Fit Attempt 1</name>
		<value>29</value>
	</row>
	<row>
		<name>Mid Slack - Fit Attempt 1</name>
		<value>10172</value>
	</row>
	<row>
		<name>Internal Atom Count - Fit Attempt 1</name>
		<value>3184</value>
	</row>
	<row>
		<name>LE/ALM Count - Fit Attempt 1</name>
		<value>3184</value>
	</row>
	<row>
		<name>LAB Count - Fit Attempt 1</name>
		<value>396</value>
	</row>
	<row>
		<name>Outputs per Lab - Fit Attempt 1</name>
		<value>5.798</value>
	</row>
	<row>
		<name>Inputs per LAB - Fit Attempt 1</name>
		<value>12.475</value>
	</row>
	<row>
		<name>Global Inputs per LAB - Fit Attempt 1</name>
		<value>1.462</value>
	</row>
	<row>
		<name>LAB Constraint &apos;non-global clock / CE pair + async load&apos; - Fit Attempt 1</name>
		<value>0:396</value>
	</row>
	<row>
		<name>LAB Constraint &apos;ce + sync load&apos; - Fit Attempt 1</name>
		<value>0:202;1:136;2:58</value>
	</row>
	<row>
		<name>LAB Constraint &apos;non-global controls&apos; - Fit Attempt 1</name>
		<value>0:194;1:122;2:70;3:10</value>
	</row>
	<row>
		<name>LAB Constraint &apos;un-route combination&apos; - Fit Attempt 1</name>
		<value>0:194;1:122;2:70;3:10</value>
	</row>
	<row>
		<name>LAB Constraint &apos;non-global with asyn_clear&apos; - Fit Attempt 1</name>
		<value>0:157;1:54;2:118;3:60;4:7</value>
	</row>
	<row>
		<name>LAB Constraint &apos;un-route with async_clear&apos; - Fit Attempt 1</name>
		<value>0:157;1:54;2:118;3:60;4:7</value>
	</row>
	<row>
		<name>LAB Constraint &apos;non-global async clear + sync clear&apos; - Fit Attempt 1</name>
		<value>0:358;1:36;2:2</value>
	</row>
	<row>
		<name>LAB Constraint &apos;global non-clock/non-asynch_clear&apos; - Fit Attempt 1</name>
		<value>0:396</value>
	</row>
	<row>
		<name>LAB Constraint &apos;ygr_cl_ngclk_gclkce_sload_aload_constraint&apos; - Fit Attempt 1</name>
		<value>0:202;1:165;2:29</value>
	</row>
	<row>
		<name>LAB Constraint &apos;global control signals&apos; - Fit Attempt 1</name>
		<value>0:70;1:117;2:162;3:46;4:1</value>
	</row>
	<row>
		<name>LAB Constraint &apos;clock / ce pair constraint&apos; - Fit Attempt 1</name>
		<value>0:70;1:185;2:141</value>
	</row>
	<row>
		<name>LAB Constraint &apos;aload_aclr pair with aload used&apos; - Fit Attempt 1</name>
		<value>0:396</value>
	</row>
	<row>
		<name>LAB Constraint &apos;aload_aclr pair&apos; - Fit Attempt 1</name>
		<value>0:70;1:250;2:76</value>
	</row>
	<row>
		<name>LAB Constraint &apos;sload_sclear pair&apos; - Fit Attempt 1</name>
		<value>0:239;1:157</value>
	</row>
	<row>
		<name>LAB Constraint &apos;invert_a constraint&apos; - Fit Attempt 1</name>
		<value>0:77;1:319</value>
	</row>
	<row>
		<name>LAB Constraint &apos;has placement constraint&apos; - Fit Attempt 1</name>
		<value>0:362;1:34</value>
	</row>
	<row>
		<name>LEs in Chains - Fit Attempt 1</name>
		<value>511</value>
	</row>
	<row>
		<name>LEs in Long Chains - Fit Attempt 1</name>
		<value>254</value>
	</row>
	<row>
		<name>LABs with Chains - Fit Attempt 1</name>
		<value>68</value>
	</row>
	<row>
		<name>LABs with Multiple Chains - Fit Attempt 1</name>
		<value>0</value>
	</row>
	<row>
		<name>Time - Fit Attempt 1</name>
		<value>1</value>
	</row>
	<row>
		<name>Time in tsm_dat.dll - Fit Attempt 1</name>
		<value>0.020</value>
	</row>
	<row>
		<name>Time in tsm_tan.dll - Fit Attempt 1</name>
		<value>0.391</value>
	</row>
</advanced_data___placement_preparation>
<advanced_data___placement>
	<row>
		<name>Auto Fit Point 2 - Fit Attempt 1</name>
		<value>ff</value>
	</row>
	<row>
		<name>Early Wire Use - Fit Attempt 1</name>
		<value>10</value>
	</row>
	<row>
		<name>Early Slack - Fit Attempt 1</name>
		<value>2940</value>
	</row>
	<row>
		<name>Auto Fit Point 3 - Fit Attempt 1</name>
		<value>ff</value>
	</row>
	<row>
		<name>Mid Wire Use - Fit Attempt 1</name>
		<value>16</value>
	</row>
	<row>
		<name>Mid Slack - Fit Attempt 1</name>
		<value>8812</value>
	</row>
	<row>
		<name>Auto Fit Point 4 - Fit Attempt 1</name>
		<value>ff</value>
	</row>
	<row>
		<name>Late Wire Use - Fit Attempt 1</name>
		<value>17</value>
	</row>
	<row>
		<name>Late Slack - Fit Attempt 1</name>
		<value>8812</value>
	</row>
	<row>
		<name>Auto Fit Point 5 - Fit Attempt 1</name>
		<value>ff</value>
	</row>
	<row>
		<name>Time - Fit Attempt 1</name>
		<value>19</value>
	</row>
	<row>
		<name>Time in fit_fsyn.dll - Fit Attempt 1</name>
		<value>6.719</value>
	</row>
	<row>
		<name>Time in tsm_dat.dll - Fit Attempt 1</name>
		<value>1.412</value>
	</row>
	<row>
		<name>Time in tsm_tan.dll - Fit Attempt 1</name>
		<value>4.710</value>
	</row>
</advanced_data___placement>
<advanced_data___routing>
	<row>
		<name>Early Slack - Fit Attempt 1</name>
		<value>10100</value>
	</row>
	<row>
		<name>Early Wire Use - Fit Attempt 1</name>
		<value>21</value>
	</row>
	<row>
		<name>Peak Regional Wire - Fit Attempt 1</name>
		<value>54</value>
	</row>
	<row>
		<name>Mid Slack - Fit Attempt 1</name>
		<value>-3756</value>
	</row>
	<row>
		<name>Late Slack - Fit Attempt 1</name>
		<value>-3756</value>
	</row>
	<row>
		<name>Late Wire Use - Fit Attempt 1</name>
		<value>24</value>
	</row>
	<row>
		<name>Time - Fit Attempt 1</name>
		<value>215</value>
	</row>
	<row>
		<name>Time in tsm_dat.dll - Fit Attempt 1</name>
		<value>0.040</value>
	</row>
	<row>
		<name>Time in tsm_tan.dll - Fit Attempt 1</name>
		<value>24.025</value>
	</row>
</advanced_data___routing>
<compilation_summary>
	<flow_status>Successful - Wed Mar 29 09:13:32 2006</flow_status>
	<quartus_ii_version>5.1 Build 176 10/26/2005 SP 0.15 SJ Web Edition</quartus_ii_version>
	<revision_name>T8052test</revision_name>
	<top_level_entity_name>T8052test</top_level_entity_name>
	<family>Cyclone</family>
	<device>EP1C12F256C7</device>
	<timing_models>Final</timing_models>
	<met_timing_requirements>N/A</met_timing_requirements>
	<total_logic_elements>3,184 / 12,060 ( 26 % )</total_logic_elements>
	<total_pins>12 / 185 ( 6 % )</total_pins>
	<total_virtual_pins>0</total_virtual_pins>
	<total_memory_bits>111,360 / 239,616 ( 46 % )</total_memory_bits>
	<total_plls>1 / 2 ( 50 % )</total_plls>
</compilation_summary>
<compile_id>5999028B</compile_id>
<files>
	<top>C:/altera/FPGA_course/ex9/T8052test.bdf</top>
	<extensions>
		<ext filename="none">1</ext>
		<ext ext_name="c">3</ext>
		<ext ext_name="vhd">26</ext>
		<ext ext_name="stp">1</ext>
		<ext ext_name="bdf">1</ext>
		<ext ext_name="vwf">1</ext>
		<ext ext_name="h">2</ext>
		<ext ext_name="tdf">31</ext>
		<ext ext_name="inc">44</ext>
		<ext ext_name="lst">1</ext>
		<ext ext_name="hex">1</ext>
	</extensions>
	<sub_files>
		<sub_file>C:/altera/FPGA_course/ex9/firmware/firmware.c</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T51/fpga/rom_cyclone.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T51/fpga/xram_cyclone.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T51/fpga/altpll0.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T51/fpga/iram_cyclone.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/peripheral/mux_4x4_to_1x4.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/peripheral/pulse_generator.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/peripheral/bin_to_seven.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/stp1.stp</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T51/fpga/T8052.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T51/fpga/T51_RAM_altera.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T51/T51_UART.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T51/T51.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T51/T51_ALU.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T51/T51_Glue.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T51/T51_MD.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T51/T51_Pack.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T51/T51_Port.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T51/T51_TC01.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T51/T51_TC2.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T8052test.bdf</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/T8052test.vwf</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/firmware/i2c.h</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/firmware/i2c.c</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/firmware/lcd.c</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/firmware/lcd.h</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/altsyncram.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/stratix_ram_block.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/lpm_mux.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/lpm_decode.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/aglobal51.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/altsyncram.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/a_rdenreg.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/altrom.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/altram.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/altdpram.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/altqpram.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/cbx.lst</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/db/altsyncram_m4g1.tdf</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/db/altsyncram_n6h2.tdf</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/firmware/firmware.hex</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/db/decode_fga.tdf</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/db/mux_vab.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/sld_mod_ram_rom.vhd</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/sld_rom_sr.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/db/altsyncram_eja1.tdf</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/db/altsyncram_dlb2.tdf</sub_file>
		<sub_file>none</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/alt3pram.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/altdpram.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/others/maxplus2/memmodes.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/a_hdffe.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/alt_le_rden_reg.inc</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/db/altsyncram_k6i1.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/altpll.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/stratix_pll.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/stratixii_pll.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/cycloneii_pll.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/sld_signaltap.vhd</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/sld_ela_control.vhd</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/lpm_shiftreg.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/lpm_constant.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/dffeea.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/sld_mbpmg.vhd</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/lpm_counter.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/lpm_add_sub.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/cmpconst.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/lpm_compare.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/lpm_counter.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/alt_synch_counter.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/alt_synch_counter_f.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/alt_counter_f10ke.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/alt_counter_stratix.inc</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/db/cntr_mbc.tdf</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/db/cntr_lkb.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/lpm_compare.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/comptree.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/altshift.inc</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/db/cmpr_6mh.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/sld_acquisition_buffer.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/db/cntr_dfd.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/lpm_ff.tdf</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/db/altsyncram_dhb2.tdf</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/db/cntr_0ja.tdf</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/db/cntr_39b.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/sld_hub.vhd</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/lpm_decode.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/declut.inc</sub_file>
		<sub_file>C:/altera/FPGA_course/ex9/db/decode_9ie.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/sld_dffex.vhd</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/lpm_mult.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/multcore.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/bypassff.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/multcore.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/csa_add.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/mpar_add.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/muleabz.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/mul_lfrg.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/mul_boothc.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/alt_ded_mult.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/alt_ded_mult_y.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/dffpipe.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/mpar_add.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/lpm_add_sub.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/addcore.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/look_add.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/alt_stratix_add_sub.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/alt_mercury_add_sub.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/addcore.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/a_csnbuffer.inc</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/a_csnbuffer.tdf</sub_file>
		<sub_file>c:/altera/quartus51/libraries/megafunctions/altshift.tdf</sub_file>
	</sub_files>
</files>
<architecture>
	<family>Cyclone</family>
	<auto_device>OFF</auto_device>
	<device>EP1C12F256C7</device>
</architecture>
<pkg_io>
	<pin_std count="18">LVTTL</pin_std>
</pkg_io>
<constraints>
<clk>
	<name>50MHz</name>
	<setting_name>external</setting_name>
	<tdc units="MHz">50</tdc>
</clk>
</constraints>
<research>
	<le_sclr>72</le_sclr>
	<le_aclr>1288</le_aclr>
	<le_aload>0</le_aload>
	<le_sload>440</le_sload>
	<le_inverta>0</le_inverta>
	<le_carry_in>309</le_carry_in>
	<le_ce>628</le_ce>
	<le_clk>1288</le_clk>
	<le_ce_sload>267</le_ce_sload>
	<pin_sclr>0</pin_sclr>
	<pin_aclr>0</pin_aclr>
	<pin_ce_in>0</pin_ce_in>
	<pin_ce_out>0</pin_ce_out>
</research>
</talkback>
