<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_E_U_U_35012ffa</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_E_U_U_35012ffa'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_E_U_U_35012ffa')">rsnoc_z_H_R_O_E_U_U_35012ffa</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.65</td>
<td class="s9 cl rt"><a href="mod1408.html#Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#Cond" > 66.67</a></td>
<td class="s9 cl rt"><a href="mod1408.html#Toggle" > 92.09</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1408.html#Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_86750"  onclick="showContent('inst_tag_86750')">config_ss_tb.DUT.flexnoc.flexnoc.PUFCC_apb_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 71.19</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86750_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86750_Cond" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod1408.html#inst_tag_86750_Toggle" > 36.48</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86750_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_86754"  onclick="showContent('inst_tag_86754')">config_ss_tb.DUT.flexnoc.flexnoc.SCU_Multi_APB_T_main.Probe</a></td>
<td class="s7 cl rt"> 72.53</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86754_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86754_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86754_Toggle" > 41.84</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86754_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_86748"  onclick="showContent('inst_tag_86748')">config_ss_tb.DUT.flexnoc.flexnoc.SPI_ahb_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 72.78</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86748_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86748_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86748_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86748_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_86746"  onclick="showContent('inst_tag_86746')">config_ss_tb.DUT.flexnoc.flexnoc.DMA_apb_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 73.23</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86746_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86746_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86746_Toggle" > 44.64</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86746_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_86749"  onclick="showContent('inst_tag_86749')">config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 73.29</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86749_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86749_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86749_Toggle" > 44.90</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86749_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_86753"  onclick="showContent('inst_tag_86753')">config_ss_tb.DUT.flexnoc.flexnoc.FCB_apb_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 73.29</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86753_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86753_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86753_Toggle" > 44.90</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86753_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_86751"  onclick="showContent('inst_tag_86751')">config_ss_tb.DUT.flexnoc.flexnoc.SPI_mem_ahb_T_main.Probe</a></td>
<td class="s7 cl rt"> 73.86</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86751_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86751_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86751_Toggle" > 47.19</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86751_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_86742"  onclick="showContent('inst_tag_86742')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 73.99</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86742_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86742_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86742_Toggle" > 47.70</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86742_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_86743"  onclick="showContent('inst_tag_86743')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 73.99</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86743_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86743_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86743_Toggle" > 47.70</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86743_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_86752"  onclick="showContent('inst_tag_86752')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_T_main.Probe</a></td>
<td class="s7 cl rt"> 75.08</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86752_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86752_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1408.html#inst_tag_86752_Toggle" > 52.04</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86752_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_86744"  onclick="showContent('inst_tag_86744')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_T_main.Probe</a></td>
<td class="s7 cl rt"> 75.27</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86744_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86744_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1408.html#inst_tag_86744_Toggle" > 52.81</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86744_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_86741"  onclick="showContent('inst_tag_86741')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 75.33</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86741_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86741_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1408.html#inst_tag_86741_Toggle" > 53.06</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86741_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_86745"  onclick="showContent('inst_tag_86745')">config_ss_tb.DUT.flexnoc.flexnoc.gbe_apb_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 75.43</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86745_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86745_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86745_Toggle" > 47.19</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86745_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_86747"  onclick="showContent('inst_tag_86747')">config_ss_tb.DUT.flexnoc.flexnoc.Periph_Multi_APB_T_main.Probe</a></td>
<td class="s8 cl rt"> 80.69</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86747_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86747_Cond" > 66.67</a></td>
<td class="s7 cl rt"><a href="mod1408.html#inst_tag_86747_Toggle" > 74.49</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86747_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_86740"  onclick="showContent('inst_tag_86740')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_T_main.Probe</a></td>
<td class="s8 cl rt"> 83.21</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86740_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86740_Cond" > 66.67</a></td>
<td class="s7 cl rt"><a href="mod1408.html#inst_tag_86740_Toggle" > 78.32</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86740_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_86750'>
<hr>
<a name="inst_tag_86750"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_86750" >config_ss_tb.DUT.flexnoc.flexnoc.PUFCC_apb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.19</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86750_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86750_Cond" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod1408.html#inst_tag_86750_Toggle" > 36.48</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86750_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 58.26</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2314.html#inst_tag_204974" >PUFCC_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85449" id="tag_urg_inst_85449">FsmCurState</a></td>
<td class="s2 cl rt"> 25.37</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87055" id="tag_urg_inst_87055">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_3.html#inst_tag_238794" id="tag_urg_inst_238794">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_4.html#inst_tag_259863" id="tag_urg_inst_259863">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_86754'>
<hr>
<a name="inst_tag_86754"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_86754" >config_ss_tb.DUT.flexnoc.flexnoc.SCU_Multi_APB_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.53</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86754_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86754_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86754_Toggle" > 41.84</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86754_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.80</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 55.92</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1598.html#inst_tag_110116" >SCU_Multi_APB_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85454" id="tag_urg_inst_85454">FsmCurState</a></td>
<td class="s2 cl rt"> 25.37</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87066" id="tag_urg_inst_87066">ups</a></td>
<td class="s8 cl rt"> 82.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_4.html#inst_tag_238898" id="tag_urg_inst_238898">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_5.html#inst_tag_259973" id="tag_urg_inst_259973">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_86748'>
<hr>
<a name="inst_tag_86748"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_86748" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_ahb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.78</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86748_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86748_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86748_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86748_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 62.15</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 46.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod333.html#inst_tag_26070" >SPI_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85447" id="tag_urg_inst_85447">FsmCurState</a></td>
<td class="s2 cl rt"> 25.37</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87051" id="tag_urg_inst_87051">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_3.html#inst_tag_238775" id="tag_urg_inst_238775">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_4.html#inst_tag_259847" id="tag_urg_inst_259847">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_86746'>
<hr>
<a name="inst_tag_86746"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_86746" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_apb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.23</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86746_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86746_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86746_Toggle" > 44.64</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86746_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.30</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 63.40</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod956.html#inst_tag_69044" >DMA_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85445" id="tag_urg_inst_85445">FsmCurState</a></td>
<td class="s2 cl rt"> 26.84</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.06</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87047" id="tag_urg_inst_87047">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_3.html#inst_tag_238756" id="tag_urg_inst_238756">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_4.html#inst_tag_259828" id="tag_urg_inst_259828">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_86749'>
<hr>
<a name="inst_tag_86749"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_86749" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.29</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86749_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86749_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86749_Toggle" > 44.90</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86749_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.30</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 63.40</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod529.html#inst_tag_32499" >USB_axi_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85448" id="tag_urg_inst_85448">FsmCurState</a></td>
<td class="s2 cl rt"> 25.37</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87053" id="tag_urg_inst_87053">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_3.html#inst_tag_238785" id="tag_urg_inst_238785">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_4.html#inst_tag_259851" id="tag_urg_inst_259851">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_86753'>
<hr>
<a name="inst_tag_86753"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_86753" >config_ss_tb.DUT.flexnoc.flexnoc.FCB_apb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.29</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86753_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86753_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86753_Toggle" > 44.90</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86753_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.77</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 64.64</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 77.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1378.html#inst_tag_82079" >FCB_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85453" id="tag_urg_inst_85453">FsmCurState</a></td>
<td class="s5 cl rt"> 53.19</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.59</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87064" id="tag_urg_inst_87064">ups</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_4.html#inst_tag_238888" id="tag_urg_inst_238888">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_5.html#inst_tag_259966" id="tag_urg_inst_259966">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_86751'>
<hr>
<a name="inst_tag_86751"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_86751" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_mem_ahb_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.86</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86751_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86751_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86751_Toggle" > 47.19</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86751_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.90</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 65.26</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 77.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 56.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2782.html#inst_tag_249983" >SPI_mem_ahb_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85450" id="tag_urg_inst_85450">FsmCurState</a></td>
<td class="s5 cl rt"> 50.25</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.82</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87057" id="tag_urg_inst_87057">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_3.html#inst_tag_238800" id="tag_urg_inst_238800">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_4.html#inst_tag_259866" id="tag_urg_inst_259866">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_86742'>
<hr>
<a name="inst_tag_86742"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_86742" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.99</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86742_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86742_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86742_Toggle" > 47.70</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86742_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.50</td>
<td class="s8 cl rt"> 85.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 57.01</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 75.51</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1212.html#inst_tag_78114" >fpga_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85437" id="tag_urg_inst_85437">FsmCurState</a></td>
<td class="s4 cl rt"> 46.69</td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.82</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87034" id="tag_urg_inst_87034">ups</a></td>
<td class="s7 cl rt"> 73.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_0.html#inst_tag_238540" id="tag_urg_inst_238540">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_1.html#inst_tag_259626" id="tag_urg_inst_259626">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_86743'>
<hr>
<a name="inst_tag_86743"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_86743" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.99</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86743_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86743_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86743_Toggle" > 47.70</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86743_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.96</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 65.58</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 77.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1634.html#inst_tag_119302" >ddr_axil_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85440" id="tag_urg_inst_85440">FsmCurState</a></td>
<td class="s5 cl rt"> 50.25</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.82</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87040" id="tag_urg_inst_87040">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_1.html#inst_tag_238657" id="tag_urg_inst_238657">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_3.html#inst_tag_259754" id="tag_urg_inst_259754">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_86752'>
<hr>
<a name="inst_tag_86752"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_86752" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.08</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86752_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86752_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1408.html#inst_tag_86752_Toggle" > 52.04</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86752_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.46</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 68.07</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 77.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 56.97</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.97</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2642.html#inst_tag_234130" >sram_axi_s1_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85451" id="tag_urg_inst_85451">FsmCurState</a></td>
<td class="s5 cl rt"> 51.72</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87060" id="tag_urg_inst_87060">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_3.html#inst_tag_238819" id="tag_urg_inst_238819">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_4.html#inst_tag_259893" id="tag_urg_inst_259893">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_86744'>
<hr>
<a name="inst_tag_86744"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_86744" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.27</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86744_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86744_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1408.html#inst_tag_86744_Toggle" > 52.81</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86744_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.55</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 68.54</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 77.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 57.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2623.html#inst_tag_234080" >sram_axi_s2_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85443" id="tag_urg_inst_85443">FsmCurState</a></td>
<td class="s5 cl rt"> 51.72</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87042" id="tag_urg_inst_87042">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_2.html#inst_tag_238711" id="tag_urg_inst_238711">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_3.html#inst_tag_259797" id="tag_urg_inst_259797">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_86741'>
<hr>
<a name="inst_tag_86741"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_86741" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86741_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86741_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1408.html#inst_tag_86741_Toggle" > 53.06</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86741_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.58</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 68.69</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 77.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 57.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2664.html#inst_tag_234503" >sram_axi_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85434" id="tag_urg_inst_85434">FsmCurState</a></td>
<td class="s5 cl rt"> 51.72</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87032" id="tag_urg_inst_87032">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_0.html#inst_tag_238513" id="tag_urg_inst_238513">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_1.html#inst_tag_259586" id="tag_urg_inst_259586">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_86745'>
<hr>
<a name="inst_tag_86745"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_86745" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_apb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.43</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86745_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86745_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1408.html#inst_tag_86745_Toggle" > 47.19</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86745_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.87</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 66.04</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s8 cl rt"> 81.63</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2953.html#inst_tag_261814" >gbe_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85444" id="tag_urg_inst_85444">FsmCurState</a></td>
<td class="s5 cl rt"> 53.19</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.59</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87045" id="tag_urg_inst_87045">ups</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_3.html#inst_tag_238747" id="tag_urg_inst_238747">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_4.html#inst_tag_259825" id="tag_urg_inst_259825">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_86747'>
<hr>
<a name="inst_tag_86747"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_86747" >config_ss_tb.DUT.flexnoc.flexnoc.Periph_Multi_APB_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.69</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86747_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86747_Cond" > 66.67</a></td>
<td class="s7 cl rt"><a href="mod1408.html#inst_tag_86747_Toggle" > 74.49</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1408.html#inst_tag_86747_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.29</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 82.24</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 77.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2381.html#inst_tag_207003" >Periph_Multi_APB_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85446" id="tag_urg_inst_85446">FsmCurState</a></td>
<td class="s5 cl rt"> 51.72</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87049" id="tag_urg_inst_87049">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_3.html#inst_tag_238765" id="tag_urg_inst_238765">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_4.html#inst_tag_259844" id="tag_urg_inst_259844">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_86740'>
<hr>
<a name="inst_tag_86740"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_86740" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.21</td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86740_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1408.html#inst_tag_86740_Cond" > 66.67</a></td>
<td class="s7 cl rt"><a href="mod1408.html#inst_tag_86740_Toggle" > 78.32</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1408.html#inst_tag_86740_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.83</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 84.74</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 87.76</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 73.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2768.html#inst_tag_247023" >sram_axi_s3_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_85433" id="tag_urg_inst_85433">FsmCurState</a></td>
<td class="s7 cl rt"> 76.59</td>
<td class="s8 cl rt"> 82.35</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.35</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87030" id="tag_urg_inst_87030">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_0.html#inst_tag_238504" id="tag_urg_inst_238504">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_1.html#inst_tag_259569" id="tag_urg_inst_259569">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_E_U_U_35012ffa'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1408.html" >rsnoc_z_H_R_O_E_U_U_35012ffa</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                        MISSING_ELSE
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                        MISSING_ELSE
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1408.html" >rsnoc_z_H_R_O_E_U_U_35012ffa</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1408.html" >rsnoc_z_H_R_O_E_U_U_35012ffa</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">21</td>
<td class="rt">65.62 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">722</td>
<td class="rt">92.09 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">366</td>
<td class="rt">93.37 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">356</td>
<td class="rt">90.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">21</td>
<td class="rt">65.62 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">722</td>
<td class="rt">92.09 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">366</td>
<td class="rt">93.37 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">356</td>
<td class="rt">90.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[11:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[63:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[47:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1408.html" >rsnoc_z_H_R_O_E_U_U_35012ffa</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86750'>
<a name="inst_tag_86750_Line"></a>
<b>Line Coverage for Instance : <a href="mod1408.html#inst_tag_86750" >config_ss_tb.DUT.flexnoc.flexnoc.PUFCC_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_86750_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1408.html#inst_tag_86750" >config_ss_tb.DUT.flexnoc.flexnoc.PUFCC_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86750_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1408.html#inst_tag_86750" >config_ss_tb.DUT.flexnoc.flexnoc.PUFCC_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">14</td>
<td class="rt">43.75 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">286</td>
<td class="rt">36.48 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">150</td>
<td class="rt">38.27 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">136</td>
<td class="rt">34.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">14</td>
<td class="rt">43.75 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">286</td>
<td class="rt">36.48 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">150</td>
<td class="rt">38.27 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">136</td>
<td class="rt">34.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86750_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1408.html#inst_tag_86750" >config_ss_tb.DUT.flexnoc.flexnoc.PUFCC_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86754'>
<a name="inst_tag_86754_Line"></a>
<b>Line Coverage for Instance : <a href="mod1408.html#inst_tag_86754" >config_ss_tb.DUT.flexnoc.flexnoc.SCU_Multi_APB_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_86754_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1408.html#inst_tag_86754" >config_ss_tb.DUT.flexnoc.flexnoc.SCU_Multi_APB_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86754_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1408.html#inst_tag_86754" >config_ss_tb.DUT.flexnoc.flexnoc.SCU_Multi_APB_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">14</td>
<td class="rt">43.75 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">328</td>
<td class="rt">41.84 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">164</td>
<td class="rt">41.84 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">164</td>
<td class="rt">41.84 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">14</td>
<td class="rt">43.75 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">328</td>
<td class="rt">41.84 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">164</td>
<td class="rt">41.84 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">164</td>
<td class="rt">41.84 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47:44]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[15:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[15:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86754_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1408.html#inst_tag_86754" >config_ss_tb.DUT.flexnoc.flexnoc.SCU_Multi_APB_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86748'>
<a name="inst_tag_86748_Line"></a>
<b>Line Coverage for Instance : <a href="mod1408.html#inst_tag_86748" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_ahb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_86748_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1408.html#inst_tag_86748" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_ahb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86748_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1408.html#inst_tag_86748" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_ahb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">14</td>
<td class="rt">43.75 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">336</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">176</td>
<td class="rt">44.90 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">160</td>
<td class="rt">40.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">14</td>
<td class="rt">43.75 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">336</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">176</td>
<td class="rt">44.90 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">160</td>
<td class="rt">40.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[19:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86748_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1408.html#inst_tag_86748" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_ahb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86746'>
<a name="inst_tag_86746_Line"></a>
<b>Line Coverage for Instance : <a href="mod1408.html#inst_tag_86746" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_86746_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1408.html#inst_tag_86746" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86746_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1408.html#inst_tag_86746" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">350</td>
<td class="rt">44.64 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">183</td>
<td class="rt">46.68 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">167</td>
<td class="rt">42.60 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">350</td>
<td class="rt">44.64 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">183</td>
<td class="rt">46.68 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">167</td>
<td class="rt">42.60 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86746_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1408.html#inst_tag_86746" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86749'>
<a name="inst_tag_86749_Line"></a>
<b>Line Coverage for Instance : <a href="mod1408.html#inst_tag_86749" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_86749_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1408.html#inst_tag_86749" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86749_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1408.html#inst_tag_86749" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">14</td>
<td class="rt">43.75 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">352</td>
<td class="rt">44.90 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">180</td>
<td class="rt">45.92 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">172</td>
<td class="rt">43.88 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">14</td>
<td class="rt">43.75 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">352</td>
<td class="rt">44.90 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">180</td>
<td class="rt">45.92 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">172</td>
<td class="rt">43.88 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86749_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1408.html#inst_tag_86749" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86753'>
<a name="inst_tag_86753_Line"></a>
<b>Line Coverage for Instance : <a href="mod1408.html#inst_tag_86753" >config_ss_tb.DUT.flexnoc.flexnoc.FCB_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_86753_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1408.html#inst_tag_86753" >config_ss_tb.DUT.flexnoc.flexnoc.FCB_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86753_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1408.html#inst_tag_86753" >config_ss_tb.DUT.flexnoc.flexnoc.FCB_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">352</td>
<td class="rt">44.90 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">182</td>
<td class="rt">46.43 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">170</td>
<td class="rt">43.37 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">352</td>
<td class="rt">44.90 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">182</td>
<td class="rt">46.43 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">170</td>
<td class="rt">43.37 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86753_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1408.html#inst_tag_86753" >config_ss_tb.DUT.flexnoc.flexnoc.FCB_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86751'>
<a name="inst_tag_86751_Line"></a>
<b>Line Coverage for Instance : <a href="mod1408.html#inst_tag_86751" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_mem_ahb_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_86751_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1408.html#inst_tag_86751" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_mem_ahb_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86751_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1408.html#inst_tag_86751" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_mem_ahb_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">370</td>
<td class="rt">47.19 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">195</td>
<td class="rt">49.74 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">175</td>
<td class="rt">44.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">370</td>
<td class="rt">47.19 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">195</td>
<td class="rt">49.74 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">175</td>
<td class="rt">44.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[58:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:59]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72:71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:95]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:95]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86751_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1408.html#inst_tag_86751" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_mem_ahb_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86742'>
<a name="inst_tag_86742_Line"></a>
<b>Line Coverage for Instance : <a href="mod1408.html#inst_tag_86742" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_86742_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1408.html#inst_tag_86742" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86742_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1408.html#inst_tag_86742" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">374</td>
<td class="rt">47.70 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">223</td>
<td class="rt">56.89 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">151</td>
<td class="rt">38.52 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">374</td>
<td class="rt">47.70 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">223</td>
<td class="rt">56.89 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">151</td>
<td class="rt">38.52 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[28:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[36:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[61:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72:71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[8:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[12:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[18:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[21:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[28:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[15:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[23:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[8:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[12:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[18:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[21:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[28:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[72:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86742_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1408.html#inst_tag_86742" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86743'>
<a name="inst_tag_86743_Line"></a>
<b>Line Coverage for Instance : <a href="mod1408.html#inst_tag_86743" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_86743_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1408.html#inst_tag_86743" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86743_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1408.html#inst_tag_86743" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">374</td>
<td class="rt">47.70 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">195</td>
<td class="rt">49.74 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">179</td>
<td class="rt">45.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">374</td>
<td class="rt">47.70 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">195</td>
<td class="rt">49.74 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">179</td>
<td class="rt">45.66 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86743_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1408.html#inst_tag_86743" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86752'>
<a name="inst_tag_86752_Line"></a>
<b>Line Coverage for Instance : <a href="mod1408.html#inst_tag_86752" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_86752_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1408.html#inst_tag_86752" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86752_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1408.html#inst_tag_86752" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">408</td>
<td class="rt">52.04 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">213</td>
<td class="rt">54.34 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">195</td>
<td class="rt">49.74 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">408</td>
<td class="rt">52.04 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">213</td>
<td class="rt">54.34 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">195</td>
<td class="rt">49.74 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86752_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1408.html#inst_tag_86752" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86744'>
<a name="inst_tag_86744_Line"></a>
<b>Line Coverage for Instance : <a href="mod1408.html#inst_tag_86744" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_86744_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1408.html#inst_tag_86744" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86744_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1408.html#inst_tag_86744" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">414</td>
<td class="rt">52.81 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">217</td>
<td class="rt">55.36 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">197</td>
<td class="rt">50.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">414</td>
<td class="rt">52.81 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">217</td>
<td class="rt">55.36 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">197</td>
<td class="rt">50.26 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86744_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1408.html#inst_tag_86744" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86741'>
<a name="inst_tag_86741_Line"></a>
<b>Line Coverage for Instance : <a href="mod1408.html#inst_tag_86741" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_86741_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1408.html#inst_tag_86741" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86741_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1408.html#inst_tag_86741" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">416</td>
<td class="rt">53.06 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">217</td>
<td class="rt">55.36 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">199</td>
<td class="rt">50.77 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">416</td>
<td class="rt">53.06 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">217</td>
<td class="rt">55.36 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">199</td>
<td class="rt">50.77 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[49:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[49:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[49:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86741_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1408.html#inst_tag_86741" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86745'>
<a name="inst_tag_86745_Line"></a>
<b>Line Coverage for Instance : <a href="mod1408.html#inst_tag_86745" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                        MISSING_ELSE
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                        MISSING_ELSE
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_86745_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1408.html#inst_tag_86745" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86745_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1408.html#inst_tag_86745" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">370</td>
<td class="rt">47.19 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">194</td>
<td class="rt">49.49 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">176</td>
<td class="rt">44.90 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">370</td>
<td class="rt">47.19 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">194</td>
<td class="rt">49.49 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">176</td>
<td class="rt">44.90 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86745_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1408.html#inst_tag_86745" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86747'>
<a name="inst_tag_86747_Line"></a>
<b>Line Coverage for Instance : <a href="mod1408.html#inst_tag_86747" >config_ss_tb.DUT.flexnoc.flexnoc.Periph_Multi_APB_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_86747_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1408.html#inst_tag_86747" >config_ss_tb.DUT.flexnoc.flexnoc.Periph_Multi_APB_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86747_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1408.html#inst_tag_86747" >config_ss_tb.DUT.flexnoc.flexnoc.Periph_Multi_APB_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">584</td>
<td class="rt">74.49 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">314</td>
<td class="rt">80.10 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">270</td>
<td class="rt">68.88 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">584</td>
<td class="rt">74.49 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">314</td>
<td class="rt">80.10 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">270</td>
<td class="rt">68.88 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[11:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[14:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[36:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[40:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[54:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[63:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[23:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86747_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1408.html#inst_tag_86747" >config_ss_tb.DUT.flexnoc.flexnoc.Periph_Multi_APB_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86740'>
<a name="inst_tag_86740_Line"></a>
<b>Line Coverage for Instance : <a href="mod1408.html#inst_tag_86740" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                        MISSING_ELSE
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                        MISSING_ELSE
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_86740_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1408.html#inst_tag_86740" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86740_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1408.html#inst_tag_86740" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">614</td>
<td class="rt">78.32 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">311</td>
<td class="rt">79.34 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">303</td>
<td class="rt">77.30 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">614</td>
<td class="rt">78.32 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">311</td>
<td class="rt">79.34 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">303</td>
<td class="rt">77.30 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[63:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86740_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1408.html#inst_tag_86740" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_86740">
    <li>
      <a href="#inst_tag_86740_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86740_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86740_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86740_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_86741">
    <li>
      <a href="#inst_tag_86741_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86741_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86741_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86741_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_86742">
    <li>
      <a href="#inst_tag_86742_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86742_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86742_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86742_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_86743">
    <li>
      <a href="#inst_tag_86743_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86743_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86743_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86743_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_86744">
    <li>
      <a href="#inst_tag_86744_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86744_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86744_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86744_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_86745">
    <li>
      <a href="#inst_tag_86745_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86745_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86745_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86745_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_86746">
    <li>
      <a href="#inst_tag_86746_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86746_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86746_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86746_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_86747">
    <li>
      <a href="#inst_tag_86747_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86747_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86747_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86747_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_86748">
    <li>
      <a href="#inst_tag_86748_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86748_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86748_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86748_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_86749">
    <li>
      <a href="#inst_tag_86749_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86749_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86749_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86749_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_86750">
    <li>
      <a href="#inst_tag_86750_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86750_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86750_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86750_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_86751">
    <li>
      <a href="#inst_tag_86751_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86751_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86751_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86751_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_86752">
    <li>
      <a href="#inst_tag_86752_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86752_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86752_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86752_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_86753">
    <li>
      <a href="#inst_tag_86753_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86753_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86753_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86753_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_86754">
    <li>
      <a href="#inst_tag_86754_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86754_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86754_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86754_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_E_U_U_35012ffa">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
