xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../support/xilinx/xilinx.release/Vivado-2017.2/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../support/xilinx/xilinx.release/Vivado-2017.2/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_ControlModuleWrapper_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ControlModuleWrapper_0_0/sim/design_1_ControlModuleWrapper_0_0.v,incdir="../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,incdir="../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"
glbl.v,Verilog,xil_defaultlib,glbl.v
