Analysis & Synthesis report for ece385_lab6_1
Thu May 04 16:41:03 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |lab62|ISDU:dead0|State
 12. State Machine - |lab62|zelda_example:zelda|next_state
 13. State Machine - |lab62|zelda_example:zelda|Next_state
 14. State Machine - |lab62|zelda_example:zelda|State
 15. State Machine - |lab62|zelda_example:zelda|cur_state
 16. State Machine - |lab62|sprite:sprite0|position_flag
 17. State Machine - |lab62|lab62soc:u0|lab62soc_sdram:sdram|m_next
 18. State Machine - |lab62|lab62soc:u0|lab62soc_sdram:sdram|m_state
 19. State Machine - |lab62|lab62soc:u0|lab62soc_sdram:sdram|i_next
 20. State Machine - |lab62|lab62soc:u0|lab62soc_sdram:sdram|i_state
 21. State Machine - |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 22. Registers Protected by Synthesis
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Registers Packed Into Inferred Megafunctions
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 30. Source assignments for lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 31. Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 32. Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 33. Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 34. Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 35. Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 36. Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 37. Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 38. Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 39. Source assignments for lab62soc:u0|lab62soc_sdram:sdram
 40. Source assignments for lab62soc:u0|lab62soc_sdram_pll:sdram_pll
 41. Source assignments for lab62soc:u0|lab62soc_sdram_pll:sdram_pll|lab62soc_sdram_pll_stdsync_sv6:stdsync2|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3
 42. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux
 43. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux_001
 44. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux
 45. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 46. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 47. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 48. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_004
 49. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 50. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 51. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 52. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 53. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 54. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 55. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 56. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 57. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 58. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 63. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 64. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 65. Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 66. Source assignments for lab62soc:u0|altera_reset_controller:rst_controller
 67. Source assignments for lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Source assignments for lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Source assignments for lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Source assignments for zelda_example:zelda|title_rom:title_rom|altsyncram:memory_rtl_0|altsyncram_od41:auto_generated
 72. Source assignments for zelda_example:zelda|final_background_rom:final_background_rom|altsyncram:memory_rtl_0|altsyncram_6k61:auto_generated
 73. Source assignments for zelda_example:zelda|background_2_rom:background_2_rom0|altsyncram:memory_rtl_0|altsyncram_mm51:auto_generated
 74. Source assignments for zelda_example:zelda|enemy_4_rom:enemy_4_rom|altsyncram:memory_rtl_0|altsyncram_2l41:auto_generated
 75. Source assignments for zelda_example:zelda|Done_rom:Done_rom|altsyncram:memory_rtl_0|altsyncram_6641:auto_generated
 76. Source assignments for zelda_example:zelda|up1_rom:up1_rom|altsyncram:memory_rtl_0|altsyncram_cr31:auto_generated
 77. Source assignments for zelda_example:zelda|final_down1_rom:down1_rom|altsyncram:memory_rtl_0|altsyncram_4f51:auto_generated
 78. Source assignments for zelda_example:zelda|sword_up_3_rom:sword_up_3_rom|altsyncram:memory_rtl_0|altsyncram_9a51:auto_generated
 79. Source assignments for zelda_example:zelda|sword_up_4_rom:sword_up_4_rom|altsyncram:memory_rtl_0|altsyncram_ba51:auto_generated
 80. Source assignments for zelda_example:zelda|sword_down_1_rom:sword_down_1_rom|altsyncram:memory_rtl_0|altsyncram_bn51:auto_generated
 81. Source assignments for zelda_example:zelda|sword_down_2_rom:sword_down_2_rom|altsyncram:memory_rtl_0|altsyncram_dn51:auto_generated
 82. Source assignments for zelda_example:zelda|sword_down_3_rom:sword_down_3_rom|altsyncram:memory_rtl_0|altsyncram_fn51:auto_generated
 83. Source assignments for zelda_example:zelda|sword_down_4_rom:sword_down_4_rom|altsyncram:memory_rtl_0|altsyncram_hn51:auto_generated
 84. Source assignments for zelda_example:zelda|sword_left_1_rom:sword_left_1_rom|altsyncram:memory_rtl_0|altsyncram_hm51:auto_generated
 85. Source assignments for zelda_example:zelda|sword_left_2_rom:sword_left_2_rom|altsyncram:memory_rtl_0|altsyncram_jm51:auto_generated
 86. Source assignments for zelda_example:zelda|sword_left_3_rom:sword_left_3_rom|altsyncram:memory_rtl_0|altsyncram_lm51:auto_generated
 87. Source assignments for zelda_example:zelda|sword_left_4_rom:sword_left_4_rom|altsyncram:memory_rtl_0|altsyncram_nm51:auto_generated
 88. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 89. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 90. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a
 91. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 92. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b
 93. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 94. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 95. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram
 96. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 97. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 98. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 99. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
100. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
101. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy
102. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
103. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
104. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
105. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
106. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
107. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
108. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
109. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
110. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
111. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
112. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
113. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator
114. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator
115. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
116. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
117. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
118. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
119. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
120. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
121. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
124. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
127. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
130. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
133. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
136. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
137. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
140. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
143. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
146. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent
149. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent
152. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
155. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
158. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
161. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router:router|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router:router_001|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_002|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_003|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_004|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_005|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_006:router_006|lab62soc_mm_interconnect_0_router_006_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_007|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_008|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_009|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_010|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_011|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_012|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_013|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_014|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_015|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
180. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
181. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
182. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
183. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
184. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
185. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
186. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
187. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
188. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
189. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
192. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
193. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
194. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
195. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
196. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
197. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
200. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
201. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb
202. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
203. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb
204. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
205. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb
206. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
207. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb
208. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
209. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
210. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
211. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
212. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
213. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
214. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
215. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
216. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
217. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
218. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
219. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
220. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
221. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
222. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
223. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
224. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
225. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
226. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
227. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
228. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
229. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
230. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
231. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
232. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
233. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
234. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
235. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
236. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
237. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
238. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
239. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
240. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
241. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
242. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
243. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
244. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
245. Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
246. Parameter Settings for User Entity Instance: lab62soc:u0|altera_reset_controller:rst_controller
247. Parameter Settings for User Entity Instance: lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
248. Parameter Settings for User Entity Instance: lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
249. Parameter Settings for User Entity Instance: lab62soc:u0|altera_reset_controller:rst_controller_001
250. Parameter Settings for User Entity Instance: lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
251. Parameter Settings for User Entity Instance: lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
252. Parameter Settings for User Entity Instance: vga_controller:vga
253. Parameter Settings for User Entity Instance: sprite:sprite0
254. Parameter Settings for User Entity Instance: enemy_ball:enemy0
255. Parameter Settings for User Entity Instance: enemy2_ball:enemy1
256. Parameter Settings for User Entity Instance: enemy3_ball:enemy2
257. Parameter Settings for User Entity Instance: enemy4_ball:enemy5
258. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|title_rom:title_rom|altsyncram:memory_rtl_0
259. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|final_background_rom:final_background_rom|altsyncram:memory_rtl_0
260. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|background_2_rom:background_2_rom0|altsyncram:memory_rtl_0
261. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|enemy_4_rom:enemy_4_rom|altsyncram:memory_rtl_0
262. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|Done_rom:Done_rom|altsyncram:memory_rtl_0
263. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|up1_rom:up1_rom|altsyncram:memory_rtl_0
264. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|final_down1_rom:down1_rom|altsyncram:memory_rtl_0
265. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_up_3_rom:sword_up_3_rom|altsyncram:memory_rtl_0
266. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_up_4_rom:sword_up_4_rom|altsyncram:memory_rtl_0
267. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_down_1_rom:sword_down_1_rom|altsyncram:memory_rtl_0
268. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_down_2_rom:sword_down_2_rom|altsyncram:memory_rtl_0
269. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_down_3_rom:sword_down_3_rom|altsyncram:memory_rtl_0
270. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_down_4_rom:sword_down_4_rom|altsyncram:memory_rtl_0
271. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_left_1_rom:sword_left_1_rom|altsyncram:memory_rtl_0
272. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_left_2_rom:sword_left_2_rom|altsyncram:memory_rtl_0
273. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_left_3_rom:sword_left_3_rom|altsyncram:memory_rtl_0
274. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_left_4_rom:sword_left_4_rom|altsyncram:memory_rtl_0
275. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_mult:Mult3
276. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_divide:Div2
277. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_mult:Mult6
278. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_divide:Div4
279. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_mult:Mult4
280. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_divide:Div3
281. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_mult:Mult5
282. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_mult:Mult7
283. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_divide:Div5
284. Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_mult:Mult8
285. scfifo Parameter Settings by Entity Instance
286. altsyncram Parameter Settings by Entity Instance
287. lpm_mult Parameter Settings by Entity Instance
288. Port Connectivity Checks: "zelda_example:zelda|background_2_palette:background_2_palette0"
289. Port Connectivity Checks: "zelda_example:zelda|background_2_rom:background_2_rom0"
290. Port Connectivity Checks: "zelda_example:zelda|professor_palette:professor_palette"
291. Port Connectivity Checks: "zelda_example:zelda|professor_rom:professor_rom"
292. Port Connectivity Checks: "zelda_example:zelda|knight_1_palette:knight_1_palette"
293. Port Connectivity Checks: "zelda_example:zelda|knight_1_rom:knight_1_rom"
294. Port Connectivity Checks: "zelda_example:zelda|enemy_1_palette:enemy_1_palette"
295. Port Connectivity Checks: "zelda_example:zelda|enemy_1_rom:enemy_1_rom"
296. Port Connectivity Checks: "zelda_example:zelda|sword_left_4_palette:sword_left_4_palette"
297. Port Connectivity Checks: "zelda_example:zelda|sword_left_4_rom:sword_left_4_rom"
298. Port Connectivity Checks: "zelda_example:zelda|sword_left_3_palette:sword_left_3_palette"
299. Port Connectivity Checks: "zelda_example:zelda|sword_left_3_rom:sword_left_3_rom"
300. Port Connectivity Checks: "zelda_example:zelda|sword_left_2_palette:sword_left_2_palette"
301. Port Connectivity Checks: "zelda_example:zelda|sword_left_2_rom:sword_left_2_rom"
302. Port Connectivity Checks: "zelda_example:zelda|sword_left_1_palette:sword_left_1_palette"
303. Port Connectivity Checks: "zelda_example:zelda|sword_left_1_rom:sword_left_1_rom"
304. Port Connectivity Checks: "zelda_example:zelda|sword_down_4_palette:sword_down_4_palette"
305. Port Connectivity Checks: "zelda_example:zelda|sword_down_4_rom:sword_down_4_rom"
306. Port Connectivity Checks: "zelda_example:zelda|sword_down_3_palette:sword_down_3_palette"
307. Port Connectivity Checks: "zelda_example:zelda|sword_down_3_rom:sword_down_3_rom"
308. Port Connectivity Checks: "zelda_example:zelda|sword_down_2_palette:sword_down_2_palette"
309. Port Connectivity Checks: "zelda_example:zelda|sword_down_2_rom:sword_down_2_rom"
310. Port Connectivity Checks: "zelda_example:zelda|sword_down_1_palette:sword_down_1_palette"
311. Port Connectivity Checks: "zelda_example:zelda|sword_down_1_rom:sword_down_1_rom"
312. Port Connectivity Checks: "zelda_example:zelda|sword_up_4_palette:sword_up_4_palette"
313. Port Connectivity Checks: "zelda_example:zelda|sword_up_4_rom:sword_up_4_rom"
314. Port Connectivity Checks: "zelda_example:zelda|sword_up_3_palette:sword_up_3_palette"
315. Port Connectivity Checks: "zelda_example:zelda|sword_up_3_rom:sword_up_3_rom"
316. Port Connectivity Checks: "zelda_example:zelda|sword_up_2_palette:sword_up_2_palette"
317. Port Connectivity Checks: "zelda_example:zelda|sword_up_2_rom:sword_up_2_rom"
318. Port Connectivity Checks: "zelda_example:zelda|sword_up_1_palette:sword_up_1_palette"
319. Port Connectivity Checks: "zelda_example:zelda|sword_up_1_rom:sword_up_1_rom"
320. Port Connectivity Checks: "zelda_example:zelda|sword_right_4_palette:sword_right_4_palette"
321. Port Connectivity Checks: "zelda_example:zelda|sword_right_4_rom:sword_right_4_rom"
322. Port Connectivity Checks: "zelda_example:zelda|sword_right_3_palette:sword_right_3_palette"
323. Port Connectivity Checks: "zelda_example:zelda|sword_right_3_rom:sword_right_3_rom"
324. Port Connectivity Checks: "zelda_example:zelda|sword_right_2_palette:sword_right_2_palette"
325. Port Connectivity Checks: "zelda_example:zelda|sword_right_2_rom:sword_right_2_rom"
326. Port Connectivity Checks: "zelda_example:zelda|sword_right_1_palette:sword_right_1_palette"
327. Port Connectivity Checks: "zelda_example:zelda|sword_right_1_rom:sword_right_1_rom"
328. Port Connectivity Checks: "zelda_example:zelda|aleena_palette:ALI_palette"
329. Port Connectivity Checks: "zelda_example:zelda|aleena_rom:ALI_rom"
330. Port Connectivity Checks: "zelda_example:zelda|final_down2_palette:final_down2_palette"
331. Port Connectivity Checks: "zelda_example:zelda|final_down2_rom:final_down2_rom"
332. Port Connectivity Checks: "zelda_example:zelda|final_up2_palette:final_up2_palette"
333. Port Connectivity Checks: "zelda_example:zelda|final_up2_rom:final_up2_rom"
334. Port Connectivity Checks: "zelda_example:zelda|final_left2_palette:final_left2_palette"
335. Port Connectivity Checks: "zelda_example:zelda|final_left2_rom:final_left2_rom"
336. Port Connectivity Checks: "zelda_example:zelda|final_final_sprite_left_rom:left1_rom"
337. Port Connectivity Checks: "zelda_example:zelda|final_final_sprite_left_palette:left1_palette"
338. Port Connectivity Checks: "zelda_example:zelda|final_final_right_sprite_rom:right1_rom"
339. Port Connectivity Checks: "zelda_example:zelda|final_final_right_sprite_palette:right1_palette"
340. Port Connectivity Checks: "zelda_example:zelda|zelda_right_2_palette:zelda_right_2_palette"
341. Port Connectivity Checks: "zelda_example:zelda|zelda_right_2_rom:zelda_right_2_rom"
342. Port Connectivity Checks: "zelda_example:zelda|zelda_palette:zelda_palette"
343. Port Connectivity Checks: "zelda_example:zelda|zelda_rom:zelda_rom"
344. Port Connectivity Checks: "zelda_example:zelda|final_background_palette:final_background_palette"
345. Port Connectivity Checks: "zelda_example:zelda|final_background_rom:final_background_rom"
346. Port Connectivity Checks: "zelda_example:zelda"
347. Port Connectivity Checks: "sprite:sprite0"
348. Port Connectivity Checks: "vga_controller:vga"
349. Port Connectivity Checks: "lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
350. Port Connectivity Checks: "lab62soc:u0|altera_reset_controller:rst_controller_001"
351. Port Connectivity Checks: "lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
352. Port Connectivity Checks: "lab62soc:u0|altera_reset_controller:rst_controller"
353. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
354. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
355. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
356. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
357. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
358. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
359. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
360. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
361. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
362. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_006:router_006|lab62soc_mm_interconnect_0_router_006_default_decode:the_default_decode"
363. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_002|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
364. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router:router|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode"
365. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
366. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
367. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
368. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
369. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
370. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
371. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo"
372. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent"
373. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo"
374. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent"
375. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
376. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
377. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
378. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
379. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
380. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
381. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
382. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
383. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
384. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
385. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
386. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
387. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
388. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
389. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
390. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
391. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
392. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
393. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
394. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
395. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
396. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
397. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
398. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
399. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator"
400. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator"
401. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
402. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
403. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
404. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
405. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
406. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
407. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
408. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
409. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
410. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
411. Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
412. Port Connectivity Checks: "lab62soc:u0|lab62soc_spi_0:spi_0"
413. Port Connectivity Checks: "lab62soc:u0|lab62soc_sdram_pll:sdram_pll|lab62soc_sdram_pll_altpll_vg92:sd1"
414. Port Connectivity Checks: "lab62soc:u0|lab62soc_sdram_pll:sdram_pll"
415. Port Connectivity Checks: "lab62soc:u0|lab62soc_sdram:sdram|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module"
416. Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy"
417. Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
418. Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
419. Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib"
420. Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
421. Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
422. Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace"
423. Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
424. Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
425. Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug"
426. Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci"
427. Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_test_bench:the_lab62soc_nios2_gen2_0_cpu_test_bench"
428. Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0"
429. Port Connectivity Checks: "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic"
430. Port Connectivity Checks: "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0"
431. Port Connectivity Checks: "lab62soc:u0"
432. Port Connectivity Checks: "HexDriver:hex_driver0"
433. Post-Synthesis Netlist Statistics for Top Partition
434. Elapsed Time Per Partition
435. Analysis & Synthesis Messages
436. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 04 16:41:03 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ece385_lab6_1                               ;
; Top-level Entity Name              ; lab62                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 14,009                                      ;
;     Total combinational functions  ; 12,976                                      ;
;     Dedicated logic registers      ; 2,872                                       ;
; Total registers                    ; 2872                                        ;
; Total pins                         ; 141                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,104,272                                   ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; lab62              ; ece385_lab6_1      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                             ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; controlsv.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/controlsv.sv                                                                                      ;             ;
; lab62soc/synthesis/lab62soc.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v                                                                     ; lab62soc    ;
; lab62soc/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_reset_controller.v                                           ; lab62soc    ;
; lab62soc/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_reset_synchronizer.v                                         ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv                                              ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v                                        ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004.v                  ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v                      ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; lab62soc    ;
; lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                          ; lab62soc    ;
; lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                    ; lab62soc    ;
; lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                     ; lab62soc    ;
; lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv                                      ; lab62soc    ;
; lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv                               ; lab62soc    ;
; lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv                             ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv                               ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv                             ; lab62soc    ;
; lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                      ; lab62soc    ;
; lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv                            ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv                            ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv                                ; lab62soc    ;
; lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; lab62soc    ;
; lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; lab62soc    ;
; lab62soc/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv                                       ; lab62soc    ;
; lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; lab62soc    ;
; lab62soc/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_master_translator.sv                                  ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_usb_rst.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_usb_rst.v                                                  ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_usb_gpx.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_usb_gpx.v                                                  ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_timer_0.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_timer_0.v                                                  ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v                                             ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_spi_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_spi_0.v                                                    ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_sdram_pll.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v                                                ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram.v                                                    ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v                                             ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v                                         ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v                              ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_leds_pio.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_leds_pio.v                                                 ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_keycode.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_keycode.v                                                  ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_key.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_key.v                                                      ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v                                              ; lab62soc    ;
; lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v                                           ; lab62soc    ;
; zelda/zelda_rom.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv                                                                                ;             ;
; zelda/zelda_palette.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv                                                                            ;             ;
; zelda/zelda_example.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv                                                                            ;             ;
; Lab 62 provided files/VGA_controller.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/VGA_controller.sv                                                           ;             ;
; Lab 62 provided files/lab62.sv                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv                                                                    ;             ;
; Lab 62 provided files/HexDriver.sv                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/HexDriver.sv                                                                ;             ;
; Lab 62 provided files/ball.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/ball.sv                                                                     ;             ;
; ISDU_for_resetting_when_we_die.sv                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/ISDU_for_resetting_when_we_die.sv                                                                 ;             ;
; scfifo.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/scfifo.tdf                                                                         ;             ;
; a_regfifo.inc                                                                                     ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/a_regfifo.inc                                                                      ;             ;
; a_dpfifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/a_dpfifo.inc                                                                       ;             ;
; a_i2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/a_i2fifo.inc                                                                       ;             ;
; a_fffifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/a_fffifo.inc                                                                       ;             ;
; a_f2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/a_f2fifo.inc                                                                       ;             ;
; aglobal181.inc                                                                                    ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/aglobal181.inc                                                                     ;             ;
; db/scfifo_9621.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/scfifo_9621.tdf                                                                                ;             ;
; db/a_dpfifo_bb01.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/a_dpfifo_bb01.tdf                                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/a_fefifo_7cf.tdf                                                                               ;             ;
; db/cntr_337.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/cntr_337.tdf                                                                                   ;             ;
; db/altsyncram_dtn1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_dtn1.tdf                                                                            ;             ;
; db/cntr_n2b.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/cntr_n2b.tdf                                                                                   ;             ;
; alt_jtag_atlantic.v                                                                               ; yes             ; Encrypted Megafunction                       ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                 ; yes             ; Encrypted Megafunction                       ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                  ;             ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/altrom.inc                                                                         ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/altram.inc                                                                         ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/altdpram.inc                                                                       ;             ;
; db/altsyncram_s0c1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_s0c1.tdf                                                                            ;             ;
; altera_std_synchronizer.v                                                                         ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                          ;             ;
; db/altsyncram_0n61.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_0n61.tdf                                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                          ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                           ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/sld_hub.vhd                                                                        ; altera_sld  ;
; db/ip/slda622997a/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/ip/slda622997a/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                   ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                     ;             ;
; db/altsyncram_od41.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_od41.tdf                                                                            ;             ;
; ./title/title.mif                                                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/title/title.mif                                                                                   ;             ;
; db/decode_7j9.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/decode_7j9.tdf                                                                                 ;             ;
; db/mux_r1b.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/mux_r1b.tdf                                                                                    ;             ;
; db/altsyncram_6k61.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_6k61.tdf                                                                            ;             ;
; ./Final_background/Final_background.mif                                                           ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/Final_background/Final_background.mif                                                             ;             ;
; db/altsyncram_mm51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_mm51.tdf                                                                            ;             ;
; ./background_2/background_2.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/background_2/background_2.mif                                                                     ;             ;
; db/altsyncram_2l41.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_2l41.tdf                                                                            ;             ;
; ./enemy_4/enemy_4.mif                                                                             ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/enemy_4/enemy_4.mif                                                                               ;             ;
; db/altsyncram_6641.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_6641.tdf                                                                            ;             ;
; ./Done/Done.mif                                                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/Done/Done.mif                                                                                     ;             ;
; db/decode_lk9.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/decode_lk9.tdf                                                                                 ;             ;
; db/mux_93b.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/mux_93b.tdf                                                                                    ;             ;
; db/altsyncram_cr31.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_cr31.tdf                                                                            ;             ;
; ./up1/up1.mif                                                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/up1/up1.mif                                                                                       ;             ;
; db/altsyncram_4f51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_4f51.tdf                                                                            ;             ;
; ./final_down1/final_down1.mif                                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/final_down1/final_down1.mif                                                                       ;             ;
; db/altsyncram_9a51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_9a51.tdf                                                                            ;             ;
; ./sword_up_3/sword_up_3.mif                                                                       ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_up_3/sword_up_3.mif                                                                         ;             ;
; db/altsyncram_ba51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_ba51.tdf                                                                            ;             ;
; ./sword_up_4/sword_up_4.mif                                                                       ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_up_4/sword_up_4.mif                                                                         ;             ;
; db/altsyncram_bn51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_bn51.tdf                                                                            ;             ;
; ./sword_down_1/sword_down_1.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_down_1/sword_down_1.mif                                                                     ;             ;
; db/altsyncram_dn51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_dn51.tdf                                                                            ;             ;
; ./sword_down_2/sword_down_2.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_down_2/sword_down_2.mif                                                                     ;             ;
; db/altsyncram_fn51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_fn51.tdf                                                                            ;             ;
; ./sword_down_3/sword_down_3.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_down_3/sword_down_3.mif                                                                     ;             ;
; db/altsyncram_hn51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_hn51.tdf                                                                            ;             ;
; ./sword_down_4/sword_down_4.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_down_4/sword_down_4.mif                                                                     ;             ;
; db/altsyncram_hm51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_hm51.tdf                                                                            ;             ;
; ./sword_left_1/sword_left_1.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_left_1/sword_left_1.mif                                                                     ;             ;
; db/altsyncram_jm51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_jm51.tdf                                                                            ;             ;
; ./sword_left_2/sword_left_2.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_left_2/sword_left_2.mif                                                                     ;             ;
; db/altsyncram_lm51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_lm51.tdf                                                                            ;             ;
; ./sword_left_3/sword_left_3.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_left_3/sword_left_3.mif                                                                     ;             ;
; db/altsyncram_nm51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_nm51.tdf                                                                            ;             ;
; ./sword_left_4/sword_left_4.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_left_4/sword_left_4.mif                                                                     ;             ;
; lpm_mult.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/lpm_mult.tdf                                                                       ;             ;
; lpm_add_sub.inc                                                                                   ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                    ;             ;
; multcore.inc                                                                                      ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/multcore.inc                                                                       ;             ;
; bypassff.inc                                                                                      ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/bypassff.inc                                                                       ;             ;
; altshift.inc                                                                                      ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/altshift.inc                                                                       ;             ;
; multcore.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/multcore.tdf                                                                       ;             ;
; csa_add.inc                                                                                       ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/csa_add.inc                                                                        ;             ;
; mpar_add.inc                                                                                      ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/mpar_add.inc                                                                       ;             ;
; muleabz.inc                                                                                       ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/muleabz.inc                                                                        ;             ;
; mul_lfrg.inc                                                                                      ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/mul_lfrg.inc                                                                       ;             ;
; mul_boothc.inc                                                                                    ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/mul_boothc.inc                                                                     ;             ;
; alt_ded_mult.inc                                                                                  ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                   ;             ;
; alt_ded_mult_y.inc                                                                                ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                 ;             ;
; dffpipe.inc                                                                                       ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/dffpipe.inc                                                                        ;             ;
; mpar_add.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/mpar_add.tdf                                                                       ;             ;
; lpm_add_sub.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                    ;             ;
; addcore.inc                                                                                       ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/addcore.inc                                                                        ;             ;
; look_add.inc                                                                                      ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/look_add.inc                                                                       ;             ;
; alt_stratix_add_sub.inc                                                                           ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                            ;             ;
; db/add_sub_brg.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/add_sub_brg.tdf                                                                                ;             ;
; db/add_sub_frg.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/add_sub_frg.tdf                                                                                ;             ;
; altshift.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/altshift.tdf                                                                       ;             ;
; lpm_divide.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/lpm_divide.tdf                                                                     ;             ;
; abs_divider.inc                                                                                   ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/abs_divider.inc                                                                    ;             ;
; sign_div_unsign.inc                                                                               ; yes             ; Megafunction                                 ; c:/users/pitch/.cisco/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                ;             ;
; db/lpm_divide_7vl.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/lpm_divide_7vl.tdf                                                                             ;             ;
; db/sign_div_unsign_9nh.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/sign_div_unsign_9nh.tdf                                                                        ;             ;
; db/alt_u_div_ske.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/alt_u_div_ske.tdf                                                                              ;             ;
; db/add_sub_t3c.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/add_sub_t3c.tdf                                                                                ;             ;
; db/add_sub_u3c.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/add_sub_u3c.tdf                                                                                ;             ;
; db/add_sub_crg.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/add_sub_crg.tdf                                                                                ;             ;
; db/add_sub_grg.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/add_sub_grg.tdf                                                                                ;             ;
; db/lpm_divide_8vl.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/lpm_divide_8vl.tdf                                                                             ;             ;
; db/sign_div_unsign_anh.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/sign_div_unsign_anh.tdf                                                                        ;             ;
; db/alt_u_div_uke.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/alt_u_div_uke.tdf                                                                              ;             ;
; db/lpm_divide_vtl.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/lpm_divide_vtl.tdf                                                                             ;             ;
; db/sign_div_unsign_1mh.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/sign_div_unsign_1mh.tdf                                                                        ;             ;
; db/alt_u_div_cie.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/alt_u_div_cie.tdf                                                                              ;             ;
; db/lpm_divide_0ul.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/lpm_divide_0ul.tdf                                                                             ;             ;
; db/sign_div_unsign_2mh.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/sign_div_unsign_2mh.tdf                                                                        ;             ;
; db/alt_u_div_eie.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/alt_u_div_eie.tdf                                                                              ;             ;
; db/mult_6qs.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/mult_6qs.tdf                                                                                   ;             ;
; db/altsyncram_5f51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_5f51.tdf                                                                            ;             ;
; ./final_down2/final_down2.mif                                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/final_down2/final_down2.mif                                                                       ;             ;
; db/altsyncram_9r41.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_9r41.tdf                                                                            ;             ;
; ./knight_1/knight_1.mif                                                                           ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/knight_1/knight_1.mif                                                                             ;             ;
; db/altsyncram_5851.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_5851.tdf                                                                            ;             ;
; ./professor/professor.mif                                                                         ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/professor/professor.mif                                                                           ;             ;
; db/altsyncram_rk41.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_rk41.tdf                                                                            ;             ;
; ./enemy_1/enemy_1.mif                                                                             ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/enemy_1/enemy_1.mif                                                                               ;             ;
; db/altsyncram_be51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_be51.tdf                                                                            ;             ;
; ./final_left2/final_left2.mif                                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/final_left2/final_left2.mif                                                                       ;             ;
; db/altsyncram_bg41.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_bg41.tdf                                                                            ;             ;
; ./aleena/aleena.mif                                                                               ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/aleena/aleena.mif                                                                                 ;             ;
; db/altsyncram_v151.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_v151.tdf                                                                            ;             ;
; ./final_up2/final_up2.mif                                                                         ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/final_up2/final_up2.mif                                                                           ;             ;
; db/altsyncram_5181.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_5181.tdf                                                                            ;             ;
; ./final_final_sprite_left/final_final_sprite_left.mif                                             ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/final_final_sprite_left/final_final_sprite_left.mif                                               ;             ;
; db/altsyncram_b881.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_b881.tdf                                                                            ;             ;
; ./final_final_right_sprite/final_final_right_sprite.mif                                           ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/final_final_right_sprite/final_final_right_sprite.mif                                             ;             ;
; db/altsyncram_nt51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_nt51.tdf                                                                            ;             ;
; ./sword_right_1/sword_right_1.mif                                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_right_1/sword_right_1.mif                                                                   ;             ;
; db/altsyncram_pt51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_pt51.tdf                                                                            ;             ;
; ./sword_right_2/sword_right_2.mif                                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_right_2/sword_right_2.mif                                                                   ;             ;
; db/altsyncram_rt51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_rt51.tdf                                                                            ;             ;
; ./sword_right_3/sword_right_3.mif                                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_right_3/sword_right_3.mif                                                                   ;             ;
; db/altsyncram_tt51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_tt51.tdf                                                                            ;             ;
; ./sword_right_4/sword_right_4.mif                                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_right_4/sword_right_4.mif                                                                   ;             ;
; db/altsyncram_5a51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_5a51.tdf                                                                            ;             ;
; ./sword_up_1/sword_up_1.mif                                                                       ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_up_1/sword_up_1.mif                                                                         ;             ;
; db/altsyncram_7a51.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_7a51.tdf                                                                            ;             ;
; ./sword_up_2/sword_up_2.mif                                                                       ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/pitch/Desktop/quartus/lab_6.1/sword_up_2/sword_up_2.mif                                                                         ;             ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 14,009              ;
;                                             ;                     ;
; Total combinational functions               ; 12976               ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 7500                ;
;     -- 3 input functions                    ; 1949                ;
;     -- <=2 input functions                  ; 3527                ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 10431               ;
;     -- arithmetic mode                      ; 2545                ;
;                                             ;                     ;
; Total registers                             ; 2872                ;
;     -- Dedicated logic registers            ; 2872                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 141                 ;
; Total memory bits                           ; 1104272             ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 2                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 1620                ;
; Total fan-out                               ; 56379               ;
; Average fan-out                             ; 3.43                ;
+---------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |lab62                                                                                                                                  ; 12976 (1)           ; 2872 (0)                  ; 1104272     ; 0          ; 2            ; 0       ; 1         ; 141  ; 0            ; 0          ; |lab62                                                                                                                                                                                                                                                                                                                                                                                                             ; lab62                                            ; work         ;
;    |ISDU:dead0|                                                                                                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|ISDU:dead0                                                                                                                                                                                                                                                                                                                                                                                                  ; ISDU                                             ; work         ;
;    |enemy2_ball:enemy1|                                                                                                                 ; 36 (36)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|enemy2_ball:enemy1                                                                                                                                                                                                                                                                                                                                                                                          ; enemy2_ball                                      ; work         ;
;    |enemy3_ball:enemy2|                                                                                                                 ; 37 (37)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|enemy3_ball:enemy2                                                                                                                                                                                                                                                                                                                                                                                          ; enemy3_ball                                      ; work         ;
;    |enemy4_ball:enemy5|                                                                                                                 ; 37 (37)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|enemy4_ball:enemy5                                                                                                                                                                                                                                                                                                                                                                                          ; enemy4_ball                                      ; work         ;
;    |enemy_ball:enemy0|                                                                                                                  ; 80 (80)             ; 41 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|enemy_ball:enemy0                                                                                                                                                                                                                                                                                                                                                                                           ; enemy_ball                                       ; work         ;
;    |lab62soc:u0|                                                                                                                        ; 3069 (0)            ; 2342 (0)                  ; 11264       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0                                                                                                                                                                                                                                                                                                                                                                                                 ; lab62soc                                         ; lab62soc     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; lab62soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab62soc     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                          ; lab62soc     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab62soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                        ; lab62soc     ;
;       |lab62soc_hex_digits_pio:hex_digits_pio|                                                                                          ; 20 (20)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                                                                                                                          ; lab62soc_hex_digits_pio                          ; lab62soc     ;
;       |lab62soc_jtag_uart_0:jtag_uart_0|                                                                                                ; 144 (41)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                ; lab62soc_jtag_uart_0                             ; lab62soc     ;
;          |alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|                                                                     ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                                ; work         ;
;          |lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r|                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                ; lab62soc_jtag_uart_0_scfifo_r                    ; lab62soc     ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                        ; scfifo_9621                                      ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_bb01                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                      ; cntr_337                                         ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                           ; altsyncram_dtn1                                  ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                             ; cntr_n2b                                         ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                   ; cntr_n2b                                         ; work         ;
;          |lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                ; lab62soc_jtag_uart_0_scfifo_w                    ; lab62soc     ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                        ; scfifo_9621                                      ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_bb01                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                      ; cntr_337                                         ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                           ; altsyncram_dtn1                                  ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                             ; cntr_n2b                                         ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                   ; cntr_n2b                                         ; work         ;
;       |lab62soc_key:key|                                                                                                                ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_key:key                                                                                                                                                                                                                                                                                                                                                                                ; lab62soc_key                                     ; lab62soc     ;
;       |lab62soc_keycode:keycode|                                                                                                        ; 12 (12)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                        ; lab62soc_keycode                                 ; lab62soc     ;
;       |lab62soc_leds_pio:leds_pio|                                                                                                      ; 18 (18)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                                      ; lab62soc_leds_pio                                ; lab62soc     ;
;       |lab62soc_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 1189 (0)            ; 985 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                    ; lab62soc_mm_interconnect_0                       ; lab62soc     ;
;          |altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|                                                                       ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                            ; lab62soc     ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; lab62soc     ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                            ; lab62soc     ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab62soc     ;
;          |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                            ; lab62soc     ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab62soc     ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; lab62soc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 121 (121)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab62soc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 85 (85)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; lab62soc     ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                            ; lab62soc     ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab62soc     ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab62soc     ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab62soc     ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab62soc     ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab62soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)               ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab62soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 74 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab62soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab62soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab62soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab62soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab62soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab62soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab62soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab62soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab62soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab62soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab62soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 140 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser         ; lab62soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 140 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser                   ; lab62soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab62soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab62soc     ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                       ; lab62soc     ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                       ; lab62soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 13 (13)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                  ; lab62soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 23 (23)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                  ; lab62soc     ;
;          |altera_merlin_slave_agent:hex_digits_pio_s1_agent|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                        ; lab62soc     ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                        ; lab62soc     ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab62soc     ;
;          |altera_merlin_slave_agent:leds_pio_s1_agent|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                        ; lab62soc     ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; lab62soc     ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 15 (6)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; lab62soc     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                 ; lab62soc     ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab62soc     ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab62soc     ;
;          |altera_merlin_slave_agent:usb_gpx_s1_agent|                                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab62soc     ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab62soc     ;
;          |altera_merlin_slave_agent:usb_rst_s1_agent|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab62soc     ;
;          |altera_merlin_slave_translator:hex_digits_pio_s1_translator|                                                                  ; 7 (7)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                   ; lab62soc     ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; lab62soc     ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                   ; lab62soc     ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 7 (7)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab62soc     ;
;          |altera_merlin_slave_translator:leds_pio_s1_translator|                                                                        ; 7 (7)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                   ; lab62soc     ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab62soc     ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; lab62soc     ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                   ; lab62soc     ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab62soc     ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 7 (7)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab62soc     ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                         ; 5 (5)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab62soc     ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                         ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab62soc     ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab62soc     ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 48 (48)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                      ; lab62soc     ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 53 (53)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                      ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                           ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                 ; lab62soc_mm_interconnect_0_cmd_demux             ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 26 (26)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_cmd_demux             ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                               ; 15 (10)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_cmd_mux               ; lab62soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                               ; 57 (53)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_cmd_mux               ; lab62soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                               ; 12 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_cmd_mux               ; lab62soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                               ; 57 (52)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_cmd_mux               ; lab62soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                               ; 16 (12)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_cmd_mux               ; lab62soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                               ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_cmd_mux               ; lab62soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                               ; 15 (10)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_cmd_mux               ; lab62soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                               ; 15 (10)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_cmd_mux               ; lab62soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                               ; 13 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_cmd_mux               ; lab62soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                               ; 13 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_cmd_mux               ; lab62soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                               ; 11 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_cmd_mux               ; lab62soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                               ; 31 (27)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_cmd_mux               ; lab62soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_013|                                                                               ; 30 (26)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_cmd_mux               ; lab62soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                   ; 19 (15)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                         ; lab62soc_mm_interconnect_0_cmd_mux               ; lab62soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                         ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_router:router_001|                                                                                 ; 38 (38)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                       ; lab62soc_mm_interconnect_0_router                ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_router:router|                                                                                     ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                           ; lab62soc_mm_interconnect_0_router                ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                 ; lab62soc_mm_interconnect_0_rsp_demux             ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                 ; lab62soc_mm_interconnect_0_rsp_demux             ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                 ; lab62soc_mm_interconnect_0_rsp_demux             ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                                 ; lab62soc_mm_interconnect_0_rsp_demux             ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                 ; lab62soc_mm_interconnect_0_rsp_demux             ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                                 ; lab62soc_mm_interconnect_0_rsp_demux             ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                                 ; lab62soc_mm_interconnect_0_rsp_demux             ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                 ; lab62soc_mm_interconnect_0_rsp_demux             ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_011|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                                                 ; lab62soc_mm_interconnect_0_rsp_demux             ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_012|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                                 ; lab62soc_mm_interconnect_0_rsp_demux             ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_013|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                                                                 ; lab62soc_mm_interconnect_0_rsp_demux             ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_rsp_demux             ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                               ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                     ; lab62soc_mm_interconnect_0_rsp_mux               ; lab62soc     ;
;          |lab62soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 106 (106)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                         ; lab62soc_mm_interconnect_0_rsp_mux               ; lab62soc     ;
;       |lab62soc_nios2_gen2_0:nios2_gen2_0|                                                                                              ; 1039 (0)            ; 594 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                              ; lab62soc_nios2_gen2_0                            ; lab62soc     ;
;          |lab62soc_nios2_gen2_0_cpu:cpu|                                                                                                ; 1039 (745)          ; 594 (323)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                ; lab62soc_nios2_gen2_0_cpu                        ; lab62soc     ;
;             |lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|                                               ; 294 (37)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                    ; lab62soc_nios2_gen2_0_cpu_nios2_oci              ; lab62soc     ;
;                |lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|                        ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                    ; lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab62soc     ;
;                   |lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|                       ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab62soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work         ;
;                   |lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|                             ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab62soc_nios2_gen2_0_cpu_debug_slave_tck        ; lab62soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work         ;
;                   |sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy|                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                   ; sld_virtual_jtag_basic                           ; work         ;
;                |lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|                              ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                          ; lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab62soc     ;
;                |lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break|                                ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                            ; lab62soc_nios2_gen2_0_cpu_nios2_oci_break        ; lab62soc     ;
;                |lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug|                                ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                            ; lab62soc_nios2_gen2_0_cpu_nios2_oci_debug        ; lab62soc     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                        ; altera_std_synchronizer                          ; work         ;
;                |lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|                                      ; 115 (115)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                  ; lab62soc_nios2_gen2_0_cpu_nios2_ocimem           ; lab62soc     ;
;                   |lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram|                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab62soc     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                       ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                  ; work         ;
;             |lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                     ; lab62soc_nios2_gen2_0_cpu_register_bank_a_module ; lab62soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                            ; altsyncram_s0c1                                  ; work         ;
;             |lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                     ; lab62soc_nios2_gen2_0_cpu_register_bank_b_module ; lab62soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                            ; altsyncram_s0c1                                  ; work         ;
;       |lab62soc_sdram:sdram|                                                                                                            ; 287 (234)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                            ; lab62soc_sdram                                   ; lab62soc     ;
;          |lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module|                                                      ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_sdram:sdram|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                    ; lab62soc_sdram_input_efifo_module                ; lab62soc     ;
;       |lab62soc_sdram_pll:sdram_pll|                                                                                                    ; 11 (10)             ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                    ; lab62soc_sdram_pll                               ; lab62soc     ;
;          |lab62soc_sdram_pll_altpll_vg92:sd1|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_sdram_pll:sdram_pll|lab62soc_sdram_pll_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                                 ; lab62soc_sdram_pll_altpll_vg92                   ; lab62soc     ;
;          |lab62soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_sdram_pll:sdram_pll|lab62soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                            ; lab62soc_sdram_pll_stdsync_sv6                   ; lab62soc     ;
;             |lab62soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_sdram_pll:sdram_pll|lab62soc_sdram_pll_stdsync_sv6:stdsync2|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                    ; lab62soc_sdram_pll_dffpipe_l2c                   ; lab62soc     ;
;       |lab62soc_spi_0:spi_0|                                                                                                            ; 115 (115)           ; 118 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                            ; lab62soc_spi_0                                   ; lab62soc     ;
;       |lab62soc_timer_0:timer_0|                                                                                                        ; 215 (215)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                        ; lab62soc_timer_0                                 ; lab62soc     ;
;       |lab62soc_usb_gpx:usb_irq|                                                                                                        ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_usb_gpx:usb_irq                                                                                                                                                                                                                                                                                                                                                                        ; lab62soc_usb_gpx                                 ; lab62soc     ;
;       |lab62soc_usb_rst:usb_rst|                                                                                                        ; 6 (6)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62soc:u0|lab62soc_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                        ; lab62soc_usb_rst                                 ; lab62soc     ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                            ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                            ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                         ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                     ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                         ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                            ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                    ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                  ; sld_shadow_jsm                                   ; altera_sld   ;
;    |sprite:sprite0|                                                                                                                     ; 168 (168)           ; 74 (74)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sprite:sprite0                                                                                                                                                                                                                                                                                                                                                                                              ; sprite                                           ; work         ;
;    |vga_controller:vga|                                                                                                                 ; 48 (48)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|vga_controller:vga                                                                                                                                                                                                                                                                                                                                                                                          ; vga_controller                                   ; work         ;
;    |zelda_example:zelda|                                                                                                                ; 9349 (5252)         ; 233 (175)                 ; 1093008     ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda                                                                                                                                                                                                                                                                                                                                                                                         ; zelda_example                                    ; work         ;
;       |Done_palette:Done_palette|                                                                                                       ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|Done_palette:Done_palette                                                                                                                                                                                                                                                                                                                                                               ; Done_palette                                     ; work         ;
;       |Done_rom:Done_rom|                                                                                                               ; 56 (0)              ; 4 (0)                     ; 450000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|Done_rom:Done_rom                                                                                                                                                                                                                                                                                                                                                                       ; Done_rom                                         ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 56 (0)              ; 4 (0)                     ; 450000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|Done_rom:Done_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;             |altsyncram_6641:auto_generated|                                                                                            ; 56 (0)              ; 4 (4)                     ; 450000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|Done_rom:Done_rom|altsyncram:memory_rtl_0|altsyncram_6641:auto_generated                                                                                                                                                                                                                                                                                                                ; altsyncram_6641                                  ; work         ;
;                |decode_lk9:rden_decode|                                                                                                 ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|Done_rom:Done_rom|altsyncram:memory_rtl_0|altsyncram_6641:auto_generated|decode_lk9:rden_decode                                                                                                                                                                                                                                                                                         ; decode_lk9                                       ; work         ;
;                |mux_93b:mux2|                                                                                                           ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|Done_rom:Done_rom|altsyncram:memory_rtl_0|altsyncram_6641:auto_generated|mux_93b:mux2                                                                                                                                                                                                                                                                                                   ; mux_93b                                          ; work         ;
;       |aleena_palette:ALI_palette|                                                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|aleena_palette:ALI_palette                                                                                                                                                                                                                                                                                                                                                              ; aleena_palette                                   ; work         ;
;       |aleena_rom:ALI_rom|                                                                                                              ; 193 (193)           ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|aleena_rom:ALI_rom                                                                                                                                                                                                                                                                                                                                                                      ; aleena_rom                                       ; work         ;
;       |background_2_palette:background_2_palette0|                                                                                      ; 31 (31)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|background_2_palette:background_2_palette0                                                                                                                                                                                                                                                                                                                                              ; background_2_palette                             ; work         ;
;       |background_2_rom:background_2_rom0|                                                                                              ; 20 (0)              ; 3 (0)                     ; 200000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|background_2_rom:background_2_rom0                                                                                                                                                                                                                                                                                                                                                      ; background_2_rom                                 ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 20 (0)              ; 3 (0)                     ; 200000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|background_2_rom:background_2_rom0|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                              ; altsyncram                                       ; work         ;
;             |altsyncram_mm51:auto_generated|                                                                                            ; 20 (0)              ; 3 (3)                     ; 200000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|background_2_rom:background_2_rom0|altsyncram:memory_rtl_0|altsyncram_mm51:auto_generated                                                                                                                                                                                                                                                                                               ; altsyncram_mm51                                  ; work         ;
;                |decode_7j9:rden_decode|                                                                                                 ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|background_2_rom:background_2_rom0|altsyncram:memory_rtl_0|altsyncram_mm51:auto_generated|decode_7j9:rden_decode                                                                                                                                                                                                                                                                        ; decode_7j9                                       ; work         ;
;                |mux_r1b:mux2|                                                                                                           ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|background_2_rom:background_2_rom0|altsyncram:memory_rtl_0|altsyncram_mm51:auto_generated|mux_r1b:mux2                                                                                                                                                                                                                                                                                  ; mux_r1b                                          ; work         ;
;       |enemy_1_palette:enemy_1_palette|                                                                                                 ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|enemy_1_palette:enemy_1_palette                                                                                                                                                                                                                                                                                                                                                         ; enemy_1_palette                                  ; work         ;
;       |enemy_1_rom:enemy_1_rom|                                                                                                         ; 152 (152)           ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|enemy_1_rom:enemy_1_rom                                                                                                                                                                                                                                                                                                                                                                 ; enemy_1_rom                                      ; work         ;
;       |enemy_4_palette:enemy_4_palette|                                                                                                 ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|enemy_4_palette:enemy_4_palette                                                                                                                                                                                                                                                                                                                                                         ; enemy_4_palette                                  ; work         ;
;       |enemy_4_rom:enemy_4_rom|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|enemy_4_rom:enemy_4_rom                                                                                                                                                                                                                                                                                                                                                                 ; enemy_4_rom                                      ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|enemy_4_rom:enemy_4_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                       ; work         ;
;             |altsyncram_2l41:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|enemy_4_rom:enemy_4_rom|altsyncram:memory_rtl_0|altsyncram_2l41:auto_generated                                                                                                                                                                                                                                                                                                          ; altsyncram_2l41                                  ; work         ;
;       |final_background_palette:final_background_palette|                                                                               ; 34 (34)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_background_palette:final_background_palette                                                                                                                                                                                                                                                                                                                                       ; final_background_palette                         ; work         ;
;       |final_background_rom:final_background_rom|                                                                                       ; 15 (0)              ; 3 (0)                     ; 200000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_background_rom:final_background_rom                                                                                                                                                                                                                                                                                                                                               ; final_background_rom                             ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 15 (0)              ; 3 (0)                     ; 200000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_background_rom:final_background_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                       ; altsyncram                                       ; work         ;
;             |altsyncram_6k61:auto_generated|                                                                                            ; 15 (0)              ; 3 (3)                     ; 200000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_background_rom:final_background_rom|altsyncram:memory_rtl_0|altsyncram_6k61:auto_generated                                                                                                                                                                                                                                                                                        ; altsyncram_6k61                                  ; work         ;
;                |mux_r1b:mux2|                                                                                                           ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_background_rom:final_background_rom|altsyncram:memory_rtl_0|altsyncram_6k61:auto_generated|mux_r1b:mux2                                                                                                                                                                                                                                                                           ; mux_r1b                                          ; work         ;
;       |final_down1_palette:down1_palette|                                                                                               ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_down1_palette:down1_palette                                                                                                                                                                                                                                                                                                                                                       ; final_down1_palette                              ; work         ;
;       |final_down1_rom:down1_rom|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_down1_rom:down1_rom                                                                                                                                                                                                                                                                                                                                                               ; final_down1_rom                                  ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_down1_rom:down1_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                       ; work         ;
;             |altsyncram_4f51:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_down1_rom:down1_rom|altsyncram:memory_rtl_0|altsyncram_4f51:auto_generated                                                                                                                                                                                                                                                                                                        ; altsyncram_4f51                                  ; work         ;
;       |final_down2_palette:final_down2_palette|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_down2_palette:final_down2_palette                                                                                                                                                                                                                                                                                                                                                 ; final_down2_palette                              ; work         ;
;       |final_down2_rom:final_down2_rom|                                                                                                 ; 189 (189)           ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_down2_rom:final_down2_rom                                                                                                                                                                                                                                                                                                                                                         ; final_down2_rom                                  ; work         ;
;       |final_final_right_sprite_palette:right1_palette|                                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_final_right_sprite_palette:right1_palette                                                                                                                                                                                                                                                                                                                                         ; final_final_right_sprite_palette                 ; work         ;
;       |final_final_right_sprite_rom:right1_rom|                                                                                         ; 180 (180)           ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_final_right_sprite_rom:right1_rom                                                                                                                                                                                                                                                                                                                                                 ; final_final_right_sprite_rom                     ; work         ;
;       |final_final_sprite_left_palette:left1_palette|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_final_sprite_left_palette:left1_palette                                                                                                                                                                                                                                                                                                                                           ; final_final_sprite_left_palette                  ; work         ;
;       |final_final_sprite_left_rom:left1_rom|                                                                                           ; 192 (192)           ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_final_sprite_left_rom:left1_rom                                                                                                                                                                                                                                                                                                                                                   ; final_final_sprite_left_rom                      ; work         ;
;       |final_left2_palette:final_left2_palette|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_left2_palette:final_left2_palette                                                                                                                                                                                                                                                                                                                                                 ; final_left2_palette                              ; work         ;
;       |final_left2_rom:final_left2_rom|                                                                                                 ; 186 (186)           ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_left2_rom:final_left2_rom                                                                                                                                                                                                                                                                                                                                                         ; final_left2_rom                                  ; work         ;
;       |final_up2_palette:final_up2_palette|                                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_up2_palette:final_up2_palette                                                                                                                                                                                                                                                                                                                                                     ; final_up2_palette                                ; work         ;
;       |final_up2_rom:final_up2_rom|                                                                                                     ; 186 (186)           ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|final_up2_rom:final_up2_rom                                                                                                                                                                                                                                                                                                                                                             ; final_up2_rom                                    ; work         ;
;       |knight_1_palette:knight_1_palette|                                                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|knight_1_palette:knight_1_palette                                                                                                                                                                                                                                                                                                                                                       ; knight_1_palette                                 ; work         ;
;       |knight_1_rom:knight_1_rom|                                                                                                       ; 178 (178)           ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|knight_1_rom:knight_1_rom                                                                                                                                                                                                                                                                                                                                                               ; knight_1_rom                                     ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 192 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                                                         ; lpm_divide                                       ; work         ;
;          |lpm_divide_7vl:auto_generated|                                                                                                ; 192 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div2|lpm_divide_7vl:auto_generated                                                                                                                                                                                                                                                                                                                                           ; lpm_divide_7vl                                   ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 192 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div2|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                                                                               ; sign_div_unsign_9nh                              ; work         ;
;                |alt_u_div_ske:divider|                                                                                                  ; 192 (192)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div2|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider                                                                                                                                                                                                                                                                                         ; alt_u_div_ske                                    ; work         ;
;       |lpm_divide:Div3|                                                                                                                 ; 227 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div3                                                                                                                                                                                                                                                                                                                                                                         ; lpm_divide                                       ; work         ;
;          |lpm_divide_vtl:auto_generated|                                                                                                ; 227 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div3|lpm_divide_vtl:auto_generated                                                                                                                                                                                                                                                                                                                                           ; lpm_divide_vtl                                   ; work         ;
;             |sign_div_unsign_1mh:divider|                                                                                               ; 227 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div3|lpm_divide_vtl:auto_generated|sign_div_unsign_1mh:divider                                                                                                                                                                                                                                                                                                               ; sign_div_unsign_1mh                              ; work         ;
;                |alt_u_div_cie:divider|                                                                                                  ; 227 (227)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div3|lpm_divide_vtl:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_cie:divider                                                                                                                                                                                                                                                                                         ; alt_u_div_cie                                    ; work         ;
;       |lpm_divide:Div4|                                                                                                                 ; 222 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div4                                                                                                                                                                                                                                                                                                                                                                         ; lpm_divide                                       ; work         ;
;          |lpm_divide_8vl:auto_generated|                                                                                                ; 222 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div4|lpm_divide_8vl:auto_generated                                                                                                                                                                                                                                                                                                                                           ; lpm_divide_8vl                                   ; work         ;
;             |sign_div_unsign_anh:divider|                                                                                               ; 222 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div4|lpm_divide_8vl:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                                                                                                                                                                               ; sign_div_unsign_anh                              ; work         ;
;                |alt_u_div_uke:divider|                                                                                                  ; 222 (222)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div4|lpm_divide_8vl:auto_generated|sign_div_unsign_anh:divider|alt_u_div_uke:divider                                                                                                                                                                                                                                                                                         ; alt_u_div_uke                                    ; work         ;
;       |lpm_divide:Div5|                                                                                                                 ; 255 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div5                                                                                                                                                                                                                                                                                                                                                                         ; lpm_divide                                       ; work         ;
;          |lpm_divide_0ul:auto_generated|                                                                                                ; 255 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div5|lpm_divide_0ul:auto_generated                                                                                                                                                                                                                                                                                                                                           ; lpm_divide_0ul                                   ; work         ;
;             |sign_div_unsign_2mh:divider|                                                                                               ; 255 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div5|lpm_divide_0ul:auto_generated|sign_div_unsign_2mh:divider                                                                                                                                                                                                                                                                                                               ; sign_div_unsign_2mh                              ; work         ;
;                |alt_u_div_eie:divider|                                                                                                  ; 255 (255)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_divide:Div5|lpm_divide_0ul:auto_generated|sign_div_unsign_2mh:divider|alt_u_div_eie:divider                                                                                                                                                                                                                                                                                         ; alt_u_div_eie                                    ; work         ;
;       |lpm_mult:Mult3|                                                                                                                  ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                         ; work         ;
;          |multcore:mult_core|                                                                                                           ; 28 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                       ; multcore                                         ; work         ;
;             |mpar_add:padder|                                                                                                           ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                       ; mpar_add                                         ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                  ; lpm_add_sub                                      ; work         ;
;                   |add_sub_brg:auto_generated|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                                                                                                                                                                                                                                                                                       ; add_sub_brg                                      ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                  ; mpar_add                                         ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                      |add_sub_frg:auto_generated|                                                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_frg:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_frg                                      ; work         ;
;       |lpm_mult:Mult4|                                                                                                                  ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                         ; work         ;
;          |multcore:mult_core|                                                                                                           ; 33 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                       ; multcore                                         ; work         ;
;             |mpar_add:padder|                                                                                                           ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                       ; mpar_add                                         ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                  ; lpm_add_sub                                      ; work         ;
;                   |add_sub_brg:auto_generated|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                                                                                                                                                                                                                                                                                       ; add_sub_brg                                      ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                  ; mpar_add                                         ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                      |add_sub_frg:auto_generated|                                                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_frg:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_frg                                      ; work         ;
;       |lpm_mult:Mult5|                                                                                                                  ; 27 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                         ; work         ;
;          |multcore:mult_core|                                                                                                           ; 27 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                       ; multcore                                         ; work         ;
;             |mpar_add:padder|                                                                                                           ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                       ; mpar_add                                         ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                  ; lpm_add_sub                                      ; work         ;
;                   |add_sub_brg:auto_generated|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                                                                                                                                                                                                                                                                                       ; add_sub_brg                                      ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                  ; mpar_add                                         ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                      |add_sub_frg:auto_generated|                                                                                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_frg:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_frg                                      ; work         ;
;       |lpm_mult:Mult6|                                                                                                                  ; 40 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult6                                                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                         ; work         ;
;          |multcore:mult_core|                                                                                                           ; 40 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult6|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                       ; multcore                                         ; work         ;
;             |mpar_add:padder|                                                                                                           ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                       ; mpar_add                                         ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                  ; lpm_add_sub                                      ; work         ;
;                   |add_sub_crg:auto_generated|                                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_crg:auto_generated                                                                                                                                                                                                                                                                                       ; add_sub_crg                                      ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                  ; mpar_add                                         ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                      |add_sub_grg:auto_generated|                                                                                       ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_grg:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_grg                                      ; work         ;
;       |lpm_mult:Mult7|                                                                                                                  ; 36 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult7                                                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                         ; work         ;
;          |multcore:mult_core|                                                                                                           ; 36 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult7|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                       ; multcore                                         ; work         ;
;             |mpar_add:padder|                                                                                                           ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                       ; mpar_add                                         ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                  ; lpm_add_sub                                      ; work         ;
;                   |add_sub_crg:auto_generated|                                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_crg:auto_generated                                                                                                                                                                                                                                                                                       ; add_sub_crg                                      ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                  ; mpar_add                                         ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                      |add_sub_grg:auto_generated|                                                                                       ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_grg:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_grg                                      ; work         ;
;       |lpm_mult:Mult8|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult8                                                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                         ; work         ;
;          |mult_6qs:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|lpm_mult:Mult8|mult_6qs:auto_generated                                                                                                                                                                                                                                                                                                                                                  ; mult_6qs                                         ; work         ;
;       |professor_palette:professor_palette|                                                                                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|professor_palette:professor_palette                                                                                                                                                                                                                                                                                                                                                     ; professor_palette                                ; work         ;
;       |professor_rom:professor_rom|                                                                                                     ; 189 (189)           ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|professor_rom:professor_rom                                                                                                                                                                                                                                                                                                                                                             ; professor_rom                                    ; work         ;
;       |sword_down_1_palette:sword_down_1_palette|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_down_1_palette:sword_down_1_palette                                                                                                                                                                                                                                                                                                                                               ; sword_down_1_palette                             ; work         ;
;       |sword_down_1_rom:sword_down_1_rom|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_down_1_rom:sword_down_1_rom                                                                                                                                                                                                                                                                                                                                                       ; sword_down_1_rom                                 ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_down_1_rom:sword_down_1_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;             |altsyncram_bn51:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_down_1_rom:sword_down_1_rom|altsyncram:memory_rtl_0|altsyncram_bn51:auto_generated                                                                                                                                                                                                                                                                                                ; altsyncram_bn51                                  ; work         ;
;       |sword_down_2_rom:sword_down_2_rom|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_down_2_rom:sword_down_2_rom                                                                                                                                                                                                                                                                                                                                                       ; sword_down_2_rom                                 ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_down_2_rom:sword_down_2_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;             |altsyncram_dn51:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_down_2_rom:sword_down_2_rom|altsyncram:memory_rtl_0|altsyncram_dn51:auto_generated                                                                                                                                                                                                                                                                                                ; altsyncram_dn51                                  ; work         ;
;       |sword_down_3_palette:sword_down_3_palette|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_down_3_palette:sword_down_3_palette                                                                                                                                                                                                                                                                                                                                               ; sword_down_3_palette                             ; work         ;
;       |sword_down_3_rom:sword_down_3_rom|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_down_3_rom:sword_down_3_rom                                                                                                                                                                                                                                                                                                                                                       ; sword_down_3_rom                                 ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_down_3_rom:sword_down_3_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;             |altsyncram_fn51:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_down_3_rom:sword_down_3_rom|altsyncram:memory_rtl_0|altsyncram_fn51:auto_generated                                                                                                                                                                                                                                                                                                ; altsyncram_fn51                                  ; work         ;
;       |sword_down_4_palette:sword_down_4_palette|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_down_4_palette:sword_down_4_palette                                                                                                                                                                                                                                                                                                                                               ; sword_down_4_palette                             ; work         ;
;       |sword_down_4_rom:sword_down_4_rom|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_down_4_rom:sword_down_4_rom                                                                                                                                                                                                                                                                                                                                                       ; sword_down_4_rom                                 ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_down_4_rom:sword_down_4_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;             |altsyncram_hn51:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_down_4_rom:sword_down_4_rom|altsyncram:memory_rtl_0|altsyncram_hn51:auto_generated                                                                                                                                                                                                                                                                                                ; altsyncram_hn51                                  ; work         ;
;       |sword_left_1_palette:sword_left_1_palette|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_1_palette:sword_left_1_palette                                                                                                                                                                                                                                                                                                                                               ; sword_left_1_palette                             ; work         ;
;       |sword_left_1_rom:sword_left_1_rom|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_1_rom:sword_left_1_rom                                                                                                                                                                                                                                                                                                                                                       ; sword_left_1_rom                                 ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_1_rom:sword_left_1_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;             |altsyncram_hm51:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_1_rom:sword_left_1_rom|altsyncram:memory_rtl_0|altsyncram_hm51:auto_generated                                                                                                                                                                                                                                                                                                ; altsyncram_hm51                                  ; work         ;
;       |sword_left_2_palette:sword_left_2_palette|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_2_palette:sword_left_2_palette                                                                                                                                                                                                                                                                                                                                               ; sword_left_2_palette                             ; work         ;
;       |sword_left_2_rom:sword_left_2_rom|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_2_rom:sword_left_2_rom                                                                                                                                                                                                                                                                                                                                                       ; sword_left_2_rom                                 ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_2_rom:sword_left_2_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;             |altsyncram_jm51:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_2_rom:sword_left_2_rom|altsyncram:memory_rtl_0|altsyncram_jm51:auto_generated                                                                                                                                                                                                                                                                                                ; altsyncram_jm51                                  ; work         ;
;       |sword_left_3_palette:sword_left_3_palette|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_3_palette:sword_left_3_palette                                                                                                                                                                                                                                                                                                                                               ; sword_left_3_palette                             ; work         ;
;       |sword_left_3_rom:sword_left_3_rom|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_3_rom:sword_left_3_rom                                                                                                                                                                                                                                                                                                                                                       ; sword_left_3_rom                                 ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_3_rom:sword_left_3_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;             |altsyncram_lm51:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_3_rom:sword_left_3_rom|altsyncram:memory_rtl_0|altsyncram_lm51:auto_generated                                                                                                                                                                                                                                                                                                ; altsyncram_lm51                                  ; work         ;
;       |sword_left_4_palette:sword_left_4_palette|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_4_palette:sword_left_4_palette                                                                                                                                                                                                                                                                                                                                               ; sword_left_4_palette                             ; work         ;
;       |sword_left_4_rom:sword_left_4_rom|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_4_rom:sword_left_4_rom                                                                                                                                                                                                                                                                                                                                                       ; sword_left_4_rom                                 ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_4_rom:sword_left_4_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;             |altsyncram_nm51:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_left_4_rom:sword_left_4_rom|altsyncram:memory_rtl_0|altsyncram_nm51:auto_generated                                                                                                                                                                                                                                                                                                ; altsyncram_nm51                                  ; work         ;
;       |sword_right_1_palette:sword_right_1_palette|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_right_1_palette:sword_right_1_palette                                                                                                                                                                                                                                                                                                                                             ; sword_right_1_palette                            ; work         ;
;       |sword_right_1_rom:sword_right_1_rom|                                                                                             ; 181 (181)           ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_right_1_rom:sword_right_1_rom                                                                                                                                                                                                                                                                                                                                                     ; sword_right_1_rom                                ; work         ;
;       |sword_right_2_palette:sword_right_2_palette|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_right_2_palette:sword_right_2_palette                                                                                                                                                                                                                                                                                                                                             ; sword_right_2_palette                            ; work         ;
;       |sword_right_2_rom:sword_right_2_rom|                                                                                             ; 171 (171)           ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_right_2_rom:sword_right_2_rom                                                                                                                                                                                                                                                                                                                                                     ; sword_right_2_rom                                ; work         ;
;       |sword_right_3_palette:sword_right_3_palette|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_right_3_palette:sword_right_3_palette                                                                                                                                                                                                                                                                                                                                             ; sword_right_3_palette                            ; work         ;
;       |sword_right_3_rom:sword_right_3_rom|                                                                                             ; 178 (178)           ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_right_3_rom:sword_right_3_rom                                                                                                                                                                                                                                                                                                                                                     ; sword_right_3_rom                                ; work         ;
;       |sword_right_4_palette:sword_right_4_palette|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_right_4_palette:sword_right_4_palette                                                                                                                                                                                                                                                                                                                                             ; sword_right_4_palette                            ; work         ;
;       |sword_right_4_rom:sword_right_4_rom|                                                                                             ; 167 (167)           ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_right_4_rom:sword_right_4_rom                                                                                                                                                                                                                                                                                                                                                     ; sword_right_4_rom                                ; work         ;
;       |sword_up_1_palette:sword_up_1_palette|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_up_1_palette:sword_up_1_palette                                                                                                                                                                                                                                                                                                                                                   ; sword_up_1_palette                               ; work         ;
;       |sword_up_1_rom:sword_up_1_rom|                                                                                                   ; 216 (216)           ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_up_1_rom:sword_up_1_rom                                                                                                                                                                                                                                                                                                                                                           ; sword_up_1_rom                                   ; work         ;
;       |sword_up_2_palette:sword_up_2_palette|                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_up_2_palette:sword_up_2_palette                                                                                                                                                                                                                                                                                                                                                   ; sword_up_2_palette                               ; work         ;
;       |sword_up_2_rom:sword_up_2_rom|                                                                                                   ; 176 (176)           ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_up_2_rom:sword_up_2_rom                                                                                                                                                                                                                                                                                                                                                           ; sword_up_2_rom                                   ; work         ;
;       |sword_up_3_rom:sword_up_3_rom|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_up_3_rom:sword_up_3_rom                                                                                                                                                                                                                                                                                                                                                           ; sword_up_3_rom                                   ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_up_3_rom:sword_up_3_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                       ; work         ;
;             |altsyncram_9a51:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_up_3_rom:sword_up_3_rom|altsyncram:memory_rtl_0|altsyncram_9a51:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_9a51                                  ; work         ;
;       |sword_up_4_rom:sword_up_4_rom|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_up_4_rom:sword_up_4_rom                                                                                                                                                                                                                                                                                                                                                           ; sword_up_4_rom                                   ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_up_4_rom:sword_up_4_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                       ; work         ;
;             |altsyncram_ba51:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|sword_up_4_rom:sword_up_4_rom|altsyncram:memory_rtl_0|altsyncram_ba51:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_ba51                                  ; work         ;
;       |title_palette:title_palette|                                                                                                     ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|title_palette:title_palette                                                                                                                                                                                                                                                                                                                                                             ; title_palette                                    ; work         ;
;       |title_rom:title_rom|                                                                                                             ; 18 (0)              ; 3 (0)                     ; 200000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|title_rom:title_rom                                                                                                                                                                                                                                                                                                                                                                     ; title_rom                                        ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 18 (0)              ; 3 (0)                     ; 200000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|title_rom:title_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                       ; work         ;
;             |altsyncram_od41:auto_generated|                                                                                            ; 18 (0)              ; 3 (3)                     ; 200000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|title_rom:title_rom|altsyncram:memory_rtl_0|altsyncram_od41:auto_generated                                                                                                                                                                                                                                                                                                              ; altsyncram_od41                                  ; work         ;
;                |mux_r1b:mux2|                                                                                                           ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|title_rom:title_rom|altsyncram:memory_rtl_0|altsyncram_od41:auto_generated|mux_r1b:mux2                                                                                                                                                                                                                                                                                                 ; mux_r1b                                          ; work         ;
;       |up1_palette:up1_palette|                                                                                                         ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|up1_palette:up1_palette                                                                                                                                                                                                                                                                                                                                                                 ; up1_palette                                      ; work         ;
;       |up1_rom:up1_rom|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|up1_rom:up1_rom                                                                                                                                                                                                                                                                                                                                                                         ; up1_rom                                          ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|up1_rom:up1_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                       ; work         ;
;             |altsyncram_cr31:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|zelda_example:zelda|up1_rom:up1_rom|altsyncram:memory_rtl_0|altsyncram_cr31:auto_generated                                                                                                                                                                                                                                                                                                                  ; altsyncram_cr31                                  ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                    ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                    ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                    ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                    ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                    ;
; zelda_example:zelda|Done_rom:Done_rom|altsyncram:memory_rtl_0|altsyncram_6641:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                               ; AUTO ; ROM              ; 90000        ; 5            ; --           ; --           ; 450000 ; ./Done/Done.mif                         ;
; zelda_example:zelda|background_2_rom:background_2_rom0|altsyncram:memory_rtl_0|altsyncram_mm51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 40000        ; 5            ; --           ; --           ; 200000 ; ./background_2/background_2.mif         ;
; zelda_example:zelda|enemy_4_rom:enemy_4_rom|altsyncram:memory_rtl_0|altsyncram_2l41:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                         ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; ./enemy_4/enemy_4.mif                   ;
; zelda_example:zelda|final_background_rom:final_background_rom|altsyncram:memory_rtl_0|altsyncram_6k61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 40000        ; 5            ; --           ; --           ; 200000 ; ./Final_background/Final_background.mif ;
; zelda_example:zelda|final_down1_rom:down1_rom|altsyncram:memory_rtl_0|altsyncram_4f51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; ./final_down1/final_down1.mif           ;
; zelda_example:zelda|sword_down_1_rom:sword_down_1_rom|altsyncram:memory_rtl_0|altsyncram_bn51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                               ; AUTO ; ROM              ; 1024         ; 3            ; --           ; --           ; 3072   ; ./sword_down_1/sword_down_1.mif         ;
; zelda_example:zelda|sword_down_2_rom:sword_down_2_rom|altsyncram:memory_rtl_0|altsyncram_dn51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                               ; AUTO ; ROM              ; 1024         ; 3            ; --           ; --           ; 3072   ; ./sword_down_2/sword_down_2.mif         ;
; zelda_example:zelda|sword_down_3_rom:sword_down_3_rom|altsyncram:memory_rtl_0|altsyncram_fn51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                               ; AUTO ; ROM              ; 1024         ; 3            ; --           ; --           ; 3072   ; ./sword_down_3/sword_down_3.mif         ;
; zelda_example:zelda|sword_down_4_rom:sword_down_4_rom|altsyncram:memory_rtl_0|altsyncram_hn51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                               ; AUTO ; ROM              ; 1024         ; 3            ; --           ; --           ; 3072   ; ./sword_down_4/sword_down_4.mif         ;
; zelda_example:zelda|sword_left_1_rom:sword_left_1_rom|altsyncram:memory_rtl_0|altsyncram_hm51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                               ; AUTO ; ROM              ; 1024         ; 3            ; --           ; --           ; 3072   ; ./sword_left_1/sword_left_1.mif         ;
; zelda_example:zelda|sword_left_2_rom:sword_left_2_rom|altsyncram:memory_rtl_0|altsyncram_jm51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                               ; AUTO ; ROM              ; 1024         ; 3            ; --           ; --           ; 3072   ; ./sword_left_2/sword_left_2.mif         ;
; zelda_example:zelda|sword_left_3_rom:sword_left_3_rom|altsyncram:memory_rtl_0|altsyncram_lm51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                               ; AUTO ; ROM              ; 1024         ; 3            ; --           ; --           ; 3072   ; ./sword_left_3/sword_left_3.mif         ;
; zelda_example:zelda|sword_left_4_rom:sword_left_4_rom|altsyncram:memory_rtl_0|altsyncram_nm51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                               ; AUTO ; ROM              ; 1024         ; 3            ; --           ; --           ; 3072   ; ./sword_left_4/sword_left_4.mif         ;
; zelda_example:zelda|sword_up_3_rom:sword_up_3_rom|altsyncram:memory_rtl_0|altsyncram_9a51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; ROM              ; 1024         ; 3            ; --           ; --           ; 3072   ; ./sword_up_3/sword_up_3.mif             ;
; zelda_example:zelda|sword_up_4_rom:sword_up_4_rom|altsyncram:memory_rtl_0|altsyncram_ba51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; ROM              ; 1024         ; 3            ; --           ; --           ; 3072   ; ./sword_up_4/sword_up_4.mif             ;
; zelda_example:zelda|title_rom:title_rom|altsyncram:memory_rtl_0|altsyncram_od41:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                             ; AUTO ; ROM              ; 40000        ; 5            ; --           ; --           ; 200000 ; ./title/title.mif                       ;
; zelda_example:zelda|up1_rom:up1_rom|altsyncram:memory_rtl_0|altsyncram_cr31:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; ./up1/up1.mif                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0                                                                                                                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                  ; lab62soc.qsys   ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_irq_mapper:irq_mapper                                                                                                                                                                                                                          ; lab62soc.qsys   ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                        ; lab62soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_key:key                                                                                                                                                                                                                                        ; lab62soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_keycode:keycode                                                                                                                                                                                                                                ; lab62soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_leds_pio:leds_pio                                                                                                                                                                                                                              ; lab62soc.qsys   ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                            ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                                     ; lab62soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                                    ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                 ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                       ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                       ; lab62soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                       ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                          ; lab62soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                     ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                              ; lab62soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                    ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                     ; lab62soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                 ; lab62soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                            ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                       ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                ; lab62soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                      ; lab62soc.qsys   ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                  ; lab62soc.qsys   ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                        ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                               ; lab62soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                          ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                     ; lab62soc.qsys   ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                 ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router:router                                                                                                                                                                   ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router:router_001                                                                                                                                                               ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_002                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_003                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_004                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_005                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_006:router_006                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_007                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_008                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_009                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_010                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_011                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_012                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_013                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_014                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_015                                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                 ; lab62soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                             ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                        ; lab62soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                   ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                              ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                   ; lab62soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                            ; lab62soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                              ; lab62soc.qsys   ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                     ; lab62soc.qsys   ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                     ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                         ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                     ; lab62soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                           ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                 ; lab62soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                            ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                       ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                 ; lab62soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                            ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                       ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                 ; lab62soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                            ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                       ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                 ; lab62soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                            ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                       ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                 ; lab62soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                            ; lab62soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                       ; lab62soc.qsys   ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                      ; lab62soc.qsys   ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                        ; lab62soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                  ; lab62soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                              ; lab62soc.qsys   ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_sdram:sdram                                                                                                                                                                                                                                    ; lab62soc.qsys   ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_sdram_pll:sdram_pll                                                                                                                                                                                                                            ; lab62soc.qsys   ;
; Altera ; altera_avalon_spi                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_spi_0:spi_0                                                                                                                                                                                                                                    ; lab62soc.qsys   ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                      ; lab62soc.qsys   ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_timer_0:timer_0                                                                                                                                                                                                                                ; lab62soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_usb_gpx:usb_gpx                                                                                                                                                                                                                                ; lab62soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_usb_gpx:usb_irq                                                                                                                                                                                                                                ; lab62soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62soc:u0|lab62soc_usb_rst:usb_rst                                                                                                                                                                                                                                ; lab62soc.qsys   ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------+
; State Machine - |lab62|ISDU:dead0|State ;
+------------+----------------------------+
; Name       ; State.S_02                 ;
+------------+----------------------------+
; State.S_01 ; 0                          ;
; State.S_02 ; 1                          ;
+------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab62|zelda_example:zelda|next_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+-------------------------+-----------------------+-----------------------+-----------------------+------------------------+----------------------+----------------------+-----------------------+------------------------+----------------------+----------------------+---------------------+----------------------+--------------------+--------------------+---------------------------+----------------------------+-------------------------+---------------------------+-----------------------+
; Name                       ; next_state.sword_left8 ; next_state.sword_left7 ; next_state.sword_left6 ; next_state.sword_left5 ; next_state.sword_left4 ; next_state.sword_left3 ; next_state.sword_left2 ; next_state.sword_left1 ; next_state.sword_down8 ; next_state.sword_down7 ; next_state.sword_down6 ; next_state.sword_down5 ; next_state.sword_down4 ; next_state.sword_down3 ; next_state.sword_down2 ; next_state.sword_down1 ; next_state.sword_up8 ; next_state.sword_up7 ; next_state.sword_up6 ; next_state.sword_up5 ; next_state.sword_up4 ; next_state.sword_up3 ; next_state.sword_up2 ; next_state.sword_up1 ; next_state.sword_right8 ; next_state.sword_right7 ; next_state.sword_right6 ; next_state.sword_right5 ; next_state.sword_right4 ; next_state.sword_right3 ; next_state.sword_right2 ; next_state.sword_right1 ; next_state.s_rightfour ; next_state.s_rightthree ; next_state.s_righttwo ; next_state.s_rightone ; next_state.s_leftfour ; next_state.s_leftthree ; next_state.s_lefttwo ; next_state.s_leftone ; next_state.s_downfour ; next_state.s_downthree ; next_state.s_downtwo ; next_state.s_downone ; next_state.s_upfour ; next_state.s_upthree ; next_state.s_uptwo ; next_state.s_upone ; next_state.not_movingleft ; next_state.not_movingright ; next_state.not_movingup ; next_state.not_movingdown ; next_state.not_moving ;
+----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+-------------------------+-----------------------+-----------------------+-----------------------+------------------------+----------------------+----------------------+-----------------------+------------------------+----------------------+----------------------+---------------------+----------------------+--------------------+--------------------+---------------------------+----------------------------+-------------------------+---------------------------+-----------------------+
; next_state.not_moving      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 0                     ;
; next_state.not_movingdown  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 1                         ; 1                     ;
; next_state.not_movingup    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 1                       ; 0                         ; 1                     ;
; next_state.not_movingright ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 1                          ; 0                       ; 0                         ; 1                     ;
; next_state.not_movingleft  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 1                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_upone         ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 1                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_uptwo         ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 1                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_upthree       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 1                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_upfour        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 1                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_downone       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 1                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_downtwo       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 1                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_downthree     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 1                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_downfour      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 1                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_leftone       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 1                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_lefttwo       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 1                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_leftthree     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 1                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_leftfour      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 1                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_rightone      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 1                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_righttwo      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 1                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_rightthree    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 1                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.s_rightfour     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_right1    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_right2    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_right3    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_right4    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_right5    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_right6    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_right7    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_right8    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_up1       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_up2       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_up3       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_up4       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_up5       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_up6       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_up7       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_up8       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_down1     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_down2     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_down3     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_down4     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_down5     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_down6     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_down7     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_down8     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_left1     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_left2     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_left3     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_left4     ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_left5     ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_left6     ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_left7     ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
; next_state.sword_left8     ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                       ; 0                     ; 0                     ; 0                     ; 0                      ; 0                    ; 0                    ; 0                     ; 0                      ; 0                    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                  ; 0                         ; 0                          ; 0                       ; 0                         ; 1                     ;
+----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+-------------------------+-----------------------+-----------------------+-----------------------+------------------------+----------------------+----------------------+-----------------------+------------------------+----------------------+----------------------+---------------------+----------------------+--------------------+--------------------+---------------------------+----------------------------+-------------------------+---------------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab62|zelda_example:zelda|Next_state                                                                 ;
+----------------------+----------------------+------------------+-----------------+------------------+-----------------+
; Name                 ; Next_state.Game_Over ; Next_state.Right ; Next_state.Menu ; Next_state.Start ; Next_state.Main ;
+----------------------+----------------------+------------------+-----------------+------------------+-----------------+
; Next_state.Start     ; 0                    ; 0                ; 0               ; 0                ; 0               ;
; Next_state.Main      ; 0                    ; 0                ; 0               ; 1                ; 1               ;
; Next_state.Menu      ; 0                    ; 0                ; 1               ; 1                ; 0               ;
; Next_state.Right     ; 0                    ; 1                ; 0               ; 1                ; 0               ;
; Next_state.Game_Over ; 1                    ; 0                ; 0               ; 1                ; 0               ;
+----------------------+----------------------+------------------+-----------------+------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |lab62|zelda_example:zelda|State                                        ;
+-----------------+-----------------+-------------+------------+-------------+------------+
; Name            ; State.Game_Over ; State.Right ; State.Menu ; State.Start ; State.Main ;
+-----------------+-----------------+-------------+------------+-------------+------------+
; State.Start     ; 0               ; 0           ; 0          ; 0           ; 0          ;
; State.Main      ; 0               ; 0           ; 0          ; 1           ; 1          ;
; State.Menu      ; 0               ; 0           ; 1          ; 1           ; 0          ;
; State.Right     ; 0               ; 1           ; 0          ; 1           ; 0          ;
; State.Game_Over ; 1               ; 0           ; 0          ; 1           ; 0          ;
+-----------------+-----------------+-------------+------------+-------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab62|zelda_example:zelda|cur_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+------------------------+----------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+---------------------+--------------------+---------------------+-------------------+-------------------+--------------------------+---------------------------+------------------------+--------------------------+----------------------+
; Name                      ; cur_state.sword_left8 ; cur_state.sword_left7 ; cur_state.sword_left6 ; cur_state.sword_left5 ; cur_state.sword_left4 ; cur_state.sword_left3 ; cur_state.sword_left2 ; cur_state.sword_left1 ; cur_state.sword_down8 ; cur_state.sword_down7 ; cur_state.sword_down6 ; cur_state.sword_down5 ; cur_state.sword_down4 ; cur_state.sword_down3 ; cur_state.sword_down2 ; cur_state.sword_down1 ; cur_state.sword_up8 ; cur_state.sword_up7 ; cur_state.sword_up6 ; cur_state.sword_up5 ; cur_state.sword_up4 ; cur_state.sword_up3 ; cur_state.sword_up2 ; cur_state.sword_up1 ; cur_state.sword_right8 ; cur_state.sword_right7 ; cur_state.sword_right6 ; cur_state.sword_right5 ; cur_state.sword_right4 ; cur_state.sword_right3 ; cur_state.sword_right2 ; cur_state.sword_right1 ; cur_state.s_rightfour ; cur_state.s_rightthree ; cur_state.s_righttwo ; cur_state.s_rightone ; cur_state.s_leftfour ; cur_state.s_leftthree ; cur_state.s_lefttwo ; cur_state.s_leftone ; cur_state.s_downfour ; cur_state.s_downthree ; cur_state.s_downtwo ; cur_state.s_downone ; cur_state.s_upfour ; cur_state.s_upthree ; cur_state.s_uptwo ; cur_state.s_upone ; cur_state.not_movingleft ; cur_state.not_movingright ; cur_state.not_movingup ; cur_state.not_movingdown ; cur_state.not_moving ;
+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+------------------------+----------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+---------------------+--------------------+---------------------+-------------------+-------------------+--------------------------+---------------------------+------------------------+--------------------------+----------------------+
; cur_state.not_moving      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 0                    ;
; cur_state.not_movingdown  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 1                        ; 1                    ;
; cur_state.not_movingup    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 1                      ; 0                        ; 1                    ;
; cur_state.not_movingright ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 1                         ; 0                      ; 0                        ; 1                    ;
; cur_state.not_movingleft  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 1                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_upone         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 1                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_uptwo         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 1                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_upthree       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 1                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_upfour        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 1                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_downone       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 1                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_downtwo       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_downthree     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 1                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_downfour      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_leftone       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_lefttwo       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_leftthree     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_leftfour      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_rightone      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_righttwo      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 1                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_rightthree    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 1                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.s_rightfour     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_right1    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_right2    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_right3    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_right4    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_right5    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_right6    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_right7    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_right8    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_up1       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_up2       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_up3       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_up4       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_up5       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_up6       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_up7       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_up8       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_down1     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_down2     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_down3     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_down4     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_down5     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_down6     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_down7     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_down8     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_left1     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_left2     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_left3     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_left4     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_left5     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_left6     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_left7     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
; cur_state.sword_left8     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ; 0                   ; 0                  ; 0                   ; 0                 ; 0                 ; 0                        ; 0                         ; 0                      ; 0                        ; 1                    ;
+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+------------------------+----------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+---------------------+--------------------+---------------------+-------------------+-------------------+--------------------------+---------------------------+------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |lab62|sprite:sprite0|position_flag                                       ;
+----------------------+----------------------+----------------------+----------------------+
; Name                 ; position_flag.000010 ; position_flag.000000 ; position_flag.000011 ;
+----------------------+----------------------+----------------------+----------------------+
; position_flag.000000 ; 0                    ; 0                    ; 0                    ;
; position_flag.000010 ; 1                    ; 1                    ; 0                    ;
; position_flag.000011 ; 0                    ; 1                    ; 1                    ;
+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |lab62|lab62soc:u0|lab62soc_sdram:sdram|m_next                               ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab62|lab62soc:u0|lab62soc_sdram:sdram|m_state                                                                                                                                       ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |lab62|lab62soc:u0|lab62soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |lab62|lab62soc:u0|lab62soc_sdram:sdram|i_state                                 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 62                                                                                                                                                                                                                                                                                                                                                                           ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enemy4_ball:enemy5|enemy_X_Motion[0..9]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; enemy3_ball:enemy2|enemy_X_Motion[0..9]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; enemy2_ball:enemy1|enemy_X_Motion[0..9]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; sprite:sprite0|color_main[4..32]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; sprite:sprite0|color_main[3]                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; sprite:sprite0|color_main[2]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; sprite:sprite0|color_main[1]                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_013|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_012|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,3,4,7..11,14,17,19,22..25,27,28,31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,4..31]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,4..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                           ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                           ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                           ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                           ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ;
; zelda_example:zelda|second_map_flag[2,8,10,13,14,16,17,30]                                                                                                                                                                                                                                                                                                  ; Merged with zelda_example:zelda|first_map_flag[32]                                                                                                                                                                                                                                                                                                                      ;
; zelda_example:zelda|first_map_flag[21..28,30]                                                                                                                                                                                                                                                                                                               ; Merged with zelda_example:zelda|first_map_flag[32]                                                                                                                                                                                                                                                                                                                      ;
; zelda_example:zelda|second_map_flag[7]                                                                                                                                                                                                                                                                                                                      ; Merged with zelda_example:zelda|first_map_flag[32]                                                                                                                                                                                                                                                                                                                      ;
; zelda_example:zelda|first_map_flag[19,20,31]                                                                                                                                                                                                                                                                                                                ; Merged with zelda_example:zelda|first_map_flag[32]                                                                                                                                                                                                                                                                                                                      ;
; zelda_example:zelda|second_map_flag[9]                                                                                                                                                                                                                                                                                                                      ; Merged with zelda_example:zelda|first_map_flag[32]                                                                                                                                                                                                                                                                                                                      ;
; zelda_example:zelda|first_map_flag[11,13..18,29]                                                                                                                                                                                                                                                                                                            ; Merged with zelda_example:zelda|first_map_flag[32]                                                                                                                                                                                                                                                                                                                      ;
; zelda_example:zelda|second_map_flag[5]                                                                                                                                                                                                                                                                                                                      ; Merged with zelda_example:zelda|first_map_flag[32]                                                                                                                                                                                                                                                                                                                      ;
; zelda_example:zelda|first_map_flag[6..10]                                                                                                                                                                                                                                                                                                                   ; Merged with zelda_example:zelda|first_map_flag[32]                                                                                                                                                                                                                                                                                                                      ;
; zelda_example:zelda|second_map_flag[12]                                                                                                                                                                                                                                                                                                                     ; Merged with zelda_example:zelda|first_map_flag[32]                                                                                                                                                                                                                                                                                                                      ;
; zelda_example:zelda|first_map_flag[2..5]                                                                                                                                                                                                                                                                                                                    ; Merged with zelda_example:zelda|first_map_flag[32]                                                                                                                                                                                                                                                                                                                      ;
; zelda_example:zelda|second_map_flag[3,6,31,32]                                                                                                                                                                                                                                                                                                              ; Merged with zelda_example:zelda|first_map_flag[32]                                                                                                                                                                                                                                                                                                                      ;
; zelda_example:zelda|first_map_flag[12]                                                                                                                                                                                                                                                                                                                      ; Merged with zelda_example:zelda|first_map_flag[32]                                                                                                                                                                                                                                                                                                                      ;
; zelda_example:zelda|second_map_flag[4,11,15,18..29]                                                                                                                                                                                                                                                                                                         ; Merged with zelda_example:zelda|first_map_flag[32]                                                                                                                                                                                                                                                                                                                      ;
; zelda_example:zelda|second_map_flag[0]                                                                                                                                                                                                                                                                                                                      ; Merged with zelda_example:zelda|first_map_flag[0]                                                                                                                                                                                                                                                                                                                       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                               ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                               ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                        ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                        ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                        ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                        ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                       ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                       ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                       ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                       ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                      ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                      ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2,5,6,12,13,15,16,18,20,21,26,29]                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                 ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                       ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                  ; Merged with lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                        ; Merged with lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                      ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                      ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                      ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                      ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                      ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                       ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                       ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                       ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                       ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                       ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                  ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                        ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                        ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                        ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                        ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                        ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                             ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; enemy4_ball:enemy5|enemy_X_Pos[6]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; enemy4_ball:enemy5|enemy_X_Pos[2,3,5]                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; enemy4_ball:enemy5|enemy_X_Pos[0,1]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; enemy3_ball:enemy2|enemy_X_Pos[2..5,7]                                                                                                                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; enemy3_ball:enemy2|enemy_X_Pos[0]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; enemy2_ball:enemy1|enemy_X_Pos[6,8]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; enemy2_ball:enemy1|enemy_X_Pos[2..5]                                                                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; enemy2_ball:enemy1|enemy_X_Pos[0,1]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; zelda_example:zelda|first_map_flag[32]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; zelda_example:zelda|first_map_flag[0]                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; sprite:sprite0|sprite_Y_Motion[0]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; sprite:sprite0|sprite_X_Motion[0]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; sprite:sprite0|link_position_1[0]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; sprite:sprite0|link_position_Y[0]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; sprite:sprite0|link_position[0]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; sprite:sprite0|link_position_Y_1[0]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; sprite:sprite0|sprite_Y_Pos[0]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; sprite:sprite0|sprite_X_Pos[0]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                           ; Merged with lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; ISDU:dead0|State~3                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; ISDU:dead0|State~4                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; ISDU:dead0|State~5                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; ISDU:dead0|State~6                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|next_state~2                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|next_state~3                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|next_state~4                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|next_state~5                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|next_state~6                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|next_state~7                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|next_state~8                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|Next_state~8                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|Next_state~9                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|Next_state~10                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|Next_state~11                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|State~5                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|State~6                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|State~7                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|State~8                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|cur_state~110                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|cur_state~111                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|cur_state~112                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|cur_state~113                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|cur_state~114                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|cur_state~115                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; zelda_example:zelda|cur_state~116                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; sprite:sprite0|position_flag~7                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; sprite:sprite0|position_flag~8                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; sprite:sprite0|position_flag~9                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; sprite:sprite0|position_flag~10                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; sprite:sprite0|position_flag.000000                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; sprite:sprite0|position_flag.000010                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; sprite:sprite0|link_position_1[10..32]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; sprite:sprite0|link_position[10..32]                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; sprite:sprite0|link_position_Y_1[10..32]                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; sprite:sprite0|link_position_Y[10..32]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 1660                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                             ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                           ;
; enemy2_ball:enemy1|enemy_X_Motion[9]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; enemy2_ball:enemy1|enemy_X_Pos[8], enemy2_ball:enemy1|enemy_X_Pos[6],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; enemy2_ball:enemy1|enemy_X_Pos[5], enemy2_ball:enemy1|enemy_X_Pos[4],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; enemy2_ball:enemy1|enemy_X_Pos[3], enemy2_ball:enemy1|enemy_X_Pos[2],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; enemy2_ball:enemy1|enemy_X_Pos[1]                                                                                                                                                                                                                                                                                                                           ;
; enemy4_ball:enemy5|enemy_X_Motion[9]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; enemy4_ball:enemy5|enemy_X_Pos[6], enemy4_ball:enemy5|enemy_X_Pos[5],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; enemy4_ball:enemy5|enemy_X_Pos[3], enemy4_ball:enemy5|enemy_X_Pos[2],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; enemy4_ball:enemy5|enemy_X_Pos[1]                                                                                                                                                                                                                                                                                                                           ;
; enemy3_ball:enemy2|enemy_X_Motion[9]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; enemy3_ball:enemy2|enemy_X_Pos[7], enemy3_ball:enemy2|enemy_X_Pos[5],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; enemy3_ball:enemy2|enemy_X_Pos[4], enemy3_ball:enemy2|enemy_X_Pos[3],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; enemy3_ball:enemy2|enemy_X_Pos[2]                                                                                                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                       ; Lost Fanouts                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                           ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                              ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                      ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                     ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0]                                                                                                                                                                                                                                           ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                    ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                    ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                     ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                     ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                     ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                     ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                     ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                     ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                     ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                     ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                     ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[31]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[30]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[29]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[28]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[27]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[26]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[25]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[24]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[23]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[22]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[21]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[20]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[19]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[18]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[17]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[16]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[15]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[14]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[13]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[12]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[11]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[10]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[9]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[8]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[7]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[6]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[5]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[4]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[3]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[2]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_irq|readdata[1]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[3]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[2]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; sprite:sprite0|link_position_1[0]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; sprite:sprite0|sprite_X_Pos[0]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                   ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                      ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                 ; Stuck at VCC                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; sprite:sprite0|link_position_Y[0]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; sprite:sprite0|sprite_Y_Pos[0]                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2872  ;
; Number of registers using Synchronous Clear  ; 114   ;
; Number of registers using Synchronous Load   ; 261   ;
; Number of registers using Asynchronous Clear ; 2020  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1543  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; enemy_ball:enemy0|enemy_Y_Pos[5]                                                                                                                                                                                                                                  ; 61      ;
; enemy_ball:enemy0|enemy_Y_Pos[4]                                                                                                                                                                                                                                  ; 62      ;
; enemy_ball:enemy0|enemy_Y_Pos[1]                                                                                                                                                                                                                                  ; 41      ;
; enemy_ball:enemy0|enemy_X_Pos[1]                                                                                                                                                                                                                                  ; 22      ;
; enemy_ball:enemy0|enemy_X_Pos[2]                                                                                                                                                                                                                                  ; 26      ;
; enemy_ball:enemy0|enemy_X_Pos[3]                                                                                                                                                                                                                                  ; 33      ;
; enemy_ball:enemy0|enemy_X_Pos[4]                                                                                                                                                                                                                                  ; 33      ;
; enemy_ball:enemy0|enemy_X_Pos[6]                                                                                                                                                                                                                                  ; 32      ;
; enemy_ball:enemy0|enemy_X_Pos[8]                                                                                                                                                                                                                                  ; 32      ;
; enemy2_ball:enemy1|enemy_Y_Pos[2]                                                                                                                                                                                                                                 ; 49      ;
; enemy2_ball:enemy1|enemy_Y_Pos[4]                                                                                                                                                                                                                                 ; 61      ;
; enemy2_ball:enemy1|enemy_Y_Pos[5]                                                                                                                                                                                                                                 ; 59      ;
; enemy2_ball:enemy1|enemy_Y_Pos[7]                                                                                                                                                                                                                                 ; 60      ;
; enemy3_ball:enemy2|enemy_Y_Pos[1]                                                                                                                                                                                                                                 ; 35      ;
; enemy3_ball:enemy2|enemy_Y_Pos[0]                                                                                                                                                                                                                                 ; 7       ;
; enemy3_ball:enemy2|enemy_Y_Pos[6]                                                                                                                                                                                                                                 ; 60      ;
; enemy3_ball:enemy2|enemy_Y_Pos[7]                                                                                                                                                                                                                                 ; 60      ;
; enemy4_ball:enemy5|enemy_Y_Pos[1]                                                                                                                                                                                                                                 ; 35      ;
; enemy4_ball:enemy5|enemy_Y_Pos[0]                                                                                                                                                                                                                                 ; 7       ;
; enemy4_ball:enemy5|enemy_Y_Pos[6]                                                                                                                                                                                                                                 ; 60      ;
; enemy4_ball:enemy5|enemy_Y_Pos[7]                                                                                                                                                                                                                                 ; 60      ;
; lab62soc:u0|lab62soc_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                          ; 3       ;
; lab62soc:u0|lab62soc_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                          ; 3       ;
; lab62soc:u0|lab62soc_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                          ; 3       ;
; lab62soc:u0|lab62soc_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                          ; 3       ;
; lab62soc:u0|lab62soc_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                          ; 3       ;
; lab62soc:u0|lab62soc_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                          ; 3       ;
; lab62soc:u0|lab62soc_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                          ; 3       ;
; lab62soc:u0|lab62soc_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                         ; 3       ;
; lab62soc:u0|lab62soc_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                         ; 3       ;
; lab62soc:u0|lab62soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                         ; 1       ;
; lab62soc:u0|lab62soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                         ; 2       ;
; lab62soc:u0|lab62soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                         ; 2       ;
; lab62soc:u0|lab62soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                         ; 2       ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ; 52      ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                               ; 16      ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                             ; 4       ;
; enemy4_ball:enemy5|enemy_X_Pos[8]                                                                                                                                                                                                                                 ; 3       ;
; lab62soc:u0|lab62soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                       ; 11      ;
; lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                         ; 472     ;
; lab62soc:u0|lab62soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                         ; 2       ;
; lab62soc:u0|lab62soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                         ; 2       ;
; lab62soc:u0|lab62soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                         ; 2       ;
; lab62soc:u0|lab62soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                         ; 2       ;
; sprite:sprite0|sprite_X_Pos[6]                                                                                                                                                                                                                                    ; 52      ;
; sprite:sprite0|sprite_X_Pos[8]                                                                                                                                                                                                                                    ; 48      ;
; sprite:sprite0|sprite_Y_Pos[4]                                                                                                                                                                                                                                    ; 179     ;
; sprite:sprite0|sprite_Y_Pos[5]                                                                                                                                                                                                                                    ; 179     ;
; sprite:sprite0|sprite_Y_Pos[6]                                                                                                                                                                                                                                    ; 178     ;
; sprite:sprite0|sprite_Y_Pos[7]                                                                                                                                                                                                                                    ; 175     ;
; enemy3_ball:enemy2|enemy_X_Pos[1]                                                                                                                                                                                                                                 ; 22      ;
; enemy3_ball:enemy2|enemy_X_Pos[6]                                                                                                                                                                                                                                 ; 9       ;
; enemy3_ball:enemy2|enemy_X_Pos[8]                                                                                                                                                                                                                                 ; 8       ;
; lab62soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                            ; 1       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                       ; 6       ;
; lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; 1       ;
; lab62soc:u0|lab62soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                              ; 2       ;
; lab62soc:u0|lab62soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                              ; 2       ;
; lab62soc:u0|lab62soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                               ; 2       ;
; lab62soc:u0|lab62soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                               ; 2       ;
; lab62soc:u0|lab62soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                               ; 2       ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                    ; 11      ;
; lab62soc:u0|lab62soc_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                          ; 2       ;
; lab62soc:u0|lab62soc_spi_0:spi_0|stateZero                                                                                                                                                                                                                        ; 1       ;
; lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                         ; 1       ;
; lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                         ; 4       ;
; lab62soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                            ; 2       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                              ; 2       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                       ; 10      ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; 1       ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                ; 3       ;
; lab62soc:u0|lab62soc_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                  ; 1       ;
; lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; 1       ;
; lab62soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                            ; 1       ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; lab62soc:u0|lab62soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                               ; 2       ;
; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                        ; 3       ;
; lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; 1       ;
; lab62soc:u0|lab62soc_timer_0:timer_0|period_halfword_0_register[0]                                                                                                                                                                                                ; 2       ;
; lab62soc:u0|lab62soc_timer_0:timer_0|period_halfword_0_register[1]                                                                                                                                                                                                ; 2       ;
; lab62soc:u0|lab62soc_timer_0:timer_0|period_halfword_0_register[2]                                                                                                                                                                                                ; 2       ;
; lab62soc:u0|lab62soc_timer_0:timer_0|period_halfword_0_register[3]                                                                                                                                                                                                ; 2       ;
; lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                    ; 2       ;
; lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; 1       ;
; lab62soc:u0|lab62soc_timer_0:timer_0|period_halfword_0_register[14]                                                                                                                                                                                               ; 2       ;
; Total number of inverted registers = 108*                                                                                                                                                                                                                         ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                              ;
+-----------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; Register Name                                                         ; Megafunction                                                               ; Type ;
+-----------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; zelda_example:zelda|title_rom:title_rom|q[0..4]                       ; zelda_example:zelda|title_rom:title_rom|memory_rtl_0                       ; RAM  ;
; zelda_example:zelda|final_background_rom:final_background_rom|q[0..4] ; zelda_example:zelda|final_background_rom:final_background_rom|memory_rtl_0 ; RAM  ;
; zelda_example:zelda|background_2_rom:background_2_rom0|q[0..4]        ; zelda_example:zelda|background_2_rom:background_2_rom0|memory_rtl_0        ; RAM  ;
; zelda_example:zelda|enemy_4_rom:enemy_4_rom|q[0..3]                   ; zelda_example:zelda|enemy_4_rom:enemy_4_rom|memory_rtl_0                   ; RAM  ;
; zelda_example:zelda|Done_rom:Done_rom|q[0..4]                         ; zelda_example:zelda|Done_rom:Done_rom|memory_rtl_0                         ; RAM  ;
; zelda_example:zelda|up1_rom:up1_rom|q[0..3]                           ; zelda_example:zelda|up1_rom:up1_rom|memory_rtl_0                           ; RAM  ;
; zelda_example:zelda|final_down1_rom:down1_rom|q[0..3]                 ; zelda_example:zelda|final_down1_rom:down1_rom|memory_rtl_0                 ; RAM  ;
; zelda_example:zelda|sword_up_3_rom:sword_up_3_rom|q[0..2]             ; zelda_example:zelda|sword_up_3_rom:sword_up_3_rom|memory_rtl_0             ; RAM  ;
; zelda_example:zelda|sword_up_4_rom:sword_up_4_rom|q[0..2]             ; zelda_example:zelda|sword_up_4_rom:sword_up_4_rom|memory_rtl_0             ; RAM  ;
; zelda_example:zelda|sword_down_1_rom:sword_down_1_rom|q[0..2]         ; zelda_example:zelda|sword_down_1_rom:sword_down_1_rom|memory_rtl_0         ; RAM  ;
; zelda_example:zelda|sword_down_2_rom:sword_down_2_rom|q[0..2]         ; zelda_example:zelda|sword_down_2_rom:sword_down_2_rom|memory_rtl_0         ; RAM  ;
; zelda_example:zelda|sword_down_3_rom:sword_down_3_rom|q[0..2]         ; zelda_example:zelda|sword_down_3_rom:sword_down_3_rom|memory_rtl_0         ; RAM  ;
; zelda_example:zelda|sword_down_4_rom:sword_down_4_rom|q[0..2]         ; zelda_example:zelda|sword_down_4_rom:sword_down_4_rom|memory_rtl_0         ; RAM  ;
; zelda_example:zelda|sword_left_1_rom:sword_left_1_rom|q[0..2]         ; zelda_example:zelda|sword_left_1_rom:sword_left_1_rom|memory_rtl_0         ; RAM  ;
; zelda_example:zelda|sword_left_2_rom:sword_left_2_rom|q[0..2]         ; zelda_example:zelda|sword_left_2_rom:sword_left_2_rom|memory_rtl_0         ; RAM  ;
; zelda_example:zelda|sword_left_3_rom:sword_left_3_rom|q[0..2]         ; zelda_example:zelda|sword_left_3_rom:sword_left_3_rom|memory_rtl_0         ; RAM  ;
; zelda_example:zelda|sword_left_4_rom:sword_left_4_rom|q[0..2]         ; zelda_example:zelda|sword_left_4_rom:sword_left_4_rom|memory_rtl_0         ; RAM  ;
+-----------------------------------------------------------------------+----------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lab62|sprite:sprite0|sprite_X_Pos[5]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[10]                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_spi_0:spi_0|shift_reg[6]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab62|enemy_ball:enemy0|enemy_X_Motion[3]                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab62|enemy_ball:enemy0|enemy_Y_Motion[5]                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]                                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]                                                                                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |lab62|lab62soc:u0|lab62soc_spi_0:spi_0|data_to_cpu[11]                                                                                                                                                                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_spi_0:spi_0|data_to_cpu[9]                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_spi_0:spi_0|data_to_cpu[0]                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_spi_0:spi_0|data_to_cpu[3]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab62|enemy3_ball:enemy2|enemy_Y_Motion[6]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab62|enemy2_ball:enemy1|enemy_Y_Motion[0]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab62|enemy4_ball:enemy5|enemy_Y_Motion[9]                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_sdram:sdram|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |lab62|lab62soc:u0|lab62soc_sdram:sdram|active_data[9]                                                                                                                                                                                                                                                                                                         ;
; 130:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |lab62|sprite:sprite0|sprite_Y_Motion[6]                                                                                                                                                                                                                                                                                                                       ;
; 130:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |lab62|sprite:sprite0|sprite_X_Motion[9]                                                                                                                                                                                                                                                                                                                       ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |lab62|zelda_example:zelda|blue[2]                                                                                                                                                                                                                                                                                                                             ;
; 46:1               ; 6 bits    ; 180 LEs       ; 144 LEs              ; 36 LEs                 ; Yes        ; |lab62|zelda_example:zelda|red[1]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |lab62|sprite:sprite0|sprite_Y_Pos[6]                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62soc:u0|lab62soc_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|E_logic_result[29]                                                                                                                                                                                                                                                         ;
; 3:1                ; 53 bits   ; 106 LEs       ; 106 LEs              ; 0 LEs                  ; No         ; |lab62|zelda_example:zelda|cur_state                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]                                                                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab62|lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab62|lab62soc:u0|lab62soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router:router_001|src_channel[0]                                                                                                                                                                                                                                    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lab62|lab62soc:u0|lab62soc_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_sdram:sdram       ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_sdram_pll:sdram_pll ;
+----------------+-------+------+---------------------------------+
; Assignment     ; Value ; From ; To                              ;
+----------------+-------+------+---------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                      ;
+----------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_sdram_pll:sdram_pll|lab62soc_sdram_pll_stdsync_sv6:stdsync2|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|title_rom:title_rom|altsyncram:memory_rtl_0|altsyncram_od41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|final_background_rom:final_background_rom|altsyncram:memory_rtl_0|altsyncram_6k61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|background_2_rom:background_2_rom0|altsyncram:memory_rtl_0|altsyncram_mm51:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|enemy_4_rom:enemy_4_rom|altsyncram:memory_rtl_0|altsyncram_2l41:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|Done_rom:Done_rom|altsyncram:memory_rtl_0|altsyncram_6641:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|up1_rom:up1_rom|altsyncram:memory_rtl_0|altsyncram_cr31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|final_down1_rom:down1_rom|altsyncram:memory_rtl_0|altsyncram_4f51:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|sword_up_3_rom:sword_up_3_rom|altsyncram:memory_rtl_0|altsyncram_9a51:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|sword_up_4_rom:sword_up_4_rom|altsyncram:memory_rtl_0|altsyncram_ba51:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|sword_down_1_rom:sword_down_1_rom|altsyncram:memory_rtl_0|altsyncram_bn51:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|sword_down_2_rom:sword_down_2_rom|altsyncram:memory_rtl_0|altsyncram_dn51:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|sword_down_3_rom:sword_down_3_rom|altsyncram:memory_rtl_0|altsyncram_fn51:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|sword_down_4_rom:sword_down_4_rom|altsyncram:memory_rtl_0|altsyncram_hn51:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|sword_left_1_rom:sword_left_1_rom|altsyncram:memory_rtl_0|altsyncram_hm51:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|sword_left_2_rom:sword_left_2_rom|altsyncram:memory_rtl_0|altsyncram_jm51:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|sword_left_3_rom:sword_left_3_rom|altsyncram:memory_rtl_0|altsyncram_lm51:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zelda_example:zelda|sword_left_4_rom:sword_left_4_rom|altsyncram:memory_rtl_0|altsyncram_nm51:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                        ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                        ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router:router|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router:router_001|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_002|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_003|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_004|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_005|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_006:router_006|lab62soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_007|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_008|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_009|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_010|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_011|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_012|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_013|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_014|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_015|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                               ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                       ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                       ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                       ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                       ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                       ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                       ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                            ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                            ;
; ST_CHANNEL_W   ; 14    ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                       ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                       ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                       ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                       ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W                  ; 14    ; Signed Integer                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                       ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                       ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                       ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                       ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                       ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                       ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                       ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W                  ; 14    ; Signed Integer                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                       ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga ;
+----------------+------------+-----------------------------------+
; Parameter Name ; Value      ; Type                              ;
+----------------+------------+-----------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                   ;
; vlines         ; 1000001100 ; Unsigned Binary                   ;
+----------------+------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite:sprite0 ;
+-----------------+------------+------------------------------+
; Parameter Name  ; Value      ; Type                         ;
+-----------------+------------+------------------------------+
; sprite_X_Center ; 0101000000 ; Unsigned Binary              ;
; sprite_Y_Center ; 0011110000 ; Unsigned Binary              ;
; sprite_X_Min    ; 0000000000 ; Unsigned Binary              ;
; sprite_X_Max    ; 1001111111 ; Unsigned Binary              ;
; sprite_Y_Min    ; 0000000000 ; Unsigned Binary              ;
; sprite_Y_Max    ; 0111011111 ; Unsigned Binary              ;
; sprite_X_Step   ; 0000001000 ; Unsigned Binary              ;
; sprite_Y_Step   ; 0000001000 ; Unsigned Binary              ;
+-----------------+------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enemy_ball:enemy0 ;
+----------------+------------+----------------------------------+
; Parameter Name ; Value      ; Type                             ;
+----------------+------------+----------------------------------+
; enemy_X_Center ; 0101011110 ; Unsigned Binary                  ;
; enemy_Y_Center ; 0000110010 ; Unsigned Binary                  ;
; enemy_X_Min    ; 0011111111 ; Unsigned Binary                  ;
; enemy_X_Max    ; 0101011110 ; Unsigned Binary                  ;
; enemy_Y_Min    ; 0000000000 ; Unsigned Binary                  ;
; enemy_Y_Max    ; 1000100110 ; Unsigned Binary                  ;
; enemy_X_Step   ; 0000000001 ; Unsigned Binary                  ;
; enemy_Y_Step   ; 0000000001 ; Unsigned Binary                  ;
+----------------+------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enemy2_ball:enemy1 ;
+----------------+------------+-----------------------------------+
; Parameter Name ; Value      ; Type                              ;
+----------------+------------+-----------------------------------+
; enemy_X_Center ; 1011101101 ; Unsigned Binary                   ;
; enemy_Y_Center ; 0010110100 ; Unsigned Binary                   ;
; enemy_X_Min    ; 1010111100 ; Unsigned Binary                   ;
; enemy_X_Max    ; 1011101110 ; Unsigned Binary                   ;
; enemy_Y_Min    ; 0010110100 ; Unsigned Binary                   ;
; enemy_Y_Max    ; 0100001110 ; Unsigned Binary                   ;
; enemy_X_Step   ; 0000000001 ; Unsigned Binary                   ;
; enemy_Y_Step   ; 0000000001 ; Unsigned Binary                   ;
+----------------+------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enemy3_ball:enemy2 ;
+----------------+------------+-----------------------------------+
; Parameter Name ; Value      ; Type                              ;
+----------------+------------+-----------------------------------+
; enemy_X_Center ; 1011101101 ; Unsigned Binary                   ;
; enemy_Y_Center ; 0011000011 ; Unsigned Binary                   ;
; enemy_X_Min    ; 1010111100 ; Unsigned Binary                   ;
; enemy_X_Max    ; 1011101110 ; Unsigned Binary                   ;
; enemy_Y_Min    ; 0011000011 ; Unsigned Binary                   ;
; enemy_Y_Max    ; 0100001110 ; Unsigned Binary                   ;
; enemy_X_Step   ; 0000000001 ; Unsigned Binary                   ;
; enemy_Y_Step   ; 0000000001 ; Unsigned Binary                   ;
+----------------+------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enemy4_ball:enemy5 ;
+----------------+------------+-----------------------------------+
; Parameter Name ; Value      ; Type                              ;
+----------------+------------+-----------------------------------+
; enemy_X_Center ; 1011101101 ; Unsigned Binary                   ;
; enemy_Y_Center ; 0011000011 ; Unsigned Binary                   ;
; enemy_X_Min    ; 1010111100 ; Unsigned Binary                   ;
; enemy_X_Max    ; 1011101110 ; Unsigned Binary                   ;
; enemy_Y_Min    ; 0011000011 ; Unsigned Binary                   ;
; enemy_Y_Max    ; 0100001110 ; Unsigned Binary                   ;
; enemy_X_Step   ; 0000000001 ; Unsigned Binary                   ;
; enemy_Y_Step   ; 0000000001 ; Unsigned Binary                   ;
+----------------+------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|title_rom:title_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 5                    ; Untyped                                              ;
; WIDTHAD_A                          ; 16                   ; Untyped                                              ;
; NUMWORDS_A                         ; 40000                ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; ./title/title.mif    ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_od41      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|final_background_rom:final_background_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                                    ;
+------------------------------------+-----------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                                 ;
; WIDTH_A                            ; 5                                       ; Untyped                                                 ;
; WIDTHAD_A                          ; 16                                      ; Untyped                                                 ;
; NUMWORDS_A                         ; 40000                                   ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                                 ;
; WIDTH_B                            ; 1                                       ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                 ;
; INIT_FILE                          ; ./final_background/final_background.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                                  ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_6k61                         ; Untyped                                                 ;
+------------------------------------+-----------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|background_2_rom:background_2_rom0|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                     ;
+------------------------------------+---------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                  ;
; WIDTH_A                            ; 5                               ; Untyped                                                  ;
; WIDTHAD_A                          ; 16                              ; Untyped                                                  ;
; NUMWORDS_A                         ; 40000                           ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                  ;
; WIDTH_B                            ; 1                               ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                  ;
; INIT_FILE                          ; ./background_2/background_2.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                  ;
; DEVICE_FAMILY                      ; MAX 10                          ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_mm51                 ; Untyped                                                  ;
+------------------------------------+---------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|enemy_4_rom:enemy_4_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                    ;
+------------------------------------+-----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                 ;
; WIDTH_A                            ; 4                     ; Untyped                                                 ;
; WIDTHAD_A                          ; 10                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 1024                  ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                 ;
; WIDTH_B                            ; 1                     ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                 ;
; INIT_FILE                          ; ./enemy_4/enemy_4.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_2l41       ; Untyped                                                 ;
+------------------------------------+-----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|Done_rom:Done_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 5                    ; Untyped                                            ;
; WIDTHAD_A                          ; 17                   ; Untyped                                            ;
; NUMWORDS_A                         ; 90000                ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; ./Done/Done.mif      ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_6641      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|up1_rom:up1_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                          ;
; WIDTH_A                            ; 4                    ; Untyped                                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                                          ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; ./up1/up1.mif        ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_cr31      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|final_down1_rom:down1_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+-------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                              ;
+------------------------------------+-------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                           ;
; WIDTH_A                            ; 4                             ; Untyped                                           ;
; WIDTHAD_A                          ; 10                            ; Untyped                                           ;
; NUMWORDS_A                         ; 1024                          ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                           ;
; WIDTH_B                            ; 1                             ; Untyped                                           ;
; WIDTHAD_B                          ; 1                             ; Untyped                                           ;
; NUMWORDS_B                         ; 1                             ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                           ;
; BYTE_SIZE                          ; 8                             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                           ;
; INIT_FILE                          ; ./final_down1/final_down1.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                           ;
; DEVICE_FAMILY                      ; MAX 10                        ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_4f51               ; Untyped                                           ;
+------------------------------------+-------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_up_3_rom:sword_up_3_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                    ;
+------------------------------------+-----------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                                 ;
; WIDTH_A                            ; 3                           ; Untyped                                                 ;
; WIDTHAD_A                          ; 10                          ; Untyped                                                 ;
; NUMWORDS_A                         ; 1024                        ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                 ;
; WIDTH_B                            ; 1                           ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                 ;
; INIT_FILE                          ; ./sword_up_3/sword_up_3.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                      ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_9a51             ; Untyped                                                 ;
+------------------------------------+-----------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_up_4_rom:sword_up_4_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                    ;
+------------------------------------+-----------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                                 ;
; WIDTH_A                            ; 3                           ; Untyped                                                 ;
; WIDTHAD_A                          ; 10                          ; Untyped                                                 ;
; NUMWORDS_A                         ; 1024                        ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                 ;
; WIDTH_B                            ; 1                           ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                 ;
; INIT_FILE                          ; ./sword_up_4/sword_up_4.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                      ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ba51             ; Untyped                                                 ;
+------------------------------------+-----------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_down_1_rom:sword_down_1_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                    ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                 ;
; WIDTH_A                            ; 3                               ; Untyped                                                 ;
; WIDTHAD_A                          ; 10                              ; Untyped                                                 ;
; NUMWORDS_A                         ; 1024                            ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WIDTH_B                            ; 1                               ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; INIT_FILE                          ; ./sword_down_1/sword_down_1.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                          ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_bn51                 ; Untyped                                                 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_down_2_rom:sword_down_2_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                    ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                 ;
; WIDTH_A                            ; 3                               ; Untyped                                                 ;
; WIDTHAD_A                          ; 10                              ; Untyped                                                 ;
; NUMWORDS_A                         ; 1024                            ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WIDTH_B                            ; 1                               ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; INIT_FILE                          ; ./sword_down_2/sword_down_2.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                          ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_dn51                 ; Untyped                                                 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_down_3_rom:sword_down_3_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                    ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                 ;
; WIDTH_A                            ; 3                               ; Untyped                                                 ;
; WIDTHAD_A                          ; 10                              ; Untyped                                                 ;
; NUMWORDS_A                         ; 1024                            ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WIDTH_B                            ; 1                               ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; INIT_FILE                          ; ./sword_down_3/sword_down_3.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                          ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_fn51                 ; Untyped                                                 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_down_4_rom:sword_down_4_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                    ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                 ;
; WIDTH_A                            ; 3                               ; Untyped                                                 ;
; WIDTHAD_A                          ; 10                              ; Untyped                                                 ;
; NUMWORDS_A                         ; 1024                            ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WIDTH_B                            ; 1                               ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; INIT_FILE                          ; ./sword_down_4/sword_down_4.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                          ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_hn51                 ; Untyped                                                 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_left_1_rom:sword_left_1_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                    ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                 ;
; WIDTH_A                            ; 3                               ; Untyped                                                 ;
; WIDTHAD_A                          ; 10                              ; Untyped                                                 ;
; NUMWORDS_A                         ; 1024                            ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WIDTH_B                            ; 1                               ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; INIT_FILE                          ; ./sword_left_1/sword_left_1.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                          ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_hm51                 ; Untyped                                                 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_left_2_rom:sword_left_2_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                    ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                 ;
; WIDTH_A                            ; 3                               ; Untyped                                                 ;
; WIDTHAD_A                          ; 10                              ; Untyped                                                 ;
; NUMWORDS_A                         ; 1024                            ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WIDTH_B                            ; 1                               ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; INIT_FILE                          ; ./sword_left_2/sword_left_2.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                          ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_jm51                 ; Untyped                                                 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_left_3_rom:sword_left_3_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                    ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                 ;
; WIDTH_A                            ; 3                               ; Untyped                                                 ;
; WIDTHAD_A                          ; 10                              ; Untyped                                                 ;
; NUMWORDS_A                         ; 1024                            ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WIDTH_B                            ; 1                               ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; INIT_FILE                          ; ./sword_left_3/sword_left_3.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                          ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_lm51                 ; Untyped                                                 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|sword_left_4_rom:sword_left_4_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                    ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                 ;
; WIDTH_A                            ; 3                               ; Untyped                                                 ;
; WIDTHAD_A                          ; 10                              ; Untyped                                                 ;
; NUMWORDS_A                         ; 1024                            ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                 ;
; WIDTH_B                            ; 1                               ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                 ;
; INIT_FILE                          ; ./sword_left_4/sword_left_4.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                          ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_nm51                 ; Untyped                                                 ;
+------------------------------------+---------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_mult:Mult3 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 10       ; Untyped                 ;
; LPM_WIDTHB                                     ; 8        ; Untyped                 ;
; LPM_WIDTHP                                     ; 18       ; Untyped                 ;
; LPM_WIDTHR                                     ; 18       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                                    ;
; LPM_WIDTHD             ; 10             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_7vl ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_mult:Mult6 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 10       ; Untyped                 ;
; LPM_WIDTHB                                     ; 9        ; Untyped                 ;
; LPM_WIDTHP                                     ; 19       ; Untyped                 ;
; LPM_WIDTHR                                     ; 19       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_divide:Div4 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                    ;
; LPM_WIDTHD             ; 10             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_8vl ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_mult:Mult4 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 10       ; Untyped                 ;
; LPM_WIDTHB                                     ; 8        ; Untyped                 ;
; LPM_WIDTHP                                     ; 18       ; Untyped                 ;
; LPM_WIDTHR                                     ; 18       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                                    ;
; LPM_WIDTHD             ; 9              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_vtl ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_mult:Mult5 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 16       ; Untyped                 ;
; LPM_WIDTHB                                     ; 8        ; Untyped                 ;
; LPM_WIDTHP                                     ; 24       ; Untyped                 ;
; LPM_WIDTHR                                     ; 24       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_mult:Mult7 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 10       ; Untyped                 ;
; LPM_WIDTHB                                     ; 9        ; Untyped                 ;
; LPM_WIDTHP                                     ; 19       ; Untyped                 ;
; LPM_WIDTHR                                     ; 19       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_divide:Div5 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                    ;
; LPM_WIDTHD             ; 9              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_0ul ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zelda_example:zelda|lpm_mult:Mult8 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 17       ; Untyped                 ;
; LPM_WIDTHB                                     ; 9        ; Untyped                 ;
; LPM_WIDTHP                                     ; 26       ; Untyped                 ;
; LPM_WIDTHR                                     ; 26       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_6qs ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                         ;
; Entity Instance            ; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
; Entity Instance            ; lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 20                                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|title_rom:title_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 5                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 40000                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|final_background_rom:final_background_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 5                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 40000                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|background_2_rom:background_2_rom0|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 5                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 40000                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|enemy_4_rom:enemy_4_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|Done_rom:Done_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 5                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 90000                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|up1_rom:up1_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|final_down1_rom:down1_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|sword_up_3_rom:sword_up_3_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|sword_up_4_rom:sword_up_4_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|sword_down_1_rom:sword_down_1_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|sword_down_2_rom:sword_down_2_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|sword_down_3_rom:sword_down_3_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|sword_down_4_rom:sword_down_4_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|sword_left_1_rom:sword_left_1_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|sword_left_2_rom:sword_left_2_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|sword_left_3_rom:sword_left_3_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; zelda_example:zelda|sword_left_4_rom:sword_left_4_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                             ;
+---------------------------------------+------------------------------------+
; Name                                  ; Value                              ;
+---------------------------------------+------------------------------------+
; Number of entity instances            ; 6                                  ;
; Entity Instance                       ; zelda_example:zelda|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 10                                 ;
;     -- LPM_WIDTHB                     ; 8                                  ;
;     -- LPM_WIDTHP                     ; 18                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; zelda_example:zelda|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 10                                 ;
;     -- LPM_WIDTHB                     ; 9                                  ;
;     -- LPM_WIDTHP                     ; 19                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; zelda_example:zelda|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 10                                 ;
;     -- LPM_WIDTHB                     ; 8                                  ;
;     -- LPM_WIDTHP                     ; 18                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; zelda_example:zelda|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 16                                 ;
;     -- LPM_WIDTHB                     ; 8                                  ;
;     -- LPM_WIDTHP                     ; 24                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; zelda_example:zelda|lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 10                                 ;
;     -- LPM_WIDTHB                     ; 9                                  ;
;     -- LPM_WIDTHP                     ; 19                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; zelda_example:zelda|lpm_mult:Mult8 ;
;     -- LPM_WIDTHA                     ; 17                                 ;
;     -- LPM_WIDTHB                     ; 9                                  ;
;     -- LPM_WIDTHP                     ; 26                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
+---------------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|background_2_palette:background_2_palette0"                                                                                                                  ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (5 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|background_2_rom:background_2_rom0"                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (18 bits) is wider than the input port (16 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (5 bits) is smaller than the port expression (6 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|professor_palette:professor_palette"                                                                                                                         ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (3 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|professor_rom:professor_rom"                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (5 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|knight_1_palette:knight_1_palette"                                                                                                                           ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|knight_1_rom:knight_1_rom"                                                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|enemy_1_palette:enemy_1_palette"                                                                                                                             ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|enemy_1_rom:enemy_1_rom"                                                                                                                          ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_left_4_palette:sword_left_4_palette"                                                                                                                   ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_left_4_rom:sword_left_4_rom"                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_left_3_palette:sword_left_3_palette"                                                                                                                   ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_left_3_rom:sword_left_3_rom"                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_left_2_palette:sword_left_2_palette"                                                                                                                   ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_left_2_rom:sword_left_2_rom"                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_left_1_palette:sword_left_1_palette"                                                                                                                   ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_left_1_rom:sword_left_1_rom"                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_down_4_palette:sword_down_4_palette"                                                                                                                   ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_down_4_rom:sword_down_4_rom"                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_down_3_palette:sword_down_3_palette"                                                                                                                   ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_down_3_rom:sword_down_3_rom"                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_down_2_palette:sword_down_2_palette"                                                                                                                   ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_down_2_rom:sword_down_2_rom"                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_down_1_palette:sword_down_1_palette"                                                                                                                   ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_down_1_rom:sword_down_1_rom"                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_up_4_palette:sword_up_4_palette"                                                                                                                       ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_up_4_rom:sword_up_4_rom"                                                                                                                    ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_up_3_palette:sword_up_3_palette"                                                                                                                       ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_up_3_rom:sword_up_3_rom"                                                                                                                    ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_up_2_palette:sword_up_2_palette"                                                                                                                       ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_up_2_rom:sword_up_2_rom"                                                                                                                    ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_up_1_palette:sword_up_1_palette"                                                                                                                       ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_up_1_rom:sword_up_1_rom"                                                                                                                    ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_right_4_palette:sword_right_4_palette"                                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_right_4_rom:sword_right_4_rom"                                                                                                              ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_right_3_palette:sword_right_3_palette"                                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_right_3_rom:sword_right_3_rom"                                                                                                              ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_right_2_palette:sword_right_2_palette"                                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_right_2_rom:sword_right_2_rom"                                                                                                              ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_right_1_palette:sword_right_1_palette"                                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|sword_right_1_rom:sword_right_1_rom"                                                                                                              ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|aleena_palette:ALI_palette"                                                                                                                                  ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|aleena_rom:ALI_rom"                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|final_down2_palette:final_down2_palette"                                                                                                                     ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|final_down2_rom:final_down2_rom"                                                                                                                  ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|final_up2_palette:final_up2_palette"                                                                                                                         ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|final_up2_rom:final_up2_rom"                                                                                                                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|final_left2_palette:final_left2_palette"                                                                                                                     ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|final_left2_rom:final_left2_rom"                                                                                                                  ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|final_final_sprite_left_rom:left1_rom"                                                                                                            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|final_final_sprite_left_palette:left1_palette"                                                                                                               ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|final_final_right_sprite_rom:right1_rom"                                                                                                          ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|final_final_right_sprite_palette:right1_palette"                                                                                                             ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|zelda_right_2_palette:zelda_right_2_palette"                                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; red   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; green ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; blue  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|zelda_right_2_rom:zelda_right_2_rom"                                                                                                              ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|zelda_palette:zelda_palette"                                                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input  ; Warning  ; Input port expression (7 bits) is wider than the input port (4 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; red   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; green ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; blue  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|zelda_rom:zelda_rom"                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (7 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND.              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|final_background_palette:final_background_palette"                                                                                                           ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (5 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda|final_background_rom:final_background_rom"                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (18 bits) is wider than the input port (16 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (5 bits) is smaller than the port expression (7 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zelda_example:zelda"                                                                                                                                                                                 ;
+-------------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; blue_debug                          ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "blue_debug[3..1]" have no fanouts                                         ;
; blue_debug                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; green_debug                         ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "green_debug[3..1]" have no fanouts                                        ;
; green_debug                         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; red_debug                           ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "red_debug[3..1]" have no fanouts                                          ;
; red_debug                           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; red                                 ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (8 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; green                               ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (8 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; blue                                ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (8 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; flag_for_dying                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; they_all_dead                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; debugger                            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; everyone_is_dead                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; DrawX_enemy                         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; DrawY_enemy                         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; DrawX_enemy1                        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; DrawY_enemy1                        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; DrawX_enemy2                        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; DrawY_enemy2                        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; DrawX_enemy4                        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; DrawY_enemy4                        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; sword_collision                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; pedro                               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; positionX                           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; positionY                           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; right_map_so_link_should_reposition ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; second_map_flag                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+-------------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sprite:sprite0"                                                                                                                                                                                                ;
+-------------------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------------------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; red                                 ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; green                               ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; blue                                ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right_map_so_link_should_reposition ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; positionX                           ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; positionY                           ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; up_1_palette_red                    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; up_1_palette_green                  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; up_1_palette_blue                   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
+-------------------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                           ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                        ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                           ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[27..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_006:router_006|lab62soc_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_002|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router:router|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_spi_0:spi_0"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_sdram_pll:sdram_pll|lab62soc_sdram_pll_altpll_vg92:sd1" ;
+----------+-------+----------+---------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+-----------------------------+
; Port               ; Type   ; Severity ; Details                     ;
+--------------------+--------+----------+-----------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected      ;
; scandataout        ; Output ; Info     ; Explicitly unconnected      ;
; c2                 ; Output ; Info     ; Explicitly unconnected      ;
; c3                 ; Output ; Info     ; Explicitly unconnected      ;
; c4                 ; Output ; Info     ; Explicitly unconnected      ;
; areset             ; Input  ; Info     ; Stuck at GND                ;
; locked             ; Output ; Info     ; Explicitly unconnected      ;
; phasedone          ; Output ; Info     ; Explicitly unconnected      ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                ;
; phasestep          ; Input  ; Info     ; Stuck at GND                ;
; scanclk            ; Input  ; Info     ; Stuck at GND                ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                ;
; scandata           ; Input  ; Info     ; Stuck at GND                ;
; configupdate       ; Input  ; Info     ; Stuck at GND                ;
+--------------------+--------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_sdram:sdram|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                     ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_test_bench:the_lab62soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                          ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+----------------------------------------+
; Port          ; Type   ; Severity ; Details                                ;
+---------------+--------+----------+----------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                 ;
+---------------+--------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic"                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0"                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62soc:u0"                                                                                                              ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                                             ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------+
; reset_reset_n                     ; Input   ; Info             ; Stuck at VCC                                                                        ;
; altpll_0_locked_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; altpll_0_phasedone_conduit_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; altpll_0_areset_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; usb_gpx_export                    ; Input   ; Info             ; Stuck at GND                                                                        ;
; hex_digits_export                 ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDriver:hex_driver0"                                                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In0  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "In0[3..1]" will be connected to GND.                           ;
; Out0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 180                         ;
; cycloneiii_ff         ; 2787                        ;
;     CLR               ; 823                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 100                         ;
;     ENA               ; 460                         ;
;     ENA CLR           ; 913                         ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 82                          ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 32                          ;
;     SLD               ; 10                          ;
;     plain             ; 286                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 12836                       ;
;     arith             ; 2537                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 1964                        ;
;         3 data inputs ; 572                         ;
;     normal            ; 10299                       ;
;         0 data inputs ; 258                         ;
;         1 data inputs ; 110                         ;
;         2 data inputs ; 1161                        ;
;         3 data inputs ; 1340                        ;
;         4 data inputs ; 7430                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 284                         ;
;                       ;                             ;
; Max LUT depth         ; 33.40                       ;
; Average LUT depth     ; 9.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:31     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 04 16:40:07 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ece385_lab6_1 -c ece385_lab6_1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file controlsv.sv
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/lab62soc.v
    Info (12023): Found entity 1: lab62soc File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv
    Info (12023): Found entity 1: lab62soc_irq_mapper File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0 File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_004 File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_rsp_mux File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_rsp_demux File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_cmd_mux File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_cmd_demux File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_router_006_default_decode File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: lab62soc_mm_interconnect_0_router_006 File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_router_002_default_decode File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab62soc_mm_interconnect_0_router_002 File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_router_default_decode File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab62soc_mm_interconnect_0_router File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_usb_rst.v
    Info (12023): Found entity 1: lab62soc_usb_rst File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_usb_gpx.v
    Info (12023): Found entity 1: lab62soc_usb_gpx File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_timer_0.v
    Info (12023): Found entity 1: lab62soc_timer_0 File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab62soc_sysid_qsys_0 File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_spi_0.v
    Info (12023): Found entity 1: lab62soc_spi_0 File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_spi_0.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file lab62soc/synthesis/submodules/lab62soc_sdram_pll.v
    Info (12023): Found entity 1: lab62soc_sdram_pll_dffpipe_l2c File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab62soc_sdram_pll_stdsync_sv6 File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab62soc_sdram_pll_altpll_vg92 File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab62soc_sdram_pll File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_sdram.v
    Info (12023): Found entity 1: lab62soc_sdram_input_efifo_module File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab62soc_sdram File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab62soc_nios2_gen2_0 File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab62soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab62soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab62soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab62soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab62soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab62soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab62soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab62soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab62soc_nios2_gen2_0_cpu File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab62soc_nios2_gen2_0_cpu_test_bench File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_leds_pio.v
    Info (12023): Found entity 1: lab62soc_leds_pio File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_keycode.v
    Info (12023): Found entity 1: lab62soc_keycode File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_key.v
    Info (12023): Found entity 1: lab62soc_key File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab62soc_jtag_uart_0_sim_scfifo_w File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab62soc_jtag_uart_0_scfifo_w File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab62soc_jtag_uart_0_sim_scfifo_r File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab62soc_jtag_uart_0_scfifo_r File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab62soc_jtag_uart_0 File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v
    Info (12023): Found entity 1: lab62soc_hex_digits_pio File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v Line: 21
Info (12021): Found 35 design units, including 35 entities, in source file zelda/zelda_rom.sv
    Info (12023): Found entity 1: zelda_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 1
    Info (12023): Found entity 2: zelda_right_2_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 18
    Info (12023): Found entity 3: final_background_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 32
    Info (12023): Found entity 4: up1_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 50
    Info (12023): Found entity 5: final_down1_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 68
    Info (12023): Found entity 6: final_right1_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 83
    Info (12023): Found entity 7: final_final_sprite_left_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 98
    Info (12023): Found entity 8: final_final_right_sprite_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 116
    Info (12023): Found entity 9: final_left2_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 131
    Info (12023): Found entity 10: final_up2_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 147
    Info (12023): Found entity 11: final_down2_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 162
    Info (12023): Found entity 12: aleena_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 178
    Info (12023): Found entity 13: sword_right_1_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 195
    Info (12023): Found entity 14: sword_right_2_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 209
    Info (12023): Found entity 15: sword_right_3_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 227
    Info (12023): Found entity 16: sword_right_4_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 242
    Info (12023): Found entity 17: sword_up_1_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 259
    Info (12023): Found entity 18: sword_up_2_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 279
    Info (12023): Found entity 19: sword_up_3_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 296
    Info (12023): Found entity 20: sword_up_4_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 312
    Info (12023): Found entity 21: sword_down_1_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 327
    Info (12023): Found entity 22: sword_down_2_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 342
    Info (12023): Found entity 23: sword_down_3_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 359
    Info (12023): Found entity 24: sword_down_4_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 375
    Info (12023): Found entity 25: sword_left_1_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 389
    Info (12023): Found entity 26: sword_left_2_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 405
    Info (12023): Found entity 27: sword_left_3_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 421
    Info (12023): Found entity 28: sword_left_4_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 436
    Info (12023): Found entity 29: enemy_1_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 449
    Info (12023): Found entity 30: knight_1_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 464
    Info (12023): Found entity 31: professor_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 479
    Info (12023): Found entity 32: background_2_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 493
    Info (12023): Found entity 33: title_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 508
    Info (12023): Found entity 34: Done_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 524
    Info (12023): Found entity 35: enemy_4_rom File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 539
Info (12021): Found 34 design units, including 34 entities, in source file zelda/zelda_palette.sv
    Info (12023): Found entity 1: zelda_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 1
    Info (12023): Found entity 2: zelda_right_2_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 35
    Info (12023): Found entity 3: final_background_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 54
    Info (12023): Found entity 4: up1_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 100
    Info (12023): Found entity 5: final_down1_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 131
    Info (12023): Found entity 6: final_final_sprite_left_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 162
    Info (12023): Found entity 7: final_final_right_sprite_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 184
    Info (12023): Found entity 8: final_left2_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 206
    Info (12023): Found entity 9: final_up2_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 230
    Info (12023): Found entity 10: final_down2_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 254
    Info (12023): Found entity 11: aleena_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 275
    Info (12023): Found entity 12: sword_right_1_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 299
    Info (12023): Found entity 13: sword_right_2_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 319
    Info (12023): Found entity 14: sword_right_3_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 342
    Info (12023): Found entity 15: sword_right_4_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 364
    Info (12023): Found entity 16: sword_up_1_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 389
    Info (12023): Found entity 17: sword_up_2_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 412
    Info (12023): Found entity 18: sword_up_3_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 434
    Info (12023): Found entity 19: sword_up_4_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 455
    Info (12023): Found entity 20: sword_down_1_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 476
    Info (12023): Found entity 21: sword_down_2_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 498
    Info (12023): Found entity 22: sword_down_3_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 519
    Info (12023): Found entity 23: sword_down_4_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 540
    Info (12023): Found entity 24: sword_left_1_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 561
    Info (12023): Found entity 25: sword_left_2_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 583
    Info (12023): Found entity 26: sword_left_3_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 604
    Info (12023): Found entity 27: sword_left_4_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 624
    Info (12023): Found entity 28: enemy_1_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 643
    Info (12023): Found entity 29: knight_1_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 666
    Info (12023): Found entity 30: professor_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 687
    Info (12023): Found entity 31: background_2_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 711
    Info (12023): Found entity 32: title_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 757
    Info (12023): Found entity 33: Done_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 801
    Info (12023): Found entity 34: enemy_4_palette File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_palette.sv Line: 847
Info (12021): Found 1 design units, including 1 entities, in source file zelda/zelda_example.sv
    Info (12023): Found entity 1: zelda_example File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab 62 provided files/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/VGA_controller.sv Line: 25
Warning (10275): Verilog HDL Module Instantiation warning at lab62.sv(291): ignored dangling comma in List of Port Connections File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 291
Info (12021): Found 1 design units, including 1 entities, in source file lab 62 provided files/lab62.sv
    Info (12023): Found entity 1: lab62 File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab 62 provided files/hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/HexDriver.sv Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file lab 62 provided files/ball.sv
    Info (12023): Found entity 1: sprite File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/ball.sv Line: 1
    Info (12023): Found entity 2: enemy_ball File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/ball.sv Line: 267
    Info (12023): Found entity 3: enemy2_ball File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/ball.sv Line: 398
    Info (12023): Found entity 4: enemy3_ball File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/ball.sv Line: 508
    Info (12023): Found entity 5: enemy4_ball File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/ball.sv Line: 614
Info (12021): Found 1 design units, including 1 entities, in source file isdu_for_resetting_when_we_die.sv
    Info (12023): Found entity 1: ISDU File: C:/Users/pitch/Desktop/quartus/lab_6.1/ISDU_for_resetting_when_we_die.sv Line: 4
Warning (10236): Verilog HDL Implicit Net warning at lab62.sv(221): created implicit net for "Reset_hs" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 221
Warning (10236): Verilog HDL Implicit Net warning at lab62.sv(234): created implicit net for "blue_debug" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 234
Warning (10236): Verilog HDL Implicit Net warning at lab62.sv(235): created implicit net for "green_debug" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 235
Warning (10236): Verilog HDL Implicit Net warning at lab62.sv(235): created implicit net for "red_debug" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 235
Warning (10037): Verilog HDL or VHDL warning at lab62soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab62soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab62soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab62soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at lab62soc_spi_0.v(402): conditional expression evaluates to a constant File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_spi_0.v Line: 402
Info (12127): Elaborating entity "lab62" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at lab62.sv(138): object "debug" assigned a value but never read File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 138
Warning (10034): Output port "HEX1" at lab62.sv(25) has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 25
Warning (10034): Output port "HEX3" at lab62.sv(27) has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 27
Warning (10034): Output port "HEX4" at lab62.sv(28) has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 28
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_driver0" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 141
Info (12128): Elaborating entity "lab62soc" for hierarchy "lab62soc:u0" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 194
Info (12128): Elaborating entity "lab62soc_hex_digits_pio" for hierarchy "lab62soc:u0|lab62soc_hex_digits_pio:hex_digits_pio" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 131
Info (12128): Elaborating entity "lab62soc_jtag_uart_0" for hierarchy "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 144
Info (12128): Elaborating entity "lab62soc_jtag_uart_0_scfifo_w" for hierarchy "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "lab62soc_jtag_uart_0_scfifo_r" for hierarchy "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab62soc:u0|lab62soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab62soc_key" for hierarchy "lab62soc:u0|lab62soc_key:key" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 152
Info (12128): Elaborating entity "lab62soc_keycode" for hierarchy "lab62soc:u0|lab62soc_keycode:keycode" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 163
Info (12128): Elaborating entity "lab62soc_leds_pio" for hierarchy "lab62soc:u0|lab62soc_leds_pio:leds_pio" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 174
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 203
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_test_bench" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_test_bench:the_lab62soc_nios2_gen2_0_cpu_test_bench" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab62soc:u0|lab62soc_nios2_gen2_0:nios2_gen2_0|lab62soc_nios2_gen2_0_cpu:cpu|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab62soc_sdram" for hierarchy "lab62soc:u0|lab62soc_sdram:sdram" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 226
Info (12128): Elaborating entity "lab62soc_sdram_input_efifo_module" for hierarchy "lab62soc:u0|lab62soc_sdram:sdram|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram.v Line: 298
Info (12128): Elaborating entity "lab62soc_sdram_pll" for hierarchy "lab62soc:u0|lab62soc_sdram_pll:sdram_pll" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 253
Info (12128): Elaborating entity "lab62soc_sdram_pll_stdsync_sv6" for hierarchy "lab62soc:u0|lab62soc_sdram_pll:sdram_pll|lab62soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "lab62soc_sdram_pll_dffpipe_l2c" for hierarchy "lab62soc:u0|lab62soc_sdram_pll:sdram_pll|lab62soc_sdram_pll_stdsync_sv6:stdsync2|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "lab62soc_sdram_pll_altpll_vg92" for hierarchy "lab62soc:u0|lab62soc_sdram_pll:sdram_pll|lab62soc_sdram_pll_altpll_vg92:sd1" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v Line: 294
Info (12128): Elaborating entity "lab62soc_spi_0" for hierarchy "lab62soc:u0|lab62soc_spi_0:spi_0" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 269
Info (12128): Elaborating entity "lab62soc_sysid_qsys_0" for hierarchy "lab62soc:u0|lab62soc_sysid_qsys_0:sysid_qsys_0" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 276
Info (12128): Elaborating entity "lab62soc_timer_0" for hierarchy "lab62soc:u0|lab62soc_timer_0:timer_0" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 287
Info (12128): Elaborating entity "lab62soc_usb_gpx" for hierarchy "lab62soc:u0|lab62soc_usb_gpx:usb_gpx" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 295
Info (12128): Elaborating entity "lab62soc_usb_rst" for hierarchy "lab62soc:u0|lab62soc_usb_rst:usb_rst" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 314
Info (12128): Elaborating entity "lab62soc_mm_interconnect_0" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 401
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 1222
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 1282
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 1346
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 1410
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 1474
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 1538
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 1602
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 1666
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 2114
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 2178
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 2259
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 2340
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 2424
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 2465
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 2924
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 2965
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 3006
Info (12128): Elaborating entity "lab62soc_mm_interconnect_0_router" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router:router" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 4147
Info (12128): Elaborating entity "lab62soc_mm_interconnect_0_router_default_decode" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router:router|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv Line: 197
Info (12128): Elaborating entity "lab62soc_mm_interconnect_0_router_002" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_002" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 4179
Info (12128): Elaborating entity "lab62soc_mm_interconnect_0_router_002_default_decode" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_002:router_002|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "lab62soc_mm_interconnect_0_router_006" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_006:router_006" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 4243
Info (12128): Elaborating entity "lab62soc_mm_interconnect_0_router_006_default_decode" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_router_006:router_006|lab62soc_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 4437
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "lab62soc_mm_interconnect_0_cmd_demux" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 4532
Info (12128): Elaborating entity "lab62soc_mm_interconnect_0_cmd_mux" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 4650
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab62soc_mm_interconnect_0_rsp_demux" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 4972
Info (12128): Elaborating entity "lab62soc_mm_interconnect_0_rsp_mux" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 5366
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv Line: 502
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 5527
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 5593
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 5627
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "lab62soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 5758
Info (12128): Elaborating entity "lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab62soc_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 5874
Info (12128): Elaborating entity "lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|lab62soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "lab62soc_irq_mapper" for hierarchy "lab62soc:u0|lab62soc_irq_mapper:irq_mapper" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 410
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab62soc:u0|altera_reset_controller:rst_controller" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 473
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab62soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab62soc:u0|altera_reset_controller:rst_controller_001" File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/lab62soc.v Line: 536
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 222
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "sprite" for hierarchy "sprite:sprite0" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 230
Warning (10036): Verilog HDL or VHDL warning at ball.sv(63): object "nothing" assigned a value but never read File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/ball.sv Line: 63
Warning (10230): Verilog HDL assignment warning at ball.sv(86): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/ball.sv Line: 86
Warning (10230): Verilog HDL assignment warning at ball.sv(136): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/ball.sv Line: 136
Warning (10230): Verilog HDL assignment warning at ball.sv(194): truncated value with size 33 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/ball.sv Line: 194
Warning (10230): Verilog HDL assignment warning at ball.sv(195): truncated value with size 33 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/ball.sv Line: 195
Warning (10230): Verilog HDL assignment warning at ball.sv(224): truncated value with size 33 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/ball.sv Line: 224
Warning (10230): Verilog HDL assignment warning at ball.sv(225): truncated value with size 33 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/ball.sv Line: 225
Info (12128): Elaborating entity "zelda_example" for hierarchy "zelda_example:zelda" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 252
Warning (10036): Verilog HDL or VHDL warning at zelda_example.sv(40): object "right_1_rom_address" assigned a value but never read File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 40
Warning (10036): Verilog HDL or VHDL warning at zelda_example.sv(43): object "left_1_rom_address" assigned a value but never read File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 43
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(55): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 55
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(64): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 64
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(72): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 72
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(80): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 80
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(88): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 88
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(97): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 97
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(105): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 105
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(114): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 114
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(125): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 125
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(136): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 136
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(146): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 146
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(157): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 157
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(167): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 167
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(178): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 178
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(188): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 188
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(199): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 199
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(208): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 208
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(219): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 219
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(229): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 229
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(240): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 240
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(251): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 251
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(261): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 261
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(271): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 271
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(281): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 281
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(295): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 295
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(310): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 310
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(325): truncated value with size 32 to match size of target (11) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 325
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(339): truncated value with size 32 to match size of target (18) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 339
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(351): truncated value with size 32 to match size of target (16) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 351
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(362): truncated value with size 32 to match size of target (17) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 362
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(375): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 375
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(407): truncated value with size 32 to match size of target (11) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 407
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(408): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 408
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(409): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 409
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(410): truncated value with size 32 to match size of target (10) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 410
Warning (10230): Verilog HDL assignment warning at zelda_example.sv(411): truncated value with size 32 to match size of target (18) File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 411
Warning (10034): Output port "red_debug" at zelda_example.sv(27) has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 27
Warning (10034): Output port "green_debug" at zelda_example.sv(27) has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 27
Warning (10034): Output port "blue_debug" at zelda_example.sv(27) has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 27
Warning (10034): Output port "they_all_dead" at zelda_example.sv(37) has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 37
Warning (10034): Output port "positionX" at zelda_example.sv(21) has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 21
Warning (10034): Output port "positionY" at zelda_example.sv(21) has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 21
Warning (10034): Output port "debugger" at zelda_example.sv(28) has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 28
Info (12128): Elaborating entity "final_background_rom" for hierarchy "zelda_example:zelda|final_background_rom:final_background_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6625
Warning (10858): Verilog HDL warning at zelda_rom.sv(38): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 38
Info (12128): Elaborating entity "final_background_palette" for hierarchy "zelda_example:zelda|final_background_palette:final_background_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6632
Info (12128): Elaborating entity "zelda_rom" for hierarchy "zelda_example:zelda|zelda_rom:zelda_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6640
Warning (10858): Verilog HDL warning at zelda_rom.sv(7): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 7
Info (12128): Elaborating entity "zelda_palette" for hierarchy "zelda_example:zelda|zelda_palette:zelda_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6648
Info (12128): Elaborating entity "zelda_right_2_rom" for hierarchy "zelda_example:zelda|zelda_right_2_rom:zelda_right_2_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6657
Warning (10858): Verilog HDL warning at zelda_rom.sv(24): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 24
Info (12128): Elaborating entity "zelda_right_2_palette" for hierarchy "zelda_example:zelda|zelda_right_2_palette:zelda_right_2_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6664
Info (12128): Elaborating entity "up1_palette" for hierarchy "zelda_example:zelda|up1_palette:up1_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6673
Info (12128): Elaborating entity "up1_rom" for hierarchy "zelda_example:zelda|up1_rom:up1_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6680
Warning (10858): Verilog HDL warning at zelda_rom.sv(56): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 56
Info (12128): Elaborating entity "final_final_right_sprite_palette" for hierarchy "zelda_example:zelda|final_final_right_sprite_palette:right1_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6690
Info (12128): Elaborating entity "final_final_right_sprite_rom" for hierarchy "zelda_example:zelda|final_final_right_sprite_rom:right1_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6697
Warning (10858): Verilog HDL warning at zelda_rom.sv(122): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 122
Info (12128): Elaborating entity "final_down1_palette" for hierarchy "zelda_example:zelda|final_down1_palette:down1_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6707
Info (12128): Elaborating entity "final_down1_rom" for hierarchy "zelda_example:zelda|final_down1_rom:down1_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6714
Warning (10858): Verilog HDL warning at zelda_rom.sv(74): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 74
Info (12128): Elaborating entity "final_final_sprite_left_palette" for hierarchy "zelda_example:zelda|final_final_sprite_left_palette:left1_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6724
Info (12128): Elaborating entity "final_final_sprite_left_rom" for hierarchy "zelda_example:zelda|final_final_sprite_left_rom:left1_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6731
Warning (10858): Verilog HDL warning at zelda_rom.sv(104): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 104
Info (12128): Elaborating entity "final_left2_rom" for hierarchy "zelda_example:zelda|final_left2_rom:final_left2_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6742
Warning (10858): Verilog HDL warning at zelda_rom.sv(137): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 137
Info (12128): Elaborating entity "final_left2_palette" for hierarchy "zelda_example:zelda|final_left2_palette:final_left2_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6749
Info (12128): Elaborating entity "final_up2_rom" for hierarchy "zelda_example:zelda|final_up2_rom:final_up2_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6757
Warning (10858): Verilog HDL warning at zelda_rom.sv(153): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 153
Info (12128): Elaborating entity "final_up2_palette" for hierarchy "zelda_example:zelda|final_up2_palette:final_up2_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6764
Info (12128): Elaborating entity "final_down2_rom" for hierarchy "zelda_example:zelda|final_down2_rom:final_down2_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6772
Warning (10858): Verilog HDL warning at zelda_rom.sv(168): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 168
Info (12128): Elaborating entity "final_down2_palette" for hierarchy "zelda_example:zelda|final_down2_palette:final_down2_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6779
Info (12128): Elaborating entity "aleena_rom" for hierarchy "zelda_example:zelda|aleena_rom:ALI_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6786
Warning (10858): Verilog HDL warning at zelda_rom.sv(184): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 184
Info (12128): Elaborating entity "aleena_palette" for hierarchy "zelda_example:zelda|aleena_palette:ALI_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6793
Info (12128): Elaborating entity "sword_right_1_rom" for hierarchy "zelda_example:zelda|sword_right_1_rom:sword_right_1_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6800
Warning (10858): Verilog HDL warning at zelda_rom.sv(201): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 201
Info (12128): Elaborating entity "sword_right_1_palette" for hierarchy "zelda_example:zelda|sword_right_1_palette:sword_right_1_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6807
Info (12128): Elaborating entity "sword_right_2_rom" for hierarchy "zelda_example:zelda|sword_right_2_rom:sword_right_2_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6815
Warning (10858): Verilog HDL warning at zelda_rom.sv(215): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 215
Info (12128): Elaborating entity "sword_right_2_palette" for hierarchy "zelda_example:zelda|sword_right_2_palette:sword_right_2_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6822
Info (12128): Elaborating entity "sword_right_3_rom" for hierarchy "zelda_example:zelda|sword_right_3_rom:sword_right_3_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6830
Warning (10858): Verilog HDL warning at zelda_rom.sv(233): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 233
Info (12128): Elaborating entity "sword_right_3_palette" for hierarchy "zelda_example:zelda|sword_right_3_palette:sword_right_3_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6837
Info (12128): Elaborating entity "sword_right_4_rom" for hierarchy "zelda_example:zelda|sword_right_4_rom:sword_right_4_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6844
Warning (10858): Verilog HDL warning at zelda_rom.sv(248): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 248
Info (12128): Elaborating entity "sword_right_4_palette" for hierarchy "zelda_example:zelda|sword_right_4_palette:sword_right_4_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6851
Info (12128): Elaborating entity "sword_up_1_rom" for hierarchy "zelda_example:zelda|sword_up_1_rom:sword_up_1_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6859
Warning (10858): Verilog HDL warning at zelda_rom.sv(265): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 265
Info (12128): Elaborating entity "sword_up_1_palette" for hierarchy "zelda_example:zelda|sword_up_1_palette:sword_up_1_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6866
Info (12128): Elaborating entity "sword_up_2_rom" for hierarchy "zelda_example:zelda|sword_up_2_rom:sword_up_2_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6873
Warning (10858): Verilog HDL warning at zelda_rom.sv(285): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 285
Info (12128): Elaborating entity "sword_up_2_palette" for hierarchy "zelda_example:zelda|sword_up_2_palette:sword_up_2_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6880
Info (12128): Elaborating entity "sword_up_3_rom" for hierarchy "zelda_example:zelda|sword_up_3_rom:sword_up_3_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6888
Warning (10858): Verilog HDL warning at zelda_rom.sv(302): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 302
Info (12128): Elaborating entity "sword_up_3_palette" for hierarchy "zelda_example:zelda|sword_up_3_palette:sword_up_3_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6895
Info (12128): Elaborating entity "sword_up_4_rom" for hierarchy "zelda_example:zelda|sword_up_4_rom:sword_up_4_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6902
Warning (10858): Verilog HDL warning at zelda_rom.sv(318): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 318
Info (12128): Elaborating entity "sword_up_4_palette" for hierarchy "zelda_example:zelda|sword_up_4_palette:sword_up_4_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6909
Info (12128): Elaborating entity "sword_down_1_rom" for hierarchy "zelda_example:zelda|sword_down_1_rom:sword_down_1_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6918
Warning (10858): Verilog HDL warning at zelda_rom.sv(333): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 333
Info (12128): Elaborating entity "sword_down_1_palette" for hierarchy "zelda_example:zelda|sword_down_1_palette:sword_down_1_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6925
Info (12128): Elaborating entity "sword_down_2_rom" for hierarchy "zelda_example:zelda|sword_down_2_rom:sword_down_2_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6934
Warning (10858): Verilog HDL warning at zelda_rom.sv(348): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 348
Info (12128): Elaborating entity "sword_down_2_palette" for hierarchy "zelda_example:zelda|sword_down_2_palette:sword_down_2_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6941
Info (12128): Elaborating entity "sword_down_3_rom" for hierarchy "zelda_example:zelda|sword_down_3_rom:sword_down_3_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6948
Warning (10858): Verilog HDL warning at zelda_rom.sv(365): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 365
Info (12128): Elaborating entity "sword_down_3_palette" for hierarchy "zelda_example:zelda|sword_down_3_palette:sword_down_3_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6955
Info (12128): Elaborating entity "sword_down_4_rom" for hierarchy "zelda_example:zelda|sword_down_4_rom:sword_down_4_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6963
Warning (10858): Verilog HDL warning at zelda_rom.sv(381): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 381
Info (12128): Elaborating entity "sword_down_4_palette" for hierarchy "zelda_example:zelda|sword_down_4_palette:sword_down_4_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6970
Info (12128): Elaborating entity "sword_left_1_rom" for hierarchy "zelda_example:zelda|sword_left_1_rom:sword_left_1_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6983
Warning (10858): Verilog HDL warning at zelda_rom.sv(395): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 395
Info (12128): Elaborating entity "sword_left_1_palette" for hierarchy "zelda_example:zelda|sword_left_1_palette:sword_left_1_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 6990
Info (12128): Elaborating entity "sword_left_2_rom" for hierarchy "zelda_example:zelda|sword_left_2_rom:sword_left_2_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7001
Warning (10858): Verilog HDL warning at zelda_rom.sv(411): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 411
Info (12128): Elaborating entity "sword_left_2_palette" for hierarchy "zelda_example:zelda|sword_left_2_palette:sword_left_2_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7008
Info (12128): Elaborating entity "sword_left_3_rom" for hierarchy "zelda_example:zelda|sword_left_3_rom:sword_left_3_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7018
Warning (10858): Verilog HDL warning at zelda_rom.sv(427): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 427
Info (12128): Elaborating entity "sword_left_3_palette" for hierarchy "zelda_example:zelda|sword_left_3_palette:sword_left_3_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7025
Info (12128): Elaborating entity "sword_left_4_rom" for hierarchy "zelda_example:zelda|sword_left_4_rom:sword_left_4_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7037
Warning (10858): Verilog HDL warning at zelda_rom.sv(442): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 442
Info (12128): Elaborating entity "sword_left_4_palette" for hierarchy "zelda_example:zelda|sword_left_4_palette:sword_left_4_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7044
Info (12128): Elaborating entity "enemy_1_rom" for hierarchy "zelda_example:zelda|enemy_1_rom:enemy_1_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7052
Warning (10858): Verilog HDL warning at zelda_rom.sv(455): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 455
Info (12128): Elaborating entity "enemy_1_palette" for hierarchy "zelda_example:zelda|enemy_1_palette:enemy_1_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7059
Info (12128): Elaborating entity "knight_1_rom" for hierarchy "zelda_example:zelda|knight_1_rom:knight_1_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7070
Warning (10858): Verilog HDL warning at zelda_rom.sv(470): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 470
Info (12128): Elaborating entity "knight_1_palette" for hierarchy "zelda_example:zelda|knight_1_palette:knight_1_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7077
Info (12128): Elaborating entity "professor_rom" for hierarchy "zelda_example:zelda|professor_rom:professor_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7088
Warning (10858): Verilog HDL warning at zelda_rom.sv(485): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 485
Info (12128): Elaborating entity "professor_palette" for hierarchy "zelda_example:zelda|professor_palette:professor_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7095
Info (12128): Elaborating entity "background_2_rom" for hierarchy "zelda_example:zelda|background_2_rom:background_2_rom0" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7104
Warning (10858): Verilog HDL warning at zelda_rom.sv(499): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 499
Info (12128): Elaborating entity "background_2_palette" for hierarchy "zelda_example:zelda|background_2_palette:background_2_palette0" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7111
Info (12128): Elaborating entity "title_rom" for hierarchy "zelda_example:zelda|title_rom:title_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7119
Warning (10858): Verilog HDL warning at zelda_rom.sv(514): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 514
Info (12128): Elaborating entity "title_palette" for hierarchy "zelda_example:zelda|title_palette:title_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7126
Info (12128): Elaborating entity "Done_rom" for hierarchy "zelda_example:zelda|Done_rom:Done_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7139
Warning (10858): Verilog HDL warning at zelda_rom.sv(530): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 530
Info (12128): Elaborating entity "Done_palette" for hierarchy "zelda_example:zelda|Done_palette:Done_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7146
Info (12128): Elaborating entity "enemy_4_rom" for hierarchy "zelda_example:zelda|enemy_4_rom:enemy_4_rom" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7156
Warning (10858): Verilog HDL warning at zelda_rom.sv(545): object memory used but never assigned File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_rom.sv Line: 545
Info (12128): Elaborating entity "enemy_4_palette" for hierarchy "zelda_example:zelda|enemy_4_palette:enemy_4_palette" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 7163
Info (12128): Elaborating entity "enemy_ball" for hierarchy "enemy_ball:enemy0" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 264
Info (12128): Elaborating entity "enemy2_ball" for hierarchy "enemy2_ball:enemy1" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 273
Info (12128): Elaborating entity "enemy3_ball" for hierarchy "enemy3_ball:enemy2" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 282
Info (12128): Elaborating entity "enemy4_ball" for hierarchy "enemy4_ball:enemy5" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 291
Info (12128): Elaborating entity "ISDU" for hierarchy "ISDU:dead0" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 300
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "zelda_example:zelda|right1_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 70
    Warning (12110): Net "zelda_example:zelda|left1_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 78
    Warning (12110): Net "zelda_example:zelda|left2_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 86
    Warning (12110): Net "zelda_example:zelda|final_up2_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 95
    Warning (12110): Net "zelda_example:zelda|final_down2_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 103
    Warning (12110): Net "zelda_example:zelda|final_right2_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 112
    Warning (12110): Net "zelda_example:zelda|sword_right1_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 123
    Warning (12110): Net "zelda_example:zelda|sword_right2_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 134
    Warning (12110): Net "zelda_example:zelda|sword_right3_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 144
    Warning (12110): Net "zelda_example:zelda|sword_right4_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 155
    Warning (12110): Net "zelda_example:zelda|sword_up1_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 165
    Warning (12110): Net "zelda_example:zelda|sword_up2_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 176
    Warning (12110): Net "zelda_example:zelda|sword_up3_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 186
    Warning (12110): Net "zelda_example:zelda|sword_up4_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 197
    Warning (12110): Net "zelda_example:zelda|sword_down1_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 206
    Warning (12110): Net "zelda_example:zelda|sword_down2_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 217
    Warning (12110): Net "zelda_example:zelda|sword_down3_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 227
    Warning (12110): Net "zelda_example:zelda|sword_down4_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 238
    Warning (12110): Net "zelda_example:zelda|sword_left1_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 249
    Warning (12110): Net "zelda_example:zelda|sword_left2_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 259
    Warning (12110): Net "zelda_example:zelda|sword_left3_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 269
    Warning (12110): Net "zelda_example:zelda|sword_left4_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 279
    Warning (12110): Net "zelda_example:zelda|enemy_1_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 291
    Warning (12110): Net "zelda_example:zelda|enemy_2_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 306
    Warning (12110): Net "zelda_example:zelda|enemy_3_q[4]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 321
    Warning (12110): Net "zelda_example:zelda|enemy_3_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 321
    Warning (12110): Net "zelda_example:zelda|background_2_q[5]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 337
    Warning (12110): Net "zelda_example:zelda|rom_q[6]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 393
    Warning (12110): Net "zelda_example:zelda|rom_q[5]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 393
    Warning (12110): Net "zelda_example:zelda|rom_q[4]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 393
    Warning (12110): Net "zelda_example:zelda|zelda_right_2_rom_q[3]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 397
    Warning (12110): Net "zelda_example:zelda|final_bc_q[6]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 399
    Warning (12110): Net "zelda_example:zelda|final_bc_q[5]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 399
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Red[7]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Red[6]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Red[5]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Red[4]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[7]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[6]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[5]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[4]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[7]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[6]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[5]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[4]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Red[7]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Red[6]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Red[5]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Red[4]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[7]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[6]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[5]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[4]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[7]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[6]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[5]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[4]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Red[7]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Red[6]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Red[5]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Red[4]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[7]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[6]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[5]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[4]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[7]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[6]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[5]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[4]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Red[7]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Red[6]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Red[5]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Red[4]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[7]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[6]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[5]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Blue[4]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[7]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[6]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[5]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
    Warning (12110): Net "Green[4]" is missing source, defaulting to GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 75
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.04.16:40:24 Progress: Loading slda622997a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda622997a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/ip/slda622997a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/ip/slda622997a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (19000): Inferred 17 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|title_rom:title_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 40000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./title/title.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|final_background_rom:final_background_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 40000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./final_background/final_background.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|background_2_rom:background_2_rom0|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 40000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./background_2/background_2.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|enemy_4_rom:enemy_4_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./enemy_4/enemy_4.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|Done_rom:Done_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 90000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./Done/Done.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|up1_rom:up1_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./up1/up1.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|final_down1_rom:down1_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./final_down1/final_down1.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|sword_up_3_rom:sword_up_3_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./sword_up_3/sword_up_3.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|sword_up_4_rom:sword_up_4_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./sword_up_4/sword_up_4.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|sword_down_1_rom:sword_down_1_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./sword_down_1/sword_down_1.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|sword_down_2_rom:sword_down_2_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./sword_down_2/sword_down_2.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|sword_down_3_rom:sword_down_3_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./sword_down_3/sword_down_3.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|sword_down_4_rom:sword_down_4_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./sword_down_4/sword_down_4.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|sword_left_1_rom:sword_left_1_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./sword_left_1/sword_left_1.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|sword_left_2_rom:sword_left_2_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./sword_left_2/sword_left_2.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|sword_left_3_rom:sword_left_3_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./sword_left_3/sword_left_3.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "zelda_example:zelda|sword_left_4_rom:sword_left_4_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./sword_left_4/sword_left_4.mif
Info (278001): Inferred 10 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "zelda_example:zelda|Mult3" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 351
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "zelda_example:zelda|Div2" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 351
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "zelda_example:zelda|Mult6" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 362
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "zelda_example:zelda|Div4" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 362
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "zelda_example:zelda|Mult4" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 351
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "zelda_example:zelda|Div3" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 351
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "zelda_example:zelda|Mult5" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 351
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "zelda_example:zelda|Mult7" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 362
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "zelda_example:zelda|Div5" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 362
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "zelda_example:zelda|Mult8" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 362
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|title_rom:title_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|title_rom:title_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "40000"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./title/title.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_od41.tdf
    Info (12023): Found entity 1: altsyncram_od41 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_od41.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7j9.tdf
    Info (12023): Found entity 1: decode_7j9 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/decode_7j9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_r1b.tdf
    Info (12023): Found entity 1: mux_r1b File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/mux_r1b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|final_background_rom:final_background_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|final_background_rom:final_background_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "40000"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./final_background/final_background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6k61.tdf
    Info (12023): Found entity 1: altsyncram_6k61 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_6k61.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|background_2_rom:background_2_rom0|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|background_2_rom:background_2_rom0|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "40000"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./background_2/background_2.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mm51.tdf
    Info (12023): Found entity 1: altsyncram_mm51 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_mm51.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|enemy_4_rom:enemy_4_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|enemy_4_rom:enemy_4_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./enemy_4/enemy_4.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2l41.tdf
    Info (12023): Found entity 1: altsyncram_2l41 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_2l41.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|Done_rom:Done_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|Done_rom:Done_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "90000"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./Done/Done.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6641.tdf
    Info (12023): Found entity 1: altsyncram_6641 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_6641.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lk9.tdf
    Info (12023): Found entity 1: decode_lk9 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/decode_lk9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/mux_93b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|up1_rom:up1_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|up1_rom:up1_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./up1/up1.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cr31.tdf
    Info (12023): Found entity 1: altsyncram_cr31 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_cr31.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|final_down1_rom:down1_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|final_down1_rom:down1_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./final_down1/final_down1.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4f51.tdf
    Info (12023): Found entity 1: altsyncram_4f51 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_4f51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|sword_up_3_rom:sword_up_3_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|sword_up_3_rom:sword_up_3_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./sword_up_3/sword_up_3.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9a51.tdf
    Info (12023): Found entity 1: altsyncram_9a51 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_9a51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|sword_up_4_rom:sword_up_4_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|sword_up_4_rom:sword_up_4_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./sword_up_4/sword_up_4.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ba51.tdf
    Info (12023): Found entity 1: altsyncram_ba51 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_ba51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|sword_down_1_rom:sword_down_1_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|sword_down_1_rom:sword_down_1_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./sword_down_1/sword_down_1.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bn51.tdf
    Info (12023): Found entity 1: altsyncram_bn51 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_bn51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|sword_down_2_rom:sword_down_2_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|sword_down_2_rom:sword_down_2_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./sword_down_2/sword_down_2.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dn51.tdf
    Info (12023): Found entity 1: altsyncram_dn51 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_dn51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|sword_down_3_rom:sword_down_3_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|sword_down_3_rom:sword_down_3_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./sword_down_3/sword_down_3.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fn51.tdf
    Info (12023): Found entity 1: altsyncram_fn51 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_fn51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|sword_down_4_rom:sword_down_4_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|sword_down_4_rom:sword_down_4_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./sword_down_4/sword_down_4.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hn51.tdf
    Info (12023): Found entity 1: altsyncram_hn51 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_hn51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|sword_left_1_rom:sword_left_1_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|sword_left_1_rom:sword_left_1_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./sword_left_1/sword_left_1.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hm51.tdf
    Info (12023): Found entity 1: altsyncram_hm51 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_hm51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|sword_left_2_rom:sword_left_2_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|sword_left_2_rom:sword_left_2_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./sword_left_2/sword_left_2.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jm51.tdf
    Info (12023): Found entity 1: altsyncram_jm51 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_jm51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|sword_left_3_rom:sword_left_3_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|sword_left_3_rom:sword_left_3_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./sword_left_3/sword_left_3.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lm51.tdf
    Info (12023): Found entity 1: altsyncram_lm51 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_lm51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|sword_left_4_rom:sword_left_4_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "zelda_example:zelda|sword_left_4_rom:sword_left_4_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./sword_left_4/sword_left_4.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nm51.tdf
    Info (12023): Found entity 1: altsyncram_nm51 File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/altsyncram_nm51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult3" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 351
Info (12133): Instantiated megafunction "zelda_example:zelda|lpm_mult:Mult3" with the following parameter: File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 351
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult3" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult3" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult3" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf
    Info (12023): Found entity 1: add_sub_brg File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/add_sub_brg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult3" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult3" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf
    Info (12023): Found entity 1: add_sub_frg File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/add_sub_frg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult3" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|lpm_divide:Div2" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 351
Info (12133): Instantiated megafunction "zelda_example:zelda|lpm_divide:Div2" with the following parameter: File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 351
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf
    Info (12023): Found entity 1: lpm_divide_7vl File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/lpm_divide_7vl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/alt_u_div_ske.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult6" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 362
Info (12133): Instantiated megafunction "zelda_example:zelda|lpm_mult:Mult6" with the following parameter: File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 362
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult6|multcore:mult_core", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult6" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult6" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult6" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf
    Info (12023): Found entity 1: add_sub_crg File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/add_sub_crg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult6" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult6" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_grg.tdf
    Info (12023): Found entity 1: add_sub_grg File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/add_sub_grg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult6|altshift:external_latency_ffs", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult6" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|lpm_divide:Div4" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 362
Info (12133): Instantiated megafunction "zelda_example:zelda|lpm_divide:Div4" with the following parameter: File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 362
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8vl.tdf
    Info (12023): Found entity 1: lpm_divide_8vl File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/lpm_divide_8vl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/sign_div_unsign_anh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uke.tdf
    Info (12023): Found entity 1: alt_u_div_uke File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/alt_u_div_uke.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|lpm_divide:Div3" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 351
Info (12133): Instantiated megafunction "zelda_example:zelda|lpm_divide:Div3" with the following parameter: File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 351
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vtl.tdf
    Info (12023): Found entity 1: lpm_divide_vtl File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/lpm_divide_vtl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1mh File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/sign_div_unsign_1mh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cie.tdf
    Info (12023): Found entity 1: alt_u_div_cie File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/alt_u_div_cie.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult5" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 351
Info (12133): Instantiated megafunction "zelda_example:zelda|lpm_mult:Mult5" with the following parameter: File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 351
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult5" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult5" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult5" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult5" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult5|altshift:external_latency_ffs", which is child of megafunction instantiation "zelda_example:zelda|lpm_mult:Mult5" File: c:/users/pitch/.cisco/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|lpm_divide:Div5" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 362
Info (12133): Instantiated megafunction "zelda_example:zelda|lpm_divide:Div5" with the following parameter: File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 362
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0ul.tdf
    Info (12023): Found entity 1: lpm_divide_0ul File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/lpm_divide_0ul.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2mh File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/sign_div_unsign_2mh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eie.tdf
    Info (12023): Found entity 1: alt_u_div_eie File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/alt_u_div_eie.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "zelda_example:zelda|lpm_mult:Mult8" File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 362
Info (12133): Instantiated megafunction "zelda_example:zelda|lpm_mult:Mult8" with the following parameter: File: C:/Users/pitch/Desktop/quartus/lab_6.1/zelda/zelda_example.sv Line: 362
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6qs.tdf
    Info (12023): Found entity 1: mult_6qs File: C:/Users/pitch/Desktop/quartus/lab_6.1/db/mult_6qs.tdf Line: 28
Warning (12241): 67 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[7]" and its non-tri-state driver. File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 59
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "ARDUINO_IO[6]" is fed by VCC File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
Info (13000): Registers with preset signals will power-up high File: C:/Users/pitch/Desktop/quartus/lab_6.1/lab62soc/synthesis/submodules/lab62soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[6]~synth" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13010): Node "ARDUINO_IO[7]~synth" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 53
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 59
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 24
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 24
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 24
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 24
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 25
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 25
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 25
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 25
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 25
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 25
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 25
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 25
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 26
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 26
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 26
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 26
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 26
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 27
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 27
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 27
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 27
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 27
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 27
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 27
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 27
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 28
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 28
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 28
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 28
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 28
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 28
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 28
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 29
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 29
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 33
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 433 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 209 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CLK_10 -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[10] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[11] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[12] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[13] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[14] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[15] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to ARDUINO_RESET_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[10] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[11] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[12] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[13] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[14] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[15] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[16] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[17] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[18] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[19] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[20] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[21] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[22] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[23] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[24] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[25] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[26] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[27] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[28] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[29] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[30] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[31] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[32] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[33] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[34] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[35] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_CS_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_INT[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_INT[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_SCLK -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_SDI -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_SDO -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to KEY[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to KEY[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MAX10_CLK1_50 -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MAX10_CLK2_50 -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/pitch/Desktop/quartus/lab_6.1/output_files/ece385_lab6_1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/pitch/Desktop/quartus/lab_6.1/Lab 62 provided files/lab62.sv Line: 18
Info (21057): Implemented 14757 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 14324 logic cells
    Info (21064): Implemented 284 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 478 warnings
    Info: Peak virtual memory: 5097 megabytes
    Info: Processing ended: Thu May 04 16:41:03 2023
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:00:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/pitch/Desktop/quartus/lab_6.1/output_files/ece385_lab6_1.map.smsg.


