Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:\PROJECT\Physicaloid\c85_peridot\fpga\sample_armrobot --output-directory=C:\PROJECT\Physicaloid\c85_peridot\fpga\sample_armrobot\motor_controller_core --report-file=bsf:C:\PROJECT\Physicaloid\c85_peridot\fpga\sample_armrobot\motor_controller_core\motor_controller_core.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:\PROJECT\Physicaloid\c85_peridot\fpga\sample_armrobot\motor_controller_core.qsys
Progress: Loading sample_armrobot/motor_controller_core.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding peridot_bridge [peridot_avalon_bridge 0.9]
Progress: Parameterizing module peridot_bridge
Progress: Adding motor_ch1 [altera_avalon_pio 14.0]
Progress: Parameterizing module motor_ch1
Progress: Adding motor_ch2 [altera_avalon_pio 14.0]
Progress: Parameterizing module motor_ch2
Progress: Adding motor_ch3 [altera_avalon_pio 14.0]
Progress: Parameterizing module motor_ch3
Progress: Adding motor_ch4 [altera_avalon_pio 14.0]
Progress: Parameterizing module motor_ch4
Progress: Adding motor_ch5 [altera_avalon_pio 14.0]
Progress: Parameterizing module motor_ch5
Progress: Adding pwmled [altera_avalon_pio 14.0]
Progress: Parameterizing module pwmled
Progress: Adding sysled [altera_avalon_pio 14.0]
Progress: Parameterizing module sysled
Progress: Adding sysid [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: motor_controller_core.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: motor_controller_core.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\PROJECT\Physicaloid\c85_peridot\fpga\sample_armrobot --output-directory=C:\PROJECT\Physicaloid\c85_peridot\fpga\sample_armrobot\motor_controller_core\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\PROJECT\Physicaloid\c85_peridot\fpga\sample_armrobot\motor_controller_core\motor_controller_core.html --report-file=sopcinfo:C:\PROJECT\Physicaloid\c85_peridot\fpga\sample_armrobot\motor_controller_core.sopcinfo --report-file=cmp:C:\PROJECT\Physicaloid\c85_peridot\fpga\sample_armrobot\motor_controller_core\motor_controller_core.cmp --report-file=qip:C:\PROJECT\Physicaloid\c85_peridot\fpga\sample_armrobot\motor_controller_core\synthesis\motor_controller_core.qip --report-file=svd:C:\PROJECT\Physicaloid\c85_peridot\fpga\sample_armrobot\motor_controller_core\synthesis\motor_controller_core.svd --report-file=regmap:C:\PROJECT\Physicaloid\c85_peridot\fpga\sample_armrobot\motor_controller_core\synthesis\motor_controller_core.regmap --report-file=xml:C:\PROJECT\Physicaloid\c85_peridot\fpga\sample_armrobot\motor_controller_core\motor_controller_core.xml --report-file=debuginfo:C:\PROJECT\Physicaloid\c85_peridot\fpga\sample_armrobot\motor_controller_core\synthesis\motor_controller_core.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:\PROJECT\Physicaloid\c85_peridot\fpga\sample_armrobot\motor_controller_core.qsys --language=VHDL
Progress: Loading sample_armrobot/motor_controller_core.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding peridot_bridge [peridot_avalon_bridge 0.9]
Progress: Parameterizing module peridot_bridge
Progress: Adding motor_ch1 [altera_avalon_pio 14.0]
Progress: Parameterizing module motor_ch1
Progress: Adding motor_ch2 [altera_avalon_pio 14.0]
Progress: Parameterizing module motor_ch2
Progress: Adding motor_ch3 [altera_avalon_pio 14.0]
Progress: Parameterizing module motor_ch3
Progress: Adding motor_ch4 [altera_avalon_pio 14.0]
Progress: Parameterizing module motor_ch4
Progress: Adding motor_ch5 [altera_avalon_pio 14.0]
Progress: Parameterizing module motor_ch5
Progress: Adding pwmled [altera_avalon_pio 14.0]
Progress: Parameterizing module pwmled
Progress: Adding sysled [altera_avalon_pio 14.0]
Progress: Parameterizing module sysled
Progress: Adding sysid [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: motor_controller_core.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: motor_controller_core.sysid: Time stamp will be automatically updated when this component is generated.
Info: motor_controller_core: Generating motor_controller_core "motor_controller_core" for QUARTUS_SYNTH
Info: peridot_bridge: "motor_controller_core" instantiated peridot_avalon_bridge "peridot_bridge"
Info: motor_ch1: Starting RTL generation for module 'motor_controller_core_motor_ch1'
Info: motor_ch1:   Generation command is [exec C:/develop/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/develop/altera/14.0/quartus/bin64/perl/lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin/europa -I C:/develop/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=motor_controller_core_motor_ch1 --dir=C:/Users/Regulus/AppData/Local/Temp/alt6311_1113871608358529831.dir/0002_motor_ch1_gen/ --quartus_dir=C:/develop/altera/14.0/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6311_1113871608358529831.dir/0002_motor_ch1_gen//motor_controller_core_motor_ch1_component_configuration.pl  --do_build_sim=0  ]
Info: motor_ch1: Done RTL generation for module 'motor_controller_core_motor_ch1'
Info: motor_ch1: "motor_controller_core" instantiated altera_avalon_pio "motor_ch1"
Info: pwmled: Starting RTL generation for module 'motor_controller_core_pwmled'
Info: pwmled:   Generation command is [exec C:/develop/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/develop/altera/14.0/quartus/bin64/perl/lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin/europa -I C:/develop/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=motor_controller_core_pwmled --dir=C:/Users/Regulus/AppData/Local/Temp/alt6311_1113871608358529831.dir/0003_pwmled_gen/ --quartus_dir=C:/develop/altera/14.0/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6311_1113871608358529831.dir/0003_pwmled_gen//motor_controller_core_pwmled_component_configuration.pl  --do_build_sim=0  ]
Info: pwmled: Done RTL generation for module 'motor_controller_core_pwmled'
Info: pwmled: "motor_controller_core" instantiated altera_avalon_pio "pwmled"
Info: sysled: Starting RTL generation for module 'motor_controller_core_sysled'
Info: sysled:   Generation command is [exec C:/develop/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/develop/altera/14.0/quartus/bin64/perl/lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin/europa -I C:/develop/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=motor_controller_core_sysled --dir=C:/Users/Regulus/AppData/Local/Temp/alt6311_1113871608358529831.dir/0004_sysled_gen/ --quartus_dir=C:/develop/altera/14.0/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6311_1113871608358529831.dir/0004_sysled_gen//motor_controller_core_sysled_component_configuration.pl  --do_build_sim=0  ]
Info: sysled: Done RTL generation for module 'motor_controller_core_sysled'
Info: sysled: "motor_controller_core" instantiated altera_avalon_pio "sysled"
Info: sysid: "motor_controller_core" instantiated altera_avalon_sysid_qsys "sysid"
Info: mm_interconnect_0: "motor_controller_core" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "motor_controller_core" instantiated altera_reset_controller "rst_controller"
Info: peridot_bridge_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "peridot_bridge_avalon_master_translator"
Info: motor_ch1_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "motor_ch1_s1_translator"
Info: peridot_bridge_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "peridot_bridge_avalon_master_agent"
Info: motor_ch1_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "motor_ch1_s1_agent"
Info: motor_ch1_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "motor_ch1_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: peridot_bridge_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "peridot_bridge_avalon_master_limiter"
Info: Reusing file C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_armrobot/motor_controller_core/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_armrobot/motor_controller_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: motor_controller_core: Done "motor_controller_core" with 20 modules, 31 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
