// Seed: 3523094991
module module_0 (
    input wire id_0,
    input wand id_1,
    output supply0 id_2
);
  assign id_2 = (1 > 1 - 1);
  assign module_1.type_2 = 0;
  generate
    assign id_2 = id_1;
  endgenerate
endmodule
module module_0 (
    output wor   id_0,
    output logic id_1,
    output wor   id_2,
    input  tri1  id_3,
    output wire  id_4,
    input  logic module_1,
    input  wire  id_6,
    input  tri   id_7,
    input  logic id_8,
    output logic id_9,
    input  tri   id_10,
    input  wand  id_11
    , id_13
);
  logic id_14;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_4
  );
  assign id_9 = 1 * 1 - 1;
  always @(*) begin : LABEL_0
    id_1 <= id_13 == id_11;
    id_9 = id_5;
    force id_0 = id_8;
    `define pp_15 0
    $display({1 - id_5, 1});
    id_9 = id_14;
    wait (1 == id_14);
    id_9 <= 1 == 1;
  end
endmodule
