#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov 14 15:41:18 2023
# Process ID: 26532
# Current directory: C:/Users/Miles/Desktop/Interface_Technology/Verilog_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16164 C:\Users\Miles\Desktop\Interface_Technology\Verilog_1\project_2.xpr
# Log file: C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/vivado.log
# Journal file: C:/Users/Miles/Desktop/Interface_Technology/Verilog_1\vivado.jou
# Running On: Chenxuan-RazerBlade, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA:1.0 VGA_0
endgroup
set_property location {2 419 1209} [get_bd_cells VGA_0]
startgroup
set_property CONFIG.NUM_MI {5} [get_bd_cells axi_interconnect_0]
endgroup
delete_bd_objs [get_bd_cells VGA_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/lab_src c:/Users/Miles/Desktop/Interface_Technology/ip_repo c:/Users/Miles/Desktop/Interface_Technology/PWM} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/lab_src C:/Users/Miles/Desktop/Interface_Technology/VGA c:/Users/Miles/Desktop/Interface_Technology/ip_repo c:/Users/Miles/Desktop/Interface_Technology/PWM} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA_v1_0:1.0 VGA_v1_0_0
endgroup
set_property location {2 381 1194} [get_bd_cells VGA_v1_0_0]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins VGA_v1_0_0/s00_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins VGA_v1_0_0/s00_axi_aresetn]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M04_AXI] [get_bd_intf_pins VGA_v1_0_0/s00_axi]
report_ip_status -name ip_status 
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/M04_ACLK]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/M04_ARESETN]
startgroup
make_bd_pins_external  [get_bd_pins VGA_v1_0_0/vga]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins VGA_v1_0_0/v_sync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins VGA_v1_0_0/h_sync]
endgroup
set_property name h_sync [get_bd_ports h_sync_0]
set_property name v_sync [get_bd_ports v_sync_0]
set_property name vga [get_bd_ports vga_0]
save_bd_design
assign_bd_address -target_address_space /axi2wb_intcon_wrapper_0/o_user_axi4 [get_bd_addr_segs VGA_v1_0_0/s00_axi/reg0] -force
set_property offset 0x80180000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_VGA_v1_0_0_reg0}]
set_property range 64K [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_VGA_v1_0_0_reg0}]
validate_bd_design
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_xbar_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_VGA_v1_0_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_VGA_v1_0_0_0_synth_1 swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 swerv_soc_xbar_0_synth_1 -jobs 16
wait_on_run swerv_soc_VGA_v1_0_0_0_synth_1
wait_on_run swerv_soc_auto_ds_0_synth_1
wait_on_run swerv_soc_auto_pc_0_synth_1
wait_on_run swerv_soc_xbar_0_synth_1
export_simulation -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files -ipstatic_source_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
