module uart_top( 
    wb_clk_i, 
 
    // Wishbone signals
    wb_rst_i,    wb_adr_i,    wb_dat_i,    wb_dat_o,    wb_we_i,    wb_stb_i,    wb_cyc_i,    wb_ack_o,    wb_sel_i, 
    int_o,    // interrupt request
 
    // UART	signals
    // serial input/output
    stx_pad_o,    srx_pad_i, 
 
    // modem signals
    rts_pad_o,    cts_pad_i,    dtr_pad_o,    dsr_pad_i,    ri_pad_i,    dcd_pad_i 
 

); 
 
    //parameter 							 uart_data_width = `UART_DATA_WIDTH;
    //parameter 							 uart_addr_width = `UART_ADDR_WIDTH;
 
endmodule <EOF>