<stg><name>fiat_25519_carry_square_Pipeline_ARRAY_WRITE</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln126_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln126

]]></Node>
<StgValue><ssdm name="sext_ln126_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln126_cast = sext i62 %sext_ln126_read

]]></Node>
<StgValue><ssdm name="sext_ln126_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_12, i32 0, i32 0, void @empty, i32 0, i32 10, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc681

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc681:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc681:4 %icmp_ln126 = icmp_eq  i4 %i_2, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc681:5 %add_ln126 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc681:6 %br_ln126 = br i1 %icmp_ln126, void %for.inc681.split, void %for.end683.exitStub

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="4">
<![CDATA[
for.inc681.split:0 %i_3_cast = zext i4 %i_2

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc681.split:3 %out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="out1_w_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="27" op_0_bw="4">
<![CDATA[
for.inc681.split:4 %out1_w_load = load i4 %out1_w_addr

]]></Node>
<StgValue><ssdm name="out1_w_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc681.split:7 %store_ln126 = store i4 %add_ln126, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc681:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc681:2 %mem_addr = getelementptr i32 %mem, i64 %sext_ln126_cast

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc681:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="27" op_0_bw="4">
<![CDATA[
for.inc681.split:4 %out1_w_load = load i4 %out1_w_addr

]]></Node>
<StgValue><ssdm name="out1_w_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
for.end683.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc681.split:1 %speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln126"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc681.split:2 %specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="27">
<![CDATA[
for.inc681.split:5 %zext_ln128 = zext i27 %out1_w_load

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc681.split:6 %write_ln128 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %mem_addr, i32 %zext_ln128, i4 15

]]></Node>
<StgValue><ssdm name="write_ln128"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc681.split:8 %br_ln126 = br void %for.inc681

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="mem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="43" name="sext_ln126" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln126"/></StgValue>
</port>
<port id="44" name="out1_w" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out1_w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="StgValue_45" to="i" fromId="45" toId="6">
</dataflow>
<dataflow id="48" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln126_read" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="sext_ln126" to="sext_ln126_read" fromId="43" toId="7">
</dataflow>
<dataflow id="50" from="sext_ln126_read" to="sext_ln126_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="53" from="mem" to="specinterface_ln0" fromId="42" toId="9">
</dataflow>
<dataflow id="55" from="empty_12" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="58" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="60" from="empty" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="61" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="67" from="empty_1" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="68" from="empty" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="74" from="empty" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="75" from="empty" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_79" to="store_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="i" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="82" from="i" to="i_2" fromId="6" toId="12">
</dataflow>
<dataflow id="83" from="i_2" to="icmp_ln126" fromId="12" toId="13">
</dataflow>
<dataflow id="85" from="StgValue_84" to="icmp_ln126" fromId="84" toId="13">
</dataflow>
<dataflow id="86" from="i_2" to="add_ln126" fromId="12" toId="14">
</dataflow>
<dataflow id="88" from="StgValue_87" to="add_ln126" fromId="87" toId="14">
</dataflow>
<dataflow id="89" from="icmp_ln126" to="br_ln126" fromId="13" toId="15">
</dataflow>
<dataflow id="90" from="i_2" to="i_3_cast" fromId="12" toId="16">
</dataflow>
<dataflow id="91" from="out1_w" to="out1_w_addr" fromId="44" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_92" to="out1_w_addr" fromId="92" toId="17">
</dataflow>
<dataflow id="94" from="i_3_cast" to="out1_w_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="95" from="out1_w_addr" to="out1_w_load" fromId="17" toId="18">
</dataflow>
<dataflow id="96" from="add_ln126" to="store_ln126" fromId="14" toId="19">
</dataflow>
<dataflow id="97" from="i" to="store_ln126" fromId="6" toId="19">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="20">
</dataflow>
<dataflow id="100" from="mem" to="specbitsmap_ln0" fromId="42" toId="20">
</dataflow>
<dataflow id="101" from="mem" to="mem_addr" fromId="42" toId="21">
</dataflow>
<dataflow id="102" from="sext_ln126_cast" to="mem_addr" fromId="8" toId="21">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="105" from="StgValue_76" to="specpipeline_ln0" fromId="76" toId="22">
</dataflow>
<dataflow id="106" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="22">
</dataflow>
<dataflow id="107" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="22">
</dataflow>
<dataflow id="108" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="22">
</dataflow>
<dataflow id="110" from="p_str" to="specpipeline_ln0" fromId="109" toId="22">
</dataflow>
<dataflow id="111" from="out1_w_addr" to="out1_w_load" fromId="17" toId="23">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln126" fromId="112" toId="24">
</dataflow>
<dataflow id="115" from="StgValue_114" to="speclooptripcount_ln126" fromId="114" toId="24">
</dataflow>
<dataflow id="116" from="StgValue_114" to="speclooptripcount_ln126" fromId="114" toId="24">
</dataflow>
<dataflow id="117" from="StgValue_114" to="speclooptripcount_ln126" fromId="114" toId="24">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopName" to="specloopname_ln126" fromId="118" toId="25">
</dataflow>
<dataflow id="121" from="empty_8" to="specloopname_ln126" fromId="120" toId="25">
</dataflow>
<dataflow id="122" from="out1_w_load" to="zext_ln128" fromId="23" toId="26">
</dataflow>
<dataflow id="124" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln128" fromId="123" toId="27">
</dataflow>
<dataflow id="125" from="mem_addr" to="write_ln128" fromId="21" toId="27">
</dataflow>
<dataflow id="126" from="zext_ln128" to="write_ln128" fromId="26" toId="27">
</dataflow>
<dataflow id="128" from="StgValue_127" to="write_ln128" fromId="127" toId="27">
</dataflow>
<dataflow id="129" from="icmp_ln126" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="130" from="icmp_ln126" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
