
---------- Begin Simulation Statistics ----------
final_tick                                 3136146800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183205                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408900                       # Number of bytes of host memory used
host_op_rate                                   341140                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    43.12                       # Real time elapsed on the host
host_tick_rate                               72726655                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7900208                       # Number of instructions simulated
sim_ops                                      14710756                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003136                       # Number of seconds simulated
sim_ticks                                  3136146800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1437888                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             35358                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1350252                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             849149                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1437888                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           588739                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1678210                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  159781                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        16773                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7069124                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5117567                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             35451                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1502438                       # Number of branches committed
system.cpu.commit.bw_lim_events               2522023                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1016                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1091935                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              7900208                       # Number of instructions committed
system.cpu.commit.committedOps               14710756                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7324624                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.008397                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.721006                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2451072     33.46%     33.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       941528     12.85%     46.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       548867      7.49%     53.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       861134     11.76%     65.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2522023     34.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7324624                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     177177                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               156485                       # Number of function calls committed.
system.cpu.commit.int_insts                  14574137                       # Number of committed integer instructions.
system.cpu.commit.loads                       1996846                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20954      0.14%      0.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11446436     77.81%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           35288      0.24%     78.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38415      0.26%     78.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          13051      0.09%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1520      0.01%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6414      0.04%     78.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11571      0.08%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12578      0.09%     78.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          86777      0.59%     79.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1256      0.01%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1976510     13.44%     92.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1026821      6.98%     99.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20336      0.14%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12829      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          14710756                       # Class of committed instruction
system.cpu.commit.refs                        3036496                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     7900208                       # Number of Instructions Simulated
system.cpu.committedOps                      14710756                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.992426                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.992426                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8460                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33973                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50150                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4738                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1172840                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               16088799                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1957914                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4329841                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  35539                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                128225                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2088965                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1937                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1075126                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           190                       # TLB misses on write requests
system.cpu.fetch.Branches                     1678210                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1185503                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5596376                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6277                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        8833429                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           635                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   71078                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.214047                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1991645                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1008930                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.126660                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7624359                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.151075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.874576                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3009145     39.47%     39.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   353997      4.64%     44.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   262868      3.45%     47.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   472564      6.20%     53.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3525785     46.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7624359                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    283727                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   158163                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    800063600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    800063600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    800063600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    800063600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    800063600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    800063600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     15598800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     15598400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1614800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1614400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1614400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1614000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     12674400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     12696800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     12540800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     12505600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    318430400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    318416000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    318480000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    318404000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     6162184400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          216009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                40672                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1543061                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.961794                       # Inst execution rate
system.cpu.iew.exec_refs                      3165848                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1075110                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  741112                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2129381                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1988                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1012                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1095099                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            15802630                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2090738                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             51883                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              15381189                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3394                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10043                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  35539                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16331                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           627                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           117103                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          505                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       132533                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        55448                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            103                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        28620                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          12052                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  17190430                       # num instructions consuming a value
system.cpu.iew.wb_count                      15357081                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620482                       # average fanout of values written-back
system.cpu.iew.wb_producers                  10666347                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.958719                       # insts written-back per cycle
system.cpu.iew.wb_sent                       15364475                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 24280009                       # number of integer regfile reads
system.cpu.int_regfile_writes                12692258                       # number of integer regfile writes
system.cpu.ipc                               1.007632                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.007632                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27611      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              12000955     77.76%     77.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                35450      0.23%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42543      0.28%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               14563      0.09%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1581      0.01%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6979      0.05%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15335      0.10%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14147      0.09%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               87294      0.57%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2289      0.01%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2076962     13.46%     92.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1066747      6.91%     99.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26169      0.17%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14450      0.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               15433075                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  193818                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              388901                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       190431                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             234223                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               15211646                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           38121899                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     15166650                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          16660371                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   15798929                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  15433075                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                3701                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1091863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20294                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2685                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1509498                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7624359                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.024180                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.572315                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2165700     28.41%     28.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              827385     10.85%     39.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1298067     17.03%     56.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1323272     17.36%     73.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2009935     26.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7624359                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.968412                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1185615                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           368                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             28917                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            27925                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2129381                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1095099                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6251918                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    855                       # number of misc regfile writes
system.cpu.numCycles                          7840368                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                    160                       # Number of system calls
system.cpu.rename.BlockCycles                  913324                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              17198485                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               68                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  86681                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2031125                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17252                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4416                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              39847770                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               15994629                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            18880465                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4373044                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  95982                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  35539                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                247186                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1681957                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            318380                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         25436617                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          24141                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1171                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    309281                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1231                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     20605292                       # The number of ROB reads
system.cpu.rob.rob_writes                    31907047                       # The number of ROB writes
system.cpu.timesIdled                           13474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        51410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          476                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         104101                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              476                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          692                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            692                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               80                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10389                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24894                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3136146800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12623                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1415                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8974                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1882                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1882                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12623                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        39399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        39399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1018880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1018880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1018880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14505                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14505    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14505                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12249166                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy           31458234                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3136146800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               50061                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4855                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             57038                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1012                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2629                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2629                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          50062                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       102696                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        54089                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  156785                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2196352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1395584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3591936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11501                       # Total snoops (count)
system.l2bus.snoopTraffic                       90944                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              64186                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.007634                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.087040                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    63696     99.24%     99.24% # Request fanout histogram
system.l2bus.snoop_fanout::1                      490      0.76%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                64186                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            22047198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             45931504                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            41183595                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      3136146800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3136146800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1150427                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1150427                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1150427                       # number of overall hits
system.cpu.icache.overall_hits::total         1150427                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        35075                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35075                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        35075                       # number of overall misses
system.cpu.icache.overall_misses::total         35075                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    510968400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    510968400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    510968400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    510968400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1185502                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1185502                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1185502                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1185502                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.029587                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029587                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.029587                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029587                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14567.880257                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14567.880257                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14567.880257                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14567.880257                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          276                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          756                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          756                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          756                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          756                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        34319                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        34319                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        34319                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        34319                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    450524400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    450524400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    450524400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    450524400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.028949                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.028949                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.028949                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.028949                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13127.550337                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13127.550337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13127.550337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13127.550337                       # average overall mshr miss latency
system.cpu.icache.replacements                  34062                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1150427                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1150427                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        35075                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35075                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    510968400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    510968400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1185502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1185502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.029587                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029587                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14567.880257                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14567.880257                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          756                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          756                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        34319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        34319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    450524400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    450524400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.028949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.028949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13127.550337                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13127.550337                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3136146800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3136146800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.112848                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              769324                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             34062                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.585990                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.112848                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996535                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996535                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          157                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2405322                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2405322                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3136146800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3136146800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3136146800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2974234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2974234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2974234                       # number of overall hits
system.cpu.dcache.overall_hits::total         2974234                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        36338                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          36338                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        36338                       # number of overall misses
system.cpu.dcache.overall_misses::total         36338                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1743414800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1743414800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1743414800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1743414800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3010572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3010572                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3010572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3010572                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012070                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012070                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012070                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012070                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47977.731301                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47977.731301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47977.731301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47977.731301                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30437                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          194                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               772                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.426166                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.666667                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2025                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         3437                       # number of writebacks
system.cpu.dcache.writebacks::total              3437                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22688                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22688                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        13650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4722                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18372                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    626270000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    626270000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    626270000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    261830936                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    888100936                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004534                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004534                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004534                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006102                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45880.586081                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45880.586081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45880.586081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55449.160525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48339.915959                       # average overall mshr miss latency
system.cpu.dcache.replacements                  17348                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1937255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1937255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1600707200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1600707200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1970912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1970912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47559.414089                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47559.414089                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    487782000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    487782000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005592                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005592                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44259.323110                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44259.323110                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1036979                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1036979                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    142707600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    142707600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1039660                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1039660                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53229.242820                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53229.242820                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           52                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2629                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2629                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    138488000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    138488000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52677.063522                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52677.063522                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4722                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4722                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    261830936                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    261830936                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55449.160525                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55449.160525                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3136146800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3136146800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.754026                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              756777                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17348                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.623300                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   822.999297                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   184.754729                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.803710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.180425                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984135                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          161                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          863                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          687                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.157227                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6039516                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6039516                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3136146800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           32276                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5368                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1100                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               38744                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          32276                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5368                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1100                       # number of overall hits
system.l2cache.overall_hits::total              38744                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2040                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          8279                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3622                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13941                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2040                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         8279                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3622                       # number of overall misses
system.l2cache.overall_misses::total            13941                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    138242000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    564442800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    249897416                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    952582216                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    138242000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    564442800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    249897416                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    952582216                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        34316                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        13647                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4722                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           52685                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        34316                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        13647                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4722                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          52685                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.059447                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606653                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.767048                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.264610                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.059447                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606653                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.767048                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.264610                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67765.686275                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68177.654306                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68994.316952                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68329.547091                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67765.686275                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68177.654306                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68994.316952                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68329.547091                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1415                       # number of writebacks
system.l2cache.writebacks::total                 1415                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             27                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            27                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2040                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         8271                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3603                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13914                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2040                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         8271                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3603                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          591                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14505                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    121922000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    498007600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    220269041                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    840198641                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    121922000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    498007600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    220269041                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35026635                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    875225276                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.059447                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.606067                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.763024                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.264098                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.059447                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.606067                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.763024                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.275316                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59765.686275                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60211.292468                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61134.898973                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60385.125844                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59765.686275                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60211.292468                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61134.898973                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59266.725888                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60339.557118                       # average overall mshr miss latency
system.l2cache.replacements                     10483                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3440                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3440                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3440                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3440                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          383                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          383                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          591                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          591                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35026635                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35026635                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59266.725888                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59266.725888                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          746                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              746                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1883                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1883                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    128989200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    128989200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2629                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2629                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.716242                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.716242                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68501.964950                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68501.964950                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1882                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1882                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    113916000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    113916000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.715862                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.715862                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60529.224230                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60529.224230                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        32276                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4622                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1100                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        37998                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2040                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6396                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3622                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        12058                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    138242000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    435453600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    249897416                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    823593016                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        34316                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        11018                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4722                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        50056                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.059447                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.580505                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.767048                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.240890                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67765.686275                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68082.176360                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68994.316952                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68302.621994                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2040                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6389                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3603                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        12032                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    121922000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    384091600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    220269041                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    726282641                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.059447                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.579869                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.763024                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.240371                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59765.686275                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60117.639693                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61134.898973                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60362.586519                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3136146800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3136146800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3963.931174                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  28926                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10483                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.759325                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    30.704340                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   710.128638                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2181.133157                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   884.351903                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   157.613137                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.007496                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.173371                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.532503                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.215906                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038480                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.967757                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          989                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3107                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          985                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3074                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.241455                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.758545                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               847259                       # Number of tag accesses
system.l2cache.tags.data_accesses              847259                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3136146800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          130560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          529344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       230592                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              928320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       130560                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         130560                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        90560                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            90560                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2040                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             8271                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3603                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          591                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14505                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1415                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1415                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           41630704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          168788017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     73527170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     12060660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              296006552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      41630704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          41630704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        28876199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              28876199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        28876199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          41630704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         168788017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     73527170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     12060660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             324882751                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3205734400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9478156                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408900                       # Number of bytes of host memory used
host_op_rate                                 17710314                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.85                       # Real time elapsed on the host
host_tick_rate                               81901580                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8052400                       # Number of instructions simulated
sim_ops                                      15047298                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000070                       # Number of seconds simulated
sim_ticks                                    69587600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                49480                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3927                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             66143                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42693                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           49480                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6787                       # Number of indirect misses.
system.cpu.branchPred.lookups                   66760                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     334                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1033                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    376346                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   168275                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3927                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      49249                       # Number of branches committed
system.cpu.commit.bw_lim_events                 51930                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           65802                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               152192                       # Number of instructions committed
system.cpu.commit.committedOps                 336542                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       154374                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.180043                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.648935                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        41974     27.19%     27.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        20622     13.36%     40.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        11344      7.35%     47.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        28504     18.46%     66.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        51930     33.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       154374                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                    335858                       # Number of committed integer instructions.
system.cpu.commit.loads                         34155                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          451      0.13%      0.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           300493     89.29%     89.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     89.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.01%     89.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.01%     89.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     89.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     89.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     89.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     89.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     89.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.01%     89.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.01%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.01%     89.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.01%     89.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.01%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           34039     10.11%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1124      0.33%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.03%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            336542                       # Class of committed instruction
system.cpu.commit.refs                          35351                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      152192                       # Number of Instructions Simulated
system.cpu.committedOps                        336542                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.143089                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.143089                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           16                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           16                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16633                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 441908                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    29288                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    118059                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3930                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  4331                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       38621                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            29                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        2089                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       66760                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     31808                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        134269                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1135                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         211126                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    7860                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.383747                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              34042                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              43027                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.213584                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             172241                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.677986                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.675522                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    41422     24.05%     24.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7713      4.48%     28.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6762      3.93%     32.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    25354     14.72%     47.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    90990     52.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               172241                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       650                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      388                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     22972400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     22972400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     22972000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     22972000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     22972000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     22972000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      4272800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      4272000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      4271600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      4271600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      155062000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1728                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5242                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    53356                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.193816                       # Inst execution rate
system.cpu.iew.exec_refs                        40709                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2089                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   15413                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 41296                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 19                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                12                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2368                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              402345                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 38620                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6927                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                381656                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3930                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    20                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               44                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7141                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1173                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2633                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2609                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    492226                       # num instructions consuming a value
system.cpu.iew.wb_count                        379484                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.637589                       # average fanout of values written-back
system.cpu.iew.wb_producers                    313838                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.181331                       # insts written-back per cycle
system.cpu.iew.wb_sent                         380055                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   472351                       # number of integer regfile reads
system.cpu.int_regfile_writes                  322799                       # number of integer regfile writes
system.cpu.ipc                               0.874823                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.874823                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               928      0.24%      0.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                344584     88.68%     88.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    57      0.01%     88.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  31      0.01%     88.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     88.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.01%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   71      0.02%     88.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   69      0.02%     88.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.01%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 26      0.01%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                40316     10.38%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2149      0.55%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             173      0.04%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             80      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 388583                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     549                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1101                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          528                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                980                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 387106                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             949964                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       378956                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            467171                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     402325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    388583                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  20                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           65802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1658                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        78862                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        172241                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.256042                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.650158                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               45812     26.60%     26.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               16967      9.85%     36.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               20469     11.88%     48.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               25294     14.69%     63.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               63699     36.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          172241                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.233634                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       31808                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                25                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                9                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                41296                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2368                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  150585                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           173969                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   15901                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                435845                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     92                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    32733                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    12                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1154821                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 429015                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              554206                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    117852                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    254                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3930                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1515                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   118359                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               985                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           545137                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            310                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 20                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4582                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       504788                       # The number of ROB reads
system.cpu.rob.rob_writes                      822562                       # The number of ROB writes
system.cpu.timesIdled                              23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            405                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           37                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            74                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     69587600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 37                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               35                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            37                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                37                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      37    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  37                       # Request fanout histogram
system.membus.reqLayer2.occupancy               32800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              79300                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     69587600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 198                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           123                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               118                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 5                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            197                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          131                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          477                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     608                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        17920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    20736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                38                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                240                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.008333                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.091096                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      238     99.17%     99.17% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      0.83%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  240                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              190800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               261194                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               52800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        69587600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     69587600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        31757                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            31757                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        31757                       # number of overall hits
system.cpu.icache.overall_hits::total           31757                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             51                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total            51                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1874400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1874400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1874400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1874400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        31808                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        31808                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        31808                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        31808                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001603                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001603                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001603                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001603                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36752.941176                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36752.941176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36752.941176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36752.941176                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           43                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1499200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1499200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1499200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1499200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001352                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001352                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001352                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001352                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34865.116279                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34865.116279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34865.116279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34865.116279                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        31757                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           31757                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1874400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1874400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        31808                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        31808                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001603                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001603                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36752.941176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36752.941176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1499200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1499200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34865.116279                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34865.116279                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     69587600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     69587600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               83724                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                44                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1902.818182                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             63660                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            63660                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     69587600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     69587600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     69587600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        39425                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            39425                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        39425                       # number of overall hits
system.cpu.dcache.overall_hits::total           39425                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          344                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            344                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          344                       # number of overall misses
system.cpu.dcache.overall_misses::total           344                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4595200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4595200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4595200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4595200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        39769                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        39769                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        39769                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        39769                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008650                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008650                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008650                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008650                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13358.139535                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13358.139535                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13358.139535                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13358.139535                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          121                       # number of writebacks
system.cpu.dcache.writebacks::total               121                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          201                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          201                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          143                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           16                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          159                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2492400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2492400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2492400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       151588                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2643988                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003596                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003596                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003596                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003998                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17429.370629                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17429.370629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17429.370629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9474.250000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16628.855346                       # average overall mshr miss latency
system.cpu.dcache.replacements                    159                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        38234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           38234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4543200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4543200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        38573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        38573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13401.769912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13401.769912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          201                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          201                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2444400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2444400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003578                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003578                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17713.043478                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17713.043478                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        52000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        52000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004181                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004181                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        10400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        10400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data        48000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        48000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data         9600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total         9600                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           16                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           16                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       151588                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       151588                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9474.250000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9474.250000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     69587600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     69587600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               57113                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               159                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            359.201258                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   877.169708                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   146.830292                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.856611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.143389                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          144                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          880                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          650                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.140625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             79697                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            79697                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     69587600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              25                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             124                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 165                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             25                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            124                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           16                       # number of overall hits
system.l2cache.overall_hits::total                165                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            19                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                37                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           18                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           19                       # number of overall misses
system.l2cache.overall_misses::total               37                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1176800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1266400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2443200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1176800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1266400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2443200                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           43                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          143                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           16                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             202                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           43                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          143                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           16                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            202                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.418605                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.132867                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.183168                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.418605                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.132867                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.183168                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65377.777778                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66652.631579                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66032.432432                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65377.777778                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66652.631579                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66032.432432                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           19                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           19                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1032800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1114400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2147200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1032800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1114400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2147200                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.418605                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.132867                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.183168                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.418605                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.132867                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.183168                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57377.777778                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58652.631579                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58032.432432                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57377.777778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58652.631579                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58032.432432                       # average overall mshr miss latency
system.l2cache.replacements                        38                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          121                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          121                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          121                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          121                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_accesses::.cpu.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            5                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          119                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          160                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           19                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           37                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1176800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1266400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2443200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           43                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          138                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          197                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.418605                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.137681                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.187817                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65377.777778                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66652.631579                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66032.432432                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           19                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           37                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1032800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1114400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2147200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.418605                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.137681                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.187817                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57377.777778                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58652.631579                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58032.432432                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     69587600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     69587600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     99                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   38                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.605263                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.975593                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   972.516983                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2106.056389                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   802.445315                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   171.005719                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010736                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.237431                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.514174                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.195910                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.041749                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          975                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3121                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          971                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3050                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.238037                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.761963                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 3278                       # Number of tag accesses
system.l2cache.tags.data_accesses                3278                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     69587600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           16554674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           17474378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               34029051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      16554674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          16554674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1839408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1839408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1839408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          16554674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          17474378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              35868459                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3279242000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                8723480                       # Simulator instruction rate (inst/s)
host_mem_usage                                4414020                       # Number of bytes of host memory used
host_op_rate                                 16321739                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.94                       # Real time elapsed on the host
host_tick_rate                               78058208                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8214221                       # Number of instructions simulated
sim_ops                                      15369978                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000074                       # Number of seconds simulated
sim_ticks                                    73507600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                35028                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2229                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             33923                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              13333                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           35028                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            21695                       # Number of indirect misses.
system.cpu.branchPred.lookups                   40737                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3425                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1778                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    188090                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    99297                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2284                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      33590                       # Number of branches committed
system.cpu.commit.bw_lim_events                 50462                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           32757                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               161821                       # Number of instructions committed
system.cpu.commit.committedOps                 322680                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       150411                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.145322                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.643436                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        41470     27.57%     27.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        18907     12.57%     40.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        16791     11.16%     51.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        22781     15.15%     66.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        50462     33.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       150411                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      13703                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2863                       # Number of function calls committed.
system.cpu.commit.int_insts                    311516                       # Number of committed integer instructions.
system.cpu.commit.loads                         39574                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1634      0.51%      0.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           244989     75.92%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             110      0.03%     76.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              138      0.04%     76.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            482      0.15%     76.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            128      0.04%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              52      0.02%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3266      1.01%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            2120      0.66%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           4105      1.27%     79.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            23      0.01%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           37766     11.70%     91.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          25557      7.92%     99.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1808      0.56%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          502      0.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            322680                       # Class of committed instruction
system.cpu.commit.refs                          65633                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      161821                       # Number of Instructions Simulated
system.cpu.committedOps                        322680                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.135631                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.135631                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           40                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           79                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          149                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            27                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16415                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 372525                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    38724                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    100650                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2295                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1817                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       42695                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            98                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       27213                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       40737                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     27585                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        118755                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   597                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         193444                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           346                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4590                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.221675                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              38438                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              16758                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.052648                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             159901                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.395970                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.848679                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    53638     33.54%     33.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7793      4.87%     38.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5494      3.44%     41.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7567      4.73%     46.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    85409     53.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               159901                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     23136                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    12062                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     17452000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     17452000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     17452400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     17452400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     17452400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     17452400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        52400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        52000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        66800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        67200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        67600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        66800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       970000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       971600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       970800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       972400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      7097200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      7097600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      7100000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      7105200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      137371200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2800                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    35061                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.862599                       # Inst execution rate
system.cpu.iew.exec_refs                        69871                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      27163                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11161                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 44641                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                165                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               194                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                28803                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              355426                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 42708                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3270                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                342288                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     32                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    20                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2295                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    73                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2829                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5069                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2744                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2342                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            458                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    368983                       # num instructions consuming a value
system.cpu.iew.wb_count                        340587                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.628912                       # average fanout of values written-back
system.cpu.iew.wb_producers                    232058                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.853343                       # insts written-back per cycle
system.cpu.iew.wb_sent                         341171                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   512069                       # number of integer regfile reads
system.cpu.int_regfile_writes                  265721                       # number of integer regfile writes
system.cpu.ipc                               0.880567                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.880567                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2130      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                261781     75.76%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  111      0.03%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   150      0.04%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 529      0.15%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 142      0.04%     76.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   65      0.02%     76.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3321      0.96%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2160      0.63%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                4115      1.19%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 51      0.01%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                41440     11.99%     91.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               26928      7.79%     99.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2014      0.58%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            618      0.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 345555                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   14240                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               28508                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        14072                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              15381                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 329185                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             823369                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       326515                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            372815                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     355121                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    345555                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 305                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           32757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               863                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            231                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        42950                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        159901                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.161056                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.548857                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               40229     25.16%     25.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               16546     10.35%     35.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               24130     15.09%     50.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               35235     22.04%     72.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               43761     27.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          159901                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.880377                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       27646                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            91                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               265                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1236                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                44641                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               28803                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  142103                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     72                       # number of misc regfile writes
system.cpu.numCycles                           183769                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12480                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                357329                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    218                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    40346                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    245                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    35                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                935495                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 367192                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              404641                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    100728                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1491                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2295                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2280                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    47337                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             24068                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           552329                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1772                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 94                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1950                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            103                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       455386                       # The number of ROB reads
system.cpu.rob.rob_writes                      720447                       # The number of ROB writes
system.cpu.timesIdled                             294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           19                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1723                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               19                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           851                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     73507600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                393                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           25                       # Transaction distribution
system.membus.trans_dist::CleanEvict              397                       # Transaction distribution
system.membus.trans_dist::ReadExReq                36                       # Transaction distribution
system.membus.trans_dist::ReadExResp               36                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           393                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        29056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        29056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               429                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     429    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 429                       # Request fanout histogram
system.membus.reqLayer2.occupancy              380424                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy             928676                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     73507600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 806                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           240                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1054                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 55                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                55                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            807                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1552                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1032                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2584                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        33088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        35776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    68864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               433                       # Total snoops (count)
system.l2bus.snoopTraffic                        1600                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1295                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.028571                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.166663                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1258     97.14%     97.14% # Request fanout histogram
system.l2bus.snoop_fanout::1                       37      2.86%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1295                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              413598                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               870369                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              620799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        73507600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     73507600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        26971                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            26971                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        26971                       # number of overall hits
system.cpu.icache.overall_hits::total           26971                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          614                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            614                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          614                       # number of overall misses
system.cpu.icache.overall_misses::total           614                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25588400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25588400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25588400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25588400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        27585                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        27585                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        27585                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        27585                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022258                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022258                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022258                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022258                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41674.918567                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41674.918567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41674.918567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41674.918567                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           96                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           96                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          518                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          518                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          518                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20860800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20860800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20860800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20860800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018778                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018778                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018778                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018778                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40271.814672                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40271.814672                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40271.814672                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40271.814672                       # average overall mshr miss latency
system.cpu.icache.replacements                    517                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        26971                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           26971                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          614                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           614                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25588400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25588400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        27585                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        27585                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022258                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022258                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41674.918567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41674.918567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           96                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20860800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20860800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018778                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018778                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40271.814672                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40271.814672                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     73507600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     73507600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              390986                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            505.803364                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             55687                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            55687                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     73507600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     73507600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     73507600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        65401                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            65401                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        65401                       # number of overall hits
system.cpu.dcache.overall_hits::total           65401                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          516                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            516                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          516                       # number of overall misses
system.cpu.dcache.overall_misses::total           516                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19733200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19733200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19733200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19733200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        65917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        65917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        65917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        65917                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007828                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007828                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007828                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007828                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38242.635659                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38242.635659                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38242.635659                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38242.635659                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          283                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          125                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.727273                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          125                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                18                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          215                       # number of writebacks
system.cpu.dcache.writebacks::total               215                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          199                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          199                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          199                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          199                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          317                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           27                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11318400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11318400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11318400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1539569                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12857969                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004809                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004809                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004809                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005219                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35704.731861                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35704.731861                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35704.731861                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57021.074074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37377.816860                       # average overall mshr miss latency
system.cpu.dcache.replacements                    344                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        39348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           39348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16984000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16984000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        39808                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        39808                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36921.739130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36921.739130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8622800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8622800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006582                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006582                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32911.450382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32911.450382                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26053                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26053                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           56                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           56                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2749200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2749200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26109                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26109                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002145                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002145                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49092.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49092.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2695600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2695600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49010.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49010.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           27                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           27                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1539569                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1539569                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57021.074074                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57021.074074                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     73507600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     73507600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2284045                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1368                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1669.623538                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   887.204583                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   136.795417                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.866411                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.133589                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          123                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          901                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          489                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.120117                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.879883                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            132178                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           132178                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     73507600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             248                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             178                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 432                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            248                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            178                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                432                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           270                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           139                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           21                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               430                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          270                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          139                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           21                       # number of overall misses
system.l2cache.overall_misses::total              430                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     18141200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9428000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1474376                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29043576                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     18141200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9428000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1474376                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29043576                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          518                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          317                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           27                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             862                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          518                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          317                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           27                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            862                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.521236                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.438486                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.498840                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.521236                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.438486                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.498840                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67189.629630                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67827.338129                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70208.380952                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67543.200000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67189.629630                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67827.338129                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70208.380952                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67543.200000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             25                       # number of writebacks
system.l2cache.writebacks::total                   25                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          270                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          139                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           21                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          430                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          270                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          139                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           21                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          430                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15989200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8316000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1306376                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25611576                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15989200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8316000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1306376                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25611576                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.521236                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.438486                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.498840                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.521236                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.438486                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.498840                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59219.259259                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59827.338129                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62208.380952                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59561.804651                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59219.259259                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59827.338129                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62208.380952                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59561.804651                       # average overall mshr miss latency
system.l2cache.replacements                       433                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          215                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          215                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          215                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          215                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           19                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               19                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           36                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             36                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2469600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2469600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           55                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           55                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.654545                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.654545                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        68600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        68600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           36                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           36                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2181600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2181600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.654545                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.654545                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        60600                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        60600                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          248                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          159                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          413                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          270                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          103                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           21                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          394                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     18141200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      6958400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1474376                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26573976                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          518                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          262                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          807                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.521236                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.393130                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.488228                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67189.629630                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67557.281553                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70208.380952                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67446.639594                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          270                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          103                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           21                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          394                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15989200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6134400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1306376                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23429976                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.521236                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.393130                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.488228                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59219.259259                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59557.281553                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62208.380952                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59466.944162                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     73507600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     73507600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  77346                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4529                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                17.077942                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.244252                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1062.927579                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2078.454114                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   745.750528                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   165.623527                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010558                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.259504                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.507435                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.182068                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.040435                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          840                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3256                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          814                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2774                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.205078                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14105                       # Number of tag accesses
system.l2cache.tags.data_accesses               14105                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     73507600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           17216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        17216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          17216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1600                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              269                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              139                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           21                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  429                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            25                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  25                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          234207075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          121021500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     18283824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              373512399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     234207075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         234207075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        21766457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              21766457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        21766457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         234207075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         121021500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     18283824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             395278856                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
