Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 22 17:07:55 2024
| Host         : LAPTOP-QAS5BNSD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_top_control_sets_placed.rpt
| Design       : base_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    81 |
|    Minimum number of control sets                        |    81 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    81 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    26 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    50 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              73 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1543 |          581 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------+------------------+------------------+----------------+--------------+
|         Clock Signal         |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+------------------------------+------------------+------------------+----------------+--------------+
|  CPU/PC/PC_Addr_reg[6]_21[0] |                              |                  |                1 |              3 |         3.00 |
| ~CLK_IBUF_BUFG               |                              |                  |                4 |              4 |         1.00 |
|  CPU/PC/PC_Addr_reg[3]_6[0]  |                              |                  |                2 |              7 |         3.50 |
| ~button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr[7]_i_1_n_1    | CLR_IBUF         |                3 |              7 |         2.33 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_8[0]  | CLR_IBUF         |                2 |              8 |         4.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_10[0] | CLR_IBUF         |                4 |              8 |         2.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_18[0] | CLR_IBUF         |                2 |              8 |         4.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_13[0] | CLR_IBUF         |                4 |              8 |         2.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_0[0]  | CLR_IBUF         |                1 |              8 |         8.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_11[0] | CLR_IBUF         |                1 |              8 |         8.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_3[0]  | CLR_IBUF         |                3 |              8 |         2.67 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_26[0] | CLR_IBUF         |                2 |              8 |         4.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_4[0]  | CLR_IBUF         |                3 |              8 |         2.67 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1][0]    | CLR_IBUF         |                3 |              8 |         2.67 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_2[0]  | CLR_IBUF         |                3 |              8 |         2.67 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_23[0] | CLR_IBUF         |                1 |              8 |         8.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_19[0] | CLR_IBUF         |                1 |              8 |         8.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_21[0] | CLR_IBUF         |                3 |              8 |         2.67 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_15[0] | CLR_IBUF         |                3 |              8 |         2.67 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_16[0] | CLR_IBUF         |                2 |              8 |         4.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_6[0]  | CLR_IBUF         |                5 |              8 |         1.60 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_17[0] | CLR_IBUF         |                4 |              8 |         2.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_24[0] | CLR_IBUF         |                1 |              8 |         8.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_25[0] | CLR_IBUF         |                1 |              8 |         8.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_27[0] | CLR_IBUF         |                5 |              8 |         1.60 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_14[0] | CLR_IBUF         |                4 |              8 |         2.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_1[0]  | CLR_IBUF         |                2 |              8 |         4.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_22[0] | CLR_IBUF         |                1 |              8 |         8.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_7[0]  | CLR_IBUF         |                3 |              8 |         2.67 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_9[0]  | CLR_IBUF         |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG               |                              |                  |                2 |             14 |         7.00 |
|  CLK_IBUF_BUFG               |                              | sel              |                6 |             20 |         3.33 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/F_reg[2]_rep_2[0]    | CLR_IBUF         |                8 |             24 |         3.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/F_reg[2]_rep_4[0]    | CLR_IBUF         |               16 |             24 |         1.50 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/F_reg[2]_rep_1[0]    | CLR_IBUF         |                7 |             24 |         3.43 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/F_reg[2]_rep_3[0]    | CLR_IBUF         |               10 |             24 |         2.40 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/F_reg[1]_rep_1[0]    | CLR_IBUF         |                7 |             24 |         3.43 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_32[0] | CLR_IBUF         |                9 |             24 |         2.67 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_34[0] | CLR_IBUF         |               10 |             24 |         2.40 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_36[0] | CLR_IBUF         |                7 |             24 |         3.43 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_39[0] | CLR_IBUF         |               14 |             24 |         1.71 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_42[0] | CLR_IBUF         |                5 |             24 |         4.80 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_43[0] | CLR_IBUF         |                8 |             24 |         3.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_44[0] | CLR_IBUF         |                6 |             24 |         4.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_47[0] | CLR_IBUF         |               12 |             24 |         2.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_31[0] | CLR_IBUF         |                6 |             24 |         4.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_41[0] | CLR_IBUF         |                8 |             24 |         3.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_33[0] | CLR_IBUF         |                7 |             24 |         3.43 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_38[0] | CLR_IBUF         |                7 |             24 |         3.43 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_45[0] | CLR_IBUF         |                8 |             24 |         3.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_30[0] | CLR_IBUF         |                6 |             24 |         4.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_40[0] | CLR_IBUF         |               10 |             24 |         2.40 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_46[0] | CLR_IBUF         |               10 |             24 |         2.40 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_35[0] | CLR_IBUF         |                8 |             24 |         3.00 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_37[0] | CLR_IBUF         |               11 |             24 |         2.18 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/F_reg[1]_rep_0[0]    | CLR_IBUF         |                5 |             24 |         4.80 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/F_reg[2]_rep_5[0]    | CLR_IBUF         |                7 |             24 |         3.43 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/F_reg[2]_rep_6[0]    | CLR_IBUF         |                8 |             24 |         3.00 |
|  button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr_reg[6]_5[0]   | CLR_IBUF         |               11 |             32 |         2.91 |
|  button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr_reg[6]_17[0]  | CLR_IBUF         |               11 |             32 |         2.91 |
|  button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr_reg[6]_13[0]  | CLR_IBUF         |               11 |             32 |         2.91 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_5[0]  | CLR_IBUF         |               11 |             32 |         2.91 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_12[0] | CLR_IBUF         |                7 |             32 |         4.57 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/E[0]                 | CLR_IBUF         |               11 |             32 |         2.91 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_20[0] | CLR_IBUF         |                6 |             32 |         5.33 |
|  button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr_reg[6]_10[0]  | CLR_IBUF         |               11 |             32 |         2.91 |
|  button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr_reg[6]_15[0]  | CLR_IBUF         |               23 |             32 |         1.39 |
|  button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr_reg[6]_3[0]   | CLR_IBUF         |               10 |             32 |         3.20 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_29[0] | CLR_IBUF         |               12 |             32 |         2.67 |
|  button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr_reg[6]_11[0]  | CLR_IBUF         |               18 |             32 |         1.78 |
|  button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr_reg[6]_12[0]  | CLR_IBUF         |               13 |             32 |         2.46 |
|  button_CLK_IBUF_BUFG        | CPU/ALU/PC_Addr_reg[1]_28[0] | CLR_IBUF         |               14 |             32 |         2.29 |
|  button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr_reg[6]_4[0]   | CLR_IBUF         |               14 |             32 |         2.29 |
|  button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr_reg[6]_6[0]   | CLR_IBUF         |                8 |             32 |         4.00 |
|  button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr_reg[6]_16[0]  | CLR_IBUF         |                9 |             32 |         3.56 |
|  button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr_reg[6]_9[0]   | CLR_IBUF         |               15 |             32 |         2.13 |
|  button_CLK_IBUF_BUFG        | CPU/PC/E[0]                  | CLR_IBUF         |               30 |             32 |         1.07 |
|  button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr_reg[6]_8[0]   | CLR_IBUF         |               18 |             32 |         1.78 |
|  button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr_reg[6]_7[0]   | CLR_IBUF         |               14 |             32 |         2.29 |
|  button_CLK_IBUF_BUFG        | CPU/PC/PC_Addr_reg[6]_14[0]  | CLR_IBUF         |               14 |             32 |         2.29 |
|  n_0_1565_BUFG               |                              |                  |               18 |             45 |         2.50 |
+------------------------------+------------------------------+------------------+------------------+----------------+--------------+


