git clone --depth 1 --no-tags https://github.com/tejsudarshan/JKFF.git f:/verilog_sva_gh_scraper/data/full_repos/477693945
git clone --depth 1 --no-tags https://github.com/ChanningCh/new.git f:/verilog_sva_gh_scraper/data/full_repos/478152628
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Tic-Tac-Toe.git f:/verilog_sva_gh_scraper/data/full_repos/477962309
git clone --depth 1 --no-tags https://github.com/JonWakefield/Verilog-Autonomous-Rover.git f:/verilog_sva_gh_scraper/data/full_repos/477903570
git clone --depth 1 --no-tags https://github.com/Namu-Lee/comorg_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/476817694
git clone --depth 1 --no-tags https://github.com/01fe20bec404/UP_COUNTER.git f:/verilog_sva_gh_scraper/data/full_repos/477711333
git clone --depth 1 --no-tags https://github.com/charan8095181918/And-gate-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/477586742
git clone --depth 1 --no-tags https://github.com/nik0809/half-adder.verilog.git f:/verilog_sva_gh_scraper/data/full_repos/477590217
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/477682075
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Half_subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/477670196
git clone --depth 1 --no-tags https://github.com/nik0809/Assignment-1.git f:/verilog_sva_gh_scraper/data/full_repos/477599379
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/OR_Gate.git f:/verilog_sva_gh_scraper/data/full_repos/477778677
git clone --depth 1 --no-tags https://github.com/LastRagnarokkr/Verilog-snippets.git f:/verilog_sva_gh_scraper/data/full_repos/477770962
git clone --depth 1 --no-tags https://github.com/tejsudarshan/S-Rff.git f:/verilog_sva_gh_scraper/data/full_repos/477777280
git clone --depth 1 --no-tags https://github.com/amit94302/Processor-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/479991425
git clone --depth 1 --no-tags https://github.com/Victoria-Rodrigues/TP02-CaminhoDadosRISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/479876877
git clone --depth 1 --no-tags https://github.com/ErlisLushtaku/Detyra2-AK_CPU-16bit.git f:/verilog_sva_gh_scraper/data/full_repos/479825968
git clone --depth 1 --no-tags https://github.com/IshaanKulkarni/Verilog_CO.git f:/verilog_sva_gh_scraper/data/full_repos/480794818
git clone --depth 1 --no-tags https://github.com/adithi-su/OpenLane-Multiplier-32Bit.git f:/verilog_sva_gh_scraper/data/full_repos/480641349
git clone --depth 1 --no-tags https://github.com/bg-1902/16_bit_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/481771471
git clone --depth 1 --no-tags https://github.com/ZQAYRA/Riffa_PCIE2.0X2_Share_desktop.git f:/verilog_sva_gh_scraper/data/full_repos/478972177
git clone --depth 1 --no-tags https://github.com/01fe20bec415/SRFF.git f:/verilog_sva_gh_scraper/data/full_repos/477807067
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/DECODER.git f:/verilog_sva_gh_scraper/data/full_repos/478000896
git clone --depth 1 --no-tags https://github.com/yashwanthchandrappa/VLSI2_UFL_FINAL_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/477892716
git clone --depth 1 --no-tags https://github.com/01fe20bec413/vending_machine.git f:/verilog_sva_gh_scraper/data/full_repos/478186537
git clone --depth 1 --no-tags https://github.com/ShellAlbert/BDCDriver.git f:/verilog_sva_gh_scraper/data/full_repos/481044442
git clone --depth 1 --no-tags https://github.com/shawn110285/SonicBoom.git f:/verilog_sva_gh_scraper/data/full_repos/475303177
git clone --depth 1 --no-tags https://github.com/AbdulrahmanNourEldeen/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/475947671
git clone --depth 1 --no-tags https://github.com/ajebec33/Lab06.git f:/verilog_sva_gh_scraper/data/full_repos/475604737
git clone --depth 1 --no-tags https://github.com/01fe20bec427/rippleadder.git f:/verilog_sva_gh_scraper/data/full_repos/476624257
git clone --depth 1 --no-tags https://github.com/Palacios1337/Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/476489993
git clone --depth 1 --no-tags https://github.com/Bella0916/HW.git f:/verilog_sva_gh_scraper/data/full_repos/476283959
git clone --depth 1 --no-tags https://github.com/YungHua-Peng/ITHS.git f:/verilog_sva_gh_scraper/data/full_repos/481612329
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/477712276
git clone --depth 1 --no-tags https://github.com/01fe20bec413/up_cnter.git f:/verilog_sva_gh_scraper/data/full_repos/477710423
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/FullSubtractor-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/477737175
git clone --depth 1 --no-tags https://github.com/licentia-eu/Interface0.git f:/verilog_sva_gh_scraper/data/full_repos/477403084
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/RAM.git f:/verilog_sva_gh_scraper/data/full_repos/477416388
git clone --depth 1 --no-tags https://github.com/ninadshenvi/mux_2-1.git f:/verilog_sva_gh_scraper/data/full_repos/477832518
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/SR_FF.git f:/verilog_sva_gh_scraper/data/full_repos/477998173
git clone --depth 1 --no-tags https://github.com/NAN9804/verilog_module.git f:/verilog_sva_gh_scraper/data/full_repos/478025405
git clone --depth 1 --no-tags https://github.com/01fe20bec427/halfadder.git f:/verilog_sva_gh_scraper/data/full_repos/476623248
git clone --depth 1 --no-tags https://github.com/tejsudarshan/HalfAdder.git f:/verilog_sva_gh_scraper/data/full_repos/477663371
git clone --depth 1 --no-tags https://github.com/ensconced/nand2tetris-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/477439203
git clone --depth 1 --no-tags https://github.com/VidyaGoudar99/01FE19BEC088.git f:/verilog_sva_gh_scraper/data/full_repos/477583523
git clone --depth 1 --no-tags https://github.com/nik0809/full.subtractor.verilog.git f:/verilog_sva_gh_scraper/data/full_repos/477590053
git clone --depth 1 --no-tags https://github.com/nik0809/ripple.adder.verilog.git f:/verilog_sva_gh_scraper/data/full_repos/477589676
git clone --depth 1 --no-tags https://github.com/kittencc/ece272-hw3-cnn.git f:/verilog_sva_gh_scraper/data/full_repos/478458857
git clone --depth 1 --no-tags https://github.com/ShreedeviAngadi/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/479275963
git clone --depth 1 --no-tags https://github.com/KARTHIKGORIGE/VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/481244553
git clone --depth 1 --no-tags https://github.com/lospo109/dldp_2.git f:/verilog_sva_gh_scraper/data/full_repos/481233220
git clone --depth 1 --no-tags https://github.com/Bhagyashreeshet/ADLD_COURSE_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/481068280
git clone --depth 1 --no-tags https://github.com/srujana-16/5-Stage-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/480903098
git clone --depth 1 --no-tags https://github.com/okoge-kaz/Computer_Logic_Design.git f:/verilog_sva_gh_scraper/data/full_repos/481444310
git clone --depth 1 --no-tags https://github.com/charlotte-mu/ICC2017_grad.git f:/verilog_sva_gh_scraper/data/full_repos/476248311
git clone --depth 1 --no-tags https://github.com/Sharky2222/Wireshark.git f:/verilog_sva_gh_scraper/data/full_repos/475625263
git clone --depth 1 --no-tags https://github.com/Goshisanniichi/PC_Inst_Dec.git f:/verilog_sva_gh_scraper/data/full_repos/476486649
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/Full-Substractor.git f:/verilog_sva_gh_scraper/data/full_repos/476955309
git clone --depth 1 --no-tags https://github.com/Jason-Blanda/Lab-7.git f:/verilog_sva_gh_scraper/data/full_repos/478284101
git clone --depth 1 --no-tags https://github.com/01fe20bec404/vending_machine.git f:/verilog_sva_gh_scraper/data/full_repos/478171010
git clone --depth 1 --no-tags https://github.com/Mavioux/mavioux_rv_32.git f:/verilog_sva_gh_scraper/data/full_repos/478295327
git clone --depth 1 --no-tags https://github.com/skicattx/Ember_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/479180263
git clone --depth 1 --no-tags https://github.com/gardenpeter2012/chenh.git f:/verilog_sva_gh_scraper/data/full_repos/480037568
git clone --depth 1 --no-tags https://github.com/kovagoz/fpga-paddle-control.git f:/verilog_sva_gh_scraper/data/full_repos/479995389
git clone --depth 1 --no-tags https://github.com/trevortaulien/hdlbits-scrape.git f:/verilog_sva_gh_scraper/data/full_repos/480804042
git clone --depth 1 --no-tags https://github.com/jasonsogod/jasonsogod.git f:/verilog_sva_gh_scraper/data/full_repos/481633761
git clone --depth 1 --no-tags https://github.com/el20mgam/_1HZ_BLINK.git f:/verilog_sva_gh_scraper/data/full_repos/481642137
git clone --depth 1 --no-tags https://github.com/NathanRotta/Apophis2.git f:/verilog_sva_gh_scraper/data/full_repos/481757242
git clone --depth 1 --no-tags https://github.com/Matris12/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/479427020
git clone --depth 1 --no-tags https://github.com/taehun2767/HDLBits_solution.git f:/verilog_sva_gh_scraper/data/full_repos/481512169
git clone --depth 1 --no-tags https://github.com/mruzaini/AP089-Mini-Biogas.git f:/verilog_sva_gh_scraper/data/full_repos/481650087
git clone --depth 1 --no-tags https://github.com/iulianaralucamihaila/Maze-Solver.git f:/verilog_sva_gh_scraper/data/full_repos/476876341
git clone --depth 1 --no-tags https://github.com/tejsudarshan/FullSubtractor.git f:/verilog_sva_gh_scraper/data/full_repos/477657830
git clone --depth 1 --no-tags https://github.com/stevenhalampaek/mips.git f:/verilog_sva_gh_scraper/data/full_repos/480218151
git clone --depth 1 --no-tags https://github.com/JohnDHitti/FPGA_various.git f:/verilog_sva_gh_scraper/data/full_repos/479178553
git clone --depth 1 --no-tags https://github.com/senormeow/z80fpga.git f:/verilog_sva_gh_scraper/data/full_repos/479158259
git clone --depth 1 --no-tags https://github.com/grifatron/Lab8CA.git f:/verilog_sva_gh_scraper/data/full_repos/479093991
git clone --depth 1 --no-tags https://github.com/LaneSteven/DSP_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/479205059
git clone --depth 1 --no-tags https://github.com/cby0730/Total_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/478916716
git clone --depth 1 --no-tags https://github.com/NguyenTanThien/traffic-lights-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/480359684
git clone --depth 1 --no-tags https://github.com/QuaATran/comp_arch_lab_6.git f:/verilog_sva_gh_scraper/data/full_repos/481779979
git clone --depth 1 --no-tags https://github.com/G1Y2Z3/work3.git f:/verilog_sva_gh_scraper/data/full_repos/479300913
git clone --depth 1 --no-tags https://github.com/GuangG8763/Verilog_IIC_SCL.git f:/verilog_sva_gh_scraper/data/full_repos/475283049
git clone --depth 1 --no-tags https://github.com/xuan37/hw2.git f:/verilog_sva_gh_scraper/data/full_repos/476369652
git clone --depth 1 --no-tags https://github.com/SPAR-Public/SPAR-Bit_Serial.git f:/verilog_sva_gh_scraper/data/full_repos/476411810
git clone --depth 1 --no-tags https://github.com/vlahdu/Cube-root.git f:/verilog_sva_gh_scraper/data/full_repos/476040163
git clone --depth 1 --no-tags https://github.com/tejsudarshan/Mul_fsm.git f:/verilog_sva_gh_scraper/data/full_repos/477217765
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/Full-adder.git f:/verilog_sva_gh_scraper/data/full_repos/476966871
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Full-Substractor.git f:/verilog_sva_gh_scraper/data/full_repos/477795230
git clone --depth 1 --no-tags https://github.com/01fe20bec415/MUX4.git f:/verilog_sva_gh_scraper/data/full_repos/477815737
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/Decoder-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/477738054
git clone --depth 1 --no-tags https://github.com/01fe20bec404/decoder.git f:/verilog_sva_gh_scraper/data/full_repos/478146212
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/And_gate.git f:/verilog_sva_gh_scraper/data/full_repos/477777601
git clone --depth 1 --no-tags https://github.com/LuizHenriqueee/Processador_6_instrucoes.git f:/verilog_sva_gh_scraper/data/full_repos/478196510
git clone --depth 1 --no-tags https://github.com/21madanputlekar/SR_Flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/477782275
git clone --depth 1 --no-tags https://github.com/Arudh23/Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/477738986
git clone --depth 1 --no-tags https://github.com/ajebec33/Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/478289872
git clone --depth 1 --no-tags https://github.com/liuxiaodi2238/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/476159240
git clone --depth 1 --no-tags https://github.com/alisobhy22/Water-Vendor-machine.git f:/verilog_sva_gh_scraper/data/full_repos/476802838
git clone --depth 1 --no-tags https://github.com/01FE21MVE003/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/476743101
