
OutputCompare.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001b4  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000348  08000350  00010350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000348  08000348  00010350  2**0
                  CONTENTS
  4 .ARM          00000000  08000348  08000348  00010350  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000348  08000350  00010350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000348  08000348  00010348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800034c  0800034c  0001034c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000350  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000350  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010350  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010380  2**0
                  CONTENTS, READONLY
 13 .debug_info   000004f7  00000000  00000000  000103c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000169  00000000  00000000  000108ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000078  00000000  00000000  00010a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000004c  00000000  00000000  00010aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000d1d  00000000  00000000  00010aec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000d29  00000000  00000000  00011809  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00052a6d  00000000  00000000  00012532  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000000cc  00000000  00000000  00064fa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0006506c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000330 	.word	0x08000330

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08000330 	.word	0x08000330

080001d4 <main>:
int __io_putchar(int ch){
	uart2_write(ch);
	return ch;
}
void main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	tim2_pa5_compare_mode();
 80001d8:	f000 f802 	bl	80001e0 <tim2_pa5_compare_mode>
	while (1){}
 80001dc:	e7fe      	b.n	80001dc <main+0x8>
	...

080001e0 <tim2_pa5_compare_mode>:
	/*Clear counter*/
	TIM2->CNT = 0;
	/*Enable timer*/
	TIM2->CR1 = TIM_CR1_CEN;
}
void tim2_pa5_compare_mode(void){
 80001e0:	b480      	push	{r7}
 80001e2:	af00      	add	r7, sp, #0

	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;//set one at second field in RCC register to enable clock for register GPIO_PORT_B
 80001e4:	4b29      	ldr	r3, [pc, #164]	; (800028c <tim2_pa5_compare_mode+0xac>)
 80001e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001e8:	4a28      	ldr	r2, [pc, #160]	; (800028c <tim2_pa5_compare_mode+0xac>)
 80001ea:	f043 0301 	orr.w	r3, r3, #1
 80001ee:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOA->MODER &=~GPIO_MODER_MODE5_0; // set Pin 5 to alternate function mode
 80001f0:	4b27      	ldr	r3, [pc, #156]	; (8000290 <tim2_pa5_compare_mode+0xb0>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a26      	ldr	r2, [pc, #152]	; (8000290 <tim2_pa5_compare_mode+0xb0>)
 80001f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80001fa:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODE5_1;
 80001fc:	4b24      	ldr	r3, [pc, #144]	; (8000290 <tim2_pa5_compare_mode+0xb0>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a23      	ldr	r2, [pc, #140]	; (8000290 <tim2_pa5_compare_mode+0xb0>)
 8000202:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000206:	6013      	str	r3, [r2, #0]

	/*SET PA5 to alternate function type TIM2_CH1 (AF01)*/
	GPIOA->AFR[0] |= GPIO_AFRL_AFRL5_0; // [0] because we are dealing with Low reg
 8000208:	4b21      	ldr	r3, [pc, #132]	; (8000290 <tim2_pa5_compare_mode+0xb0>)
 800020a:	6a1b      	ldr	r3, [r3, #32]
 800020c:	4a20      	ldr	r2, [pc, #128]	; (8000290 <tim2_pa5_compare_mode+0xb0>)
 800020e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000212:	6213      	str	r3, [r2, #32]
	/*Enable clock access to tim2*/
	//tim2 is connected to apb1 bud
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000214:	4b1d      	ldr	r3, [pc, #116]	; (800028c <tim2_pa5_compare_mode+0xac>)
 8000216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000218:	4a1c      	ldr	r2, [pc, #112]	; (800028c <tim2_pa5_compare_mode+0xac>)
 800021a:	f043 0301 	orr.w	r3, r3, #1
 800021e:	6413      	str	r3, [r2, #64]	; 0x40
	/*
	 *system clock = 1Mhz; for 1hz we need to divide 1 000 000  / 1 000 000 = 1hz
	 *we cannot devide directly by 1 000 000 because reg is just 16 bit registre
	 *so we devide by 1111 1111 1111 1111 = 65535 - 1
	 */
	TIM2->PSC = 65535 - 1;
 8000220:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000224:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000228:	629a      	str	r2, [r3, #40]	; 0x28
	/*Set auto reload value*/
	/*
	 *Now the frequence is 15hz 
	 * we need to count 15 step from 15hz to got frequency of 1hz ,then relaod the counter
	 */
	TIM2->ARR = 15 - 1;
 800022a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800022e:	220e      	movs	r2, #14
 8000230:	62da      	str	r2, [r3, #44]	; 0x2c
	/*Clear counter*/

	/*Configure output compare Mode for channel one to toggle ; TIMx capture/compare mode register 1 */
	TIM2->CCMR1 |= TIM_CCMR1_OC1M_0;
 8000232:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000236:	699b      	ldr	r3, [r3, #24]
 8000238:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800023c:	f043 0310 	orr.w	r3, r3, #16
 8000240:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |= TIM_CCMR1_OC1M_1;
 8000242:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000246:	699b      	ldr	r3, [r3, #24]
 8000248:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800024c:	f043 0320 	orr.w	r3, r3, #32
 8000250:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 &=~TIM_CCMR1_OC1M_2;
 8000252:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000256:	699b      	ldr	r3, [r3, #24]
 8000258:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800025c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000260:	6193      	str	r3, [r2, #24]
	/*Enable capture compare mode*/
	TIM2->CCER |= TIM_CCER_CC1E;
 8000262:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000266:	6a1b      	ldr	r3, [r3, #32]
 8000268:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800026c:	f043 0301 	orr.w	r3, r3, #1
 8000270:	6213      	str	r3, [r2, #32]

	TIM2->CNT = 0;
 8000272:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000276:	2200      	movs	r2, #0
 8000278:	625a      	str	r2, [r3, #36]	; 0x24
	/*Enable timer*/
	TIM2->CR1 = TIM_CR1_CEN;
 800027a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800027e:	2201      	movs	r2, #1
 8000280:	601a      	str	r2, [r3, #0]
}
 8000282:	bf00      	nop
 8000284:	46bd      	mov	sp, r7
 8000286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028a:	4770      	bx	lr
 800028c:	40023800 	.word	0x40023800
 8000290:	40020000 	.word	0x40020000

08000294 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000294:	480d      	ldr	r0, [pc, #52]	; (80002cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000296:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000298:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800029c:	480c      	ldr	r0, [pc, #48]	; (80002d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800029e:	490d      	ldr	r1, [pc, #52]	; (80002d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002a0:	4a0d      	ldr	r2, [pc, #52]	; (80002d8 <LoopForever+0xe>)
  movs r3, #0
 80002a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002a4:	e002      	b.n	80002ac <LoopCopyDataInit>

080002a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002aa:	3304      	adds	r3, #4

080002ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002b0:	d3f9      	bcc.n	80002a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002b2:	4a0a      	ldr	r2, [pc, #40]	; (80002dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80002b4:	4c0a      	ldr	r4, [pc, #40]	; (80002e0 <LoopForever+0x16>)
  movs r3, #0
 80002b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002b8:	e001      	b.n	80002be <LoopFillZerobss>

080002ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002bc:	3204      	adds	r2, #4

080002be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002c0:	d3fb      	bcc.n	80002ba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002c2:	f000 f811 	bl	80002e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002c6:	f7ff ff85 	bl	80001d4 <main>

080002ca <LoopForever>:

LoopForever:
  b LoopForever
 80002ca:	e7fe      	b.n	80002ca <LoopForever>
  ldr   r0, =_estack
 80002cc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80002d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002d4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002d8:	08000350 	.word	0x08000350
  ldr r2, =_sbss
 80002dc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002e0:	2000001c 	.word	0x2000001c

080002e4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002e4:	e7fe      	b.n	80002e4 <ADC_IRQHandler>
	...

080002e8 <__libc_init_array>:
 80002e8:	b570      	push	{r4, r5, r6, lr}
 80002ea:	4d0d      	ldr	r5, [pc, #52]	; (8000320 <__libc_init_array+0x38>)
 80002ec:	4c0d      	ldr	r4, [pc, #52]	; (8000324 <__libc_init_array+0x3c>)
 80002ee:	1b64      	subs	r4, r4, r5
 80002f0:	10a4      	asrs	r4, r4, #2
 80002f2:	2600      	movs	r6, #0
 80002f4:	42a6      	cmp	r6, r4
 80002f6:	d109      	bne.n	800030c <__libc_init_array+0x24>
 80002f8:	4d0b      	ldr	r5, [pc, #44]	; (8000328 <__libc_init_array+0x40>)
 80002fa:	4c0c      	ldr	r4, [pc, #48]	; (800032c <__libc_init_array+0x44>)
 80002fc:	f000 f818 	bl	8000330 <_init>
 8000300:	1b64      	subs	r4, r4, r5
 8000302:	10a4      	asrs	r4, r4, #2
 8000304:	2600      	movs	r6, #0
 8000306:	42a6      	cmp	r6, r4
 8000308:	d105      	bne.n	8000316 <__libc_init_array+0x2e>
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000310:	4798      	blx	r3
 8000312:	3601      	adds	r6, #1
 8000314:	e7ee      	b.n	80002f4 <__libc_init_array+0xc>
 8000316:	f855 3b04 	ldr.w	r3, [r5], #4
 800031a:	4798      	blx	r3
 800031c:	3601      	adds	r6, #1
 800031e:	e7f2      	b.n	8000306 <__libc_init_array+0x1e>
 8000320:	08000348 	.word	0x08000348
 8000324:	08000348 	.word	0x08000348
 8000328:	08000348 	.word	0x08000348
 800032c:	0800034c 	.word	0x0800034c

08000330 <_init>:
 8000330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000332:	bf00      	nop
 8000334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000336:	bc08      	pop	{r3}
 8000338:	469e      	mov	lr, r3
 800033a:	4770      	bx	lr

0800033c <_fini>:
 800033c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800033e:	bf00      	nop
 8000340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000342:	bc08      	pop	{r3}
 8000344:	469e      	mov	lr, r3
 8000346:	4770      	bx	lr
